/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-1.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_1000a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1000 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1000b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1000 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1001a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1001 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1001b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1001 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1002a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1002 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1002b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1002 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1003a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1003 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1003b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1003 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1004a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1004 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1004b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1004 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1005a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1005 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1005b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1005 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1006a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1006 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1006b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1006 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1007a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1007 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1007b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1007 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1008a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1008 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1008 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1008b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1008 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1008 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1009a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1009 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1009 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1009b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1009 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1009 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_100fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_100fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x100f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x100f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1010a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1010 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1010b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1010 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1011a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1011 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1011b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1011 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1012a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1012 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1012b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1012 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1013a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1013 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1013b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1013 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1014a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1014 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1014b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1014 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1015a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1015 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1015b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1015 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1016a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1016 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1016b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1016 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1017a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1017 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1017b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1017 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1018a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1018 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1018b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1018 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1019a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1019 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1019b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1019 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_101fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_101fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x101f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x101f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1020a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1020 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1020b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1020 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1021a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1021 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1021b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1021 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1022a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1022 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1022b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1022 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1023a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1023 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1023b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1023 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1024a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1024 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1024b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1024 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1025a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1025 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1025b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1025 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1026a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1026 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1026b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1026 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1027a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1027 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1027b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1027 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1028a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1028 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1028b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1028 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1029a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1029 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1029b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1029 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_102fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_102fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x102f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x102f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1030a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1030 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1030b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1030 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1031a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1031 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1031b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1031 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1032a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1032 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1032b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1032 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1033a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1033 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1033b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1033 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1034a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1034 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1034b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1034 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1035a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1035 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1035b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1035 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1036a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1036 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1036b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1036 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1037a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1037 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1037b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1037 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1038a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1038 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1038b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1038 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1039a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1039 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1039b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1039 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_103aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x103a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_103ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x103a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_103ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x103b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_103bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x103b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_103ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x103c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_103cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x103c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1080a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1080 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1080b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1080 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1081a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1081 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1081b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1081 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1082a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1082 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1082b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1082 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1083a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1083 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1083b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1083 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1084a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1084 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1084b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1084 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1085a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1085 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1085b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1085 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1086a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1086 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1086b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1086 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1087a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1087 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1087b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1087 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1088a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1088 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1088b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1088 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1089a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1089 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1089b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1089 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_108fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_108fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x108f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x108f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1090a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1090b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1091a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1091b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1092a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1092b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1093a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1093b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1094a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1094b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1095a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1095b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1096a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1096b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1097a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1097b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1098a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1098 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1098b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1098 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1099a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1099 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1099b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1099 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_109fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_109fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x109f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x109f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_10b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_10baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x10bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x10bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x10c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x10cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_10e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_10e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x10f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_10f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_10faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x10fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_10fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x10fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_10fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x10fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1100a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1100 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1100b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1100 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1101a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1101 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1101b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1101 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1102a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1102 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1102b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1102 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1103a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1103 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1103b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1103 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1104a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1104 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1104b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1104 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1105a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1105 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1105b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1105 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1106a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1106 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1106b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1106 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1107a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1107 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1107b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1107 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1108a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1108 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1108b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1108 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1109a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1109 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1109b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1109 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_110fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_110fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x110f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x110f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1110a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1110 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1110b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1110 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1111a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1111 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1111b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1111 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1112a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1112 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1112b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1112 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1113a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1113 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1113b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1113 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1114a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1114 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1114b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1114 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1115a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1115 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1115b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1115 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1116a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1116 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1116b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1116 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1117a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1117 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1117b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1117 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1118a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1118 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1118 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1118b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1118 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1118 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1119a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1119 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1119 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1119b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1119 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1119 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_111fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_111fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x111f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x111f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1120a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1120 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1120 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1120b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1120 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1120 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1121a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1121 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1121 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1121b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1121 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1121 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1122a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1122 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1122 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1122b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1122 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1122 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1123a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1123 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1123 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1123b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1123 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1123 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1124a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1124 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1124 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1124b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1124 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1124 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1125a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1125 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1125 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1125b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1125 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1125 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1126a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1126 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1126 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1126b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1126 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1126 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1127a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1127 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1127 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1127b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1127 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1127 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1128a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1128 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1128b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1128 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1129a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1129 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1129b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1129 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_112fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_112fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x112f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x112f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1130a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1130 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1130b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1130 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1131a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1131 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1131b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1131 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1132a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1132 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1132b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1132 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1133a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1133 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1133b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1133 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1134a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1134 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1134b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1134 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1135a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1135 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1135b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1135 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1136a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1136 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1136b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1136 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1137a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1137 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1137b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1137 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1138a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1138 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1138b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1138 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1139a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1139 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1139b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1139 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_113aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x113a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_113ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x113a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_113ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x113b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_113bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x113b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_113ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x113c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_113cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x113c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1140a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1140 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1140b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1140 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1141a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1141 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1141b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1141 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1142a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1142 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1142b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1142 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1143a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1143 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1143b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1143 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1144a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1144 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1144b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1144 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1145a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1145 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1145b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1145 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1146a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1146 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1146b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1146 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1147a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1147 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1147b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1147 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1148a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1148 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1148b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1148 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1149a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1149 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1149b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1149 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_114fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_114fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x114f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x114f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1150a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1150b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1151a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1151b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1152a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1152b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1153a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1153b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1154a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1154b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1155a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1155b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1156a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1156b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1157a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1157b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1158a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1158 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1158b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1158 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1159a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1159 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1159b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1159 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_115fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_115fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x115f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x115f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1160a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1160 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1160b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1160 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1161a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1161 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1161b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1161 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1162a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1162 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1162b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1162 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1163a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1163 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1163b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1163 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1164a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1164 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1164b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1164 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1165a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1165 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1165b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1165 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1166a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1166 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1166b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1166 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1167a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1167 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1167b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1167 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1168a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1168b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1169a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1169b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_116fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_116fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x116f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x116f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1170a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1170b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1171a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1171b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1172a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1172b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1173a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1173b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1174a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1174b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1175a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1175b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1176a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1176b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1177a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1177b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1178a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1178b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1179a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1179b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_117aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x117a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_117ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x117a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_117ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x117b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_117bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x117b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_117ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x117c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_117cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x117c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1180a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1180 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1180b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1180 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1181a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1181 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1181b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1181 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1182a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1182 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1182b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1182 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1183a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1183 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1183b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1183 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1184a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1184 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1184b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1184 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1185a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1185 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1185b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1185 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1186a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1186 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1186b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1186 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1187a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1187 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1187b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1187 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1188a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1188 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1188b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1188 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1189a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1189 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1189b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1189 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_118fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_118fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x118f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x118f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1190a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1190b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1191a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1191b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1192a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1192b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1193a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1193b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1194a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1194b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1195a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1195b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1196a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1196b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1197a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1197b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1198a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1198 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1198b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1198 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1199a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1199 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1199b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1199 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_119fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_119fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x119f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x119f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_11b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_11baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x11bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x11bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x11bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_11e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_11e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 11f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x11f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_11f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_11faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_11fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_11fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 11fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1200a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1200 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1200b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1200 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1201a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1201 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1201b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1201 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1202a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1202 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1202b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1202 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1203a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1203 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1203b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1203 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1204a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1204 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1204b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1204 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1205a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1205 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1205b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1205 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1206a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1206 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1206b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1206 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1207a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1207 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1207b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1207 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1208a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1208 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1208 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1208b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1208 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1208 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1209a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1209 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1209 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1209b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1209 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1209 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_120fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_120fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x120f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x120f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1210a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1210 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1210b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1210 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1211a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1211 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1211b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1211 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1212a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1212 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1212b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1212 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1213a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1213 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1213b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1213 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1214a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1214 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1214b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1214 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1215a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1215 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1215b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1215 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1216a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1216 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1216b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1216 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1217a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1217 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1217b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1217 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1218a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1218 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1218b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1218 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1219a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1219 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1219b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1219 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_121fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_121fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x121f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x121f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1220a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1220 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1220b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1220 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1221a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1221 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1221b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1221 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1222a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1222 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1222b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1222 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1223a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1223 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1223b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1223 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1224a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1224 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1224b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1224 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1225a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1225 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1225b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1225 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1226a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1226 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1226b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1226 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1227a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1227 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1227b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1227 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1228a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1228 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1228b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1228 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1229a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1229 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1229b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1229 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_122fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_122fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x122f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x122f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1230a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1230 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1230b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1230 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1231a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1231 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1231b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1231 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1232a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1232 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1232b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1232 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1233a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1233 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1233b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1233 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1234a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1234 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1234b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1234 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1235a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1235 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1235b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1235 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1236a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1236 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1236b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1236 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1237a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1237 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1237b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1237 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1238a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1238 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1238b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1238 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1239a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1239 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1239b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1239 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_123aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x123a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_123ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x123a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_123ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x123b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_123bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x123b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_123ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x123c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_123cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x123c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1280a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1280 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1280b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1280 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1281a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1281 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1281b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1281 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1282a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1282 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1282b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1282 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1283a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1283 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1283b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1283 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1284a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1284 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1284b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1284 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1285a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1285 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1285b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1285 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1286a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1286 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1286b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1286 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1287a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1287 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1287b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1287 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1288a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1288 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1288b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1288 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1289a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1289 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1289b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1289 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_128fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_128fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x128f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x128f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1290a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1290b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1291a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1291b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1292a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1292b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1293a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1293b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1294a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1294b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1295a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1295b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1296a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1296b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1297a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1297b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1298a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1298 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1298b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1298 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1299a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1299 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1299b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1299 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_129fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_129fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x129f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x129f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_12b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_12baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x12bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x12bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x12c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x12cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_12e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_12e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x12f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_12f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_12faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x12fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_12fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x12fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_12fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x12fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1300a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1300 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1300b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1300 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1301a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1301 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1301b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1301 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1302a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1302 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1302b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1302 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1303a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1303 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1303b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1303 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1304a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1304 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1304b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1304 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1305a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1305 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1305b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1305 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1306a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1306 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1306b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1306 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1307a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1307 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1307b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1307 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1308a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1308 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1308b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1308 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1309a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1309 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1309b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1309 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_130fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_130fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x130f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x130f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1310a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1310 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1310b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1310 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1311a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1311 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1311b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1311 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1312a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1312 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1312b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1312 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1313a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1313 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1313b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1313 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1314a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1314 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1314b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1314 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1315a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1315 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1315b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1315 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1316a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1316 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1316b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1316 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1317a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1317 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1317b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1317 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1318a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1318 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1318 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1318b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1318 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1318 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1319a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1319 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1319 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1319b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1319 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1319 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_131fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_131fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x131f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x131f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1320a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1320 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1320 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1320b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1320 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1320 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1321a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1321 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1321 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1321b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1321 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1321 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1322a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1322 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1322 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1322b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1322 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1322 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1323a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1323 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1323 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1323b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1323 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1323 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1324a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1324 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1324 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1324b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1324 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1324 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1325a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1325 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1325 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1325b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1325 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1325 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1326a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1326 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1326 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1326b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1326 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1326 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1327a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1327 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1327 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1327b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1327 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1327 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1328a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1328 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1328b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1328 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1329a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1329 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1329b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1329 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_132fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_132fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x132f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x132f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1330a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1330 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1330b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1330 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1331a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1331 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1331b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1331 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1332a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1332 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1332b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1332 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1333a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1333 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1333b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1333 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1334a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1334 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1334b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1334 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1335a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1335 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1335b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1335 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1336a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1336 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1336b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1336 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1337a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1337 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1337b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1337 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1338a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1338 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1338b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1338 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1339a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1339 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1339b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1339 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_133aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x133a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_133ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x133a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_133ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x133b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_133bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x133b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_133ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x133c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_133cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x133c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1340a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1340 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1340b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1340 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1341a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1341 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1341b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1341 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1342a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1342 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1342b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1342 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1343a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1343 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1343b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1343 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1344a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1344 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1344b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1344 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1345a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1345 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1345b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1345 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1346a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1346 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1346b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1346 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1347a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1347 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1347b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1347 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1348a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1348 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1348b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1348 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1349a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1349 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1349b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1349 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_134fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_134fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x134f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x134f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1350a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1350b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1351a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1351b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1352a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1352b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1353a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1353b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1354a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1354b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1355a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1355b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1356a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1356b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1357a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1357b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1358a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1358 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1358b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1358 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1359a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1359 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1359b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1359 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_135fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_135fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x135f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x135f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1360a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1360 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1360b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1360 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1361a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1361 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1361b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1361 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1362a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1362 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1362b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1362 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1363a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1363 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1363b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1363 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1364a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1364 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1364b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1364 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1365a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1365 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1365b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1365 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1366a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1366 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1366b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1366 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1367a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1367 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1367b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1367 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1368a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1368b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1369a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1369b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_136fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_136fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x136f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x136f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1370a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1370b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1371a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1371b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1372a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1372b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1373a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1373b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1374a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1374b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1375a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1375b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1376a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1376b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1377a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1377b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1378a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1378b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1379a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1379b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_137aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x137a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_137ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x137a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_137ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x137b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_137bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x137b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_137ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x137c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_137cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x137c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1380a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1380 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1380b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1380 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1381a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1381 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1381b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1381 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1382a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1382 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1382b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1382 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1383a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1383 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1383b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1383 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1384a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1384 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1384b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1384 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1385a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1385 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1385b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1385 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1386a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1386 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1386b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1386 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1387a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1387 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1387b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1387 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1388a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1388 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1388b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1388 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1389a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1389 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1389b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1389 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_138fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_138fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x138f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x138f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1390a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1390b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1391a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1391b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1392a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1392b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1393a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1393b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1394a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1394b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1395a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1395b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1396a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1396b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1397a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1397b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1398a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1398 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1398b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1398 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1399a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1399 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1399b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1399 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_139fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_139fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x139f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x139f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_13a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_13a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x13bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x13bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x13bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_13e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_13e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 13f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x13f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 10;
}

void cpu_op_13f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 10;
}

void cpu_op_13faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_13fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_13fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 13fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1400a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1400 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1400b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1400 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1401a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1401 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1401b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1401 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1402a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1402 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1402b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1402 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1403a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1403 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1403b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1403 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1404a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1404 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1404b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1404 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1405a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1405 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1405b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1405 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1406a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1406 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1406b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1406 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1407a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1407 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1407b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1407 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1408a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1408 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1408 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1408b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1408 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1408 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1409a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1409 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1409 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1409b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1409 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1409 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_140fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_140fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x140f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x140f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1410a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1410 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1410b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1410 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1411a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1411 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1411b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1411 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1412a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1412 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1412b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1412 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1413a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1413 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1413b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1413 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1414a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1414 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1414b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1414 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1415a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1415 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1415b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1415 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1416a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1416 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1416b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1416 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1417a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1417 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1417b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1417 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1418a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1418 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1418b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1418 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1419a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1419 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1419b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1419 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_141fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_141fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x141f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x141f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1420a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1420 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1420b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1420 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1421a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1421 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1421b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1421 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1422a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1422 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1422b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1422 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1423a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1423 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1423b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1423 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1424a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1424 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1424b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1424 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1425a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1425 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1425b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1425 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1426a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1426 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1426b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1426 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1427a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1427 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1427b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1427 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1428a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1428 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1428b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1428 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1429a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1429 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1429b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1429 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_142fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_142fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x142f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x142f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1430a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1430 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1430b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1430 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1431a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1431 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1431b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1431 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1432a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1432 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1432b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1432 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1433a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1433 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1433b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1433 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1434a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1434 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1434b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1434 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1435a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1435 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1435b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1435 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1436a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1436 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1436b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1436 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1437a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1437 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1437b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1437 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1438a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1438 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1438b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1438 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1439a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1439 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1439b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1439 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_143aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x143a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_143ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x143a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_143ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x143b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_143bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x143b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_143ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x143c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_143cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x143c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1480a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1480 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1480b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1480 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1481a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1481 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1481b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1481 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1482a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1482 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1482b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1482 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1483a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1483 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1483b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1483 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1484a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1484 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1484b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1484 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1485a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1485 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1485b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1485 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1486a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1486 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1486b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1486 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1487a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1487 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1487b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1487 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1488a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1488 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1488b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1488 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1489a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1489 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1489b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1489 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_148fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_148fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x148f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x148f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1490a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1490b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1491a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1491b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1492a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1492b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1493a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1493b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1494a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1494b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1495a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1495b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1496a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1496b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1497a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1497b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1498a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1498 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1498b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1498 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1499a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1499 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1499b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1499 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_149fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_149fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x149f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x149f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_14b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_14baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x14bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x14bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x14c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x14cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_14e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_14e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x14f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_14f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_14faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x14fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_14fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x14fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_14fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x14fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1500a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1500 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1500b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1500 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1501a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1501 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1501b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1501 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1502a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1502 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1502b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1502 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1503a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1503 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1503b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1503 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1504a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1504 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1504b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1504 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1505a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1505 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1505b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1505 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1506a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1506 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1506b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1506 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1507a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1507 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1507b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1507 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1508a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1508 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1508b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1508 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1509a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1509 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1509b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1509 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_150fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_150fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x150f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x150f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1510a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1510 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1510b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1510 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1511a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1511 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1511b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1511 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1512a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1512 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1512b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1512 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1513a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1513 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1513b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1513 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1514a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1514 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1514b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1514 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1515a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1515 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1515b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1515 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1516a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1516 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1516b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1516 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1517a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1517 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1517b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1517 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1518a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1518 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1518 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1518b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1518 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1518 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1519a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1519 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1519 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1519b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1519 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1519 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_151fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_151fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x151f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x151f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1520a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1520 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1520 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1520b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1520 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1520 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1521a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1521 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1521 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1521b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1521 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1521 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1522a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1522 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1522 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1522b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1522 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1522 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1523a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1523 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1523 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1523b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1523 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1523 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1524a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1524 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1524 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1524b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1524 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1524 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1525a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1525 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1525 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1525b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1525 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1525 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1526a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1526 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1526 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1526b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1526 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1526 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1527a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1527 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1527 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1527b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1527 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1527 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1528a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1528 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1528b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1528 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1529a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1529 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1529b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1529 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_152fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_152fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x152f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x152f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1530a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1530 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1530b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1530 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1531a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1531 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1531b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1531 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1532a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1532 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1532b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1532 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1533a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1533 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1533b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1533 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1534a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1534 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1534b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1534 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1535a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1535 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1535b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1535 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1536a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1536 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1536b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1536 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1537a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1537 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1537b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1537 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1538a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1538 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1538b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1538 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1539a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1539 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1539b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1539 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_153aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x153a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_153ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x153a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_153ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x153b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_153bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x153b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_153ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x153c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_153cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x153c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1540a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1540 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1540b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1540 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1541a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1541 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1541b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1541 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1542a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1542 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1542b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1542 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1543a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1543 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1543b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1543 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1544a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1544 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1544b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1544 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1545a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1545 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1545b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1545 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1546a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1546 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1546b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1546 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1547a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1547 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1547b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1547 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1548a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1548 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1548b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1548 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1549a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1549 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1549b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1549 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_154fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_154fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x154f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x154f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1550a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1550b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1551a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1551b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1552a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1552b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1553a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1553b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1554a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1554b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1555a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1555b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1556a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1556b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1557a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1557b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1558a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1558 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1558b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1558 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1559a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1559 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1559b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1559 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_155fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_155fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x155f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x155f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1560a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1560 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1560b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1560 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1561a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1561 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1561b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1561 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1562a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1562 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1562b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1562 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1563a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1563 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1563b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1563 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1564a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1564 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1564b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1564 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1565a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1565 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1565b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1565 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1566a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1566 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1566b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1566 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1567a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1567 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1567b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1567 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1568a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1568b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1569a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1569b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_156fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_156fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x156f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x156f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1570a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1570b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1571a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1571b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1572a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1572b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1573a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1573b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1574a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1574b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1575a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1575b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1576a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1576b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1577a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1577b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1578a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1578b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1579a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1579b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_157aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x157a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_157ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x157a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_157ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x157b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_157bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x157b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_157ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x157c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_157cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x157c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1580a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1580 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1580b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1580 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1581a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1581 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1581b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1581 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1582a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1582 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1582b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1582 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1583a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1583 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1583b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1583 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1584a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1584 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1584b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1584 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1585a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1585 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1585b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1585 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1586a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1586 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1586b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1586 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1587a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1587 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1587b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1587 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1588a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1588 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1588b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1588 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1589a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1589 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1589b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1589 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_158fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_158fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x158f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x158f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1590a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1590b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1591a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1591b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1592a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1592b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1593a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1593b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1594a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1594b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1595a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1595b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1596a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1596b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1597a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1597b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1598a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1598 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1598b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1598 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1599a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1599 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1599b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1599 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_159fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_159fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x159f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x159f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_15a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_15a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x15b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_15b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_15baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x15bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_15bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x15bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_15bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x15bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1600a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1600 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1600b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1600 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1601a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1601 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1601b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1601 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1602a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1602 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1602b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1602 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1603a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1603 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1603b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1603 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1604a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1604 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1604b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1604 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1605a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1605 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1605b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1605 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1606a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1606 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1606b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1606 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1607a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1607 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1607b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1607 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1608a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1608 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1608 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1608b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1608 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1608 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1609a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1609 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1609 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1609b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1609 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1609 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_160fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_160fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x160f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x160f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1610a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1610 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1610b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1610 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1611a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1611 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1611b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1611 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1612a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1612 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1612b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1612 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1613a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1613 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1613b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1613 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1614a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1614 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1614b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1614 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1615a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1615 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1615b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1615 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1616a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1616 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1616b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1616 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1617a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1617 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1617b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1617 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1618a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1618 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1618b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1618 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1619a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1619 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1619b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1619 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_161fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_161fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x161f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x161f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1620a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1620 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1620b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1620 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1621a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1621 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1621b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1621 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1622a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1622 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1622b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1622 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1623a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1623 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1623b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1623 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1624a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1624 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1624b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1624 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1625a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1625 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1625b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1625 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1626a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1626 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1626b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1626 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1627a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1627 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1627b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1627 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1628a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1628 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1628b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1628 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1629a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1629 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1629b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1629 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_162fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_162fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x162f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x162f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1630a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1630 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1630b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1630 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1631a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1631 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1631b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1631 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1632a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1632 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1632b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1632 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1633a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1633 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1633b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1633 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1634a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1634 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1634b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1634 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1635a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1635 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1635b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1635 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1636a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1636 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1636b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1636 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1637a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1637 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1637b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1637 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1638a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1638 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1638b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1638 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1639a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1639 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1639b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1639 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_163aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x163a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_163ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x163a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_163ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x163b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_163bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x163b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_163ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x163c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_163cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x163c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1680a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1680 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1680b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1680 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1681a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1681 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1681b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1681 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1682a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1682 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1682b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1682 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1683a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1683 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1683b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1683 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1684a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1684 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1684b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1684 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1685a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1685 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1685b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1685 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1686a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1686 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1686b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1686 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1687a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1687 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1687b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1687 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1688a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1688 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1688b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1688 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1689a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1689 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1689b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1689 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_168fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_168fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x168f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x168f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1690a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1690b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1691a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1691b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1692a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1692b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1693a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1693b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1694a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1694b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1695a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1695b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1696a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1696b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1697a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1697b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1698a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1698 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1698b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1698 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1699a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1699 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1699b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1699 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_169fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_169fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x169f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x169f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_16b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_16baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x16bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x16bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x16c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x16cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_16e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_16e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x16f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_16f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_16faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x16fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_16fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x16fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_16fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x16fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1700a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1700 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1700b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1700 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1701a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1701 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1701b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1701 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1702a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1702 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1702b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1702 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1703a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1703 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1703b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1703 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1704a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1704 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1704b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1704 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1705a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1705 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1705b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1705 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1706a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1706 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1706b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1706 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1707a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1707 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1707b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1707 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1708a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1708 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1708b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1708 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1709a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1709 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1709b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1709 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_170fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_170fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x170f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x170f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1710a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1710 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1710b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1710 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1711a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1711 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1711b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1711 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1712a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1712 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1712b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1712 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1713a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1713 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1713b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1713 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1714a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1714 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1714b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1714 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1715a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1715 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1715b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1715 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1716a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1716 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1716b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1716 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1717a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1717 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1717b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1717 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1718a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1718 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1718 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1718b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1718 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1718 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1719a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1719 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1719 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1719b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1719 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1719 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_171fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_171fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x171f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x171f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1720a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1720 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1720 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1720b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1720 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1720 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1721a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1721 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1721 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1721b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1721 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1721 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1722a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1722 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1722 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1722b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1722 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1722 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1723a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1723 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1723 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1723b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1723 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1723 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1724a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1724 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1724 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1724b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1724 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1724 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1725a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1725 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1725 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1725b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1725 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1725 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1726a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1726 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1726 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1726b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1726 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1726 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1727a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1727 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1727 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1727b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1727 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1727 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1728a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1728 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1728b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1728 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1729a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1729 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1729b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1729 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_172fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_172fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x172f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x172f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1730a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1730 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1730b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1730 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1731a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1731 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1731b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1731 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1732a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1732 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1732b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1732 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1733a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1733 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1733b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1733 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1734a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1734 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1734b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1734 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1735a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1735 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1735b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1735 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1736a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1736 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1736b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1736 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1737a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1737 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1737b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1737 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1738a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1738 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1738b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1738 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1739a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1739 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1739b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1739 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_173aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x173a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_173ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x173a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_173ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x173b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_173bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x173b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_173ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x173c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_173cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x173c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1740a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1740 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1740b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1740 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1741a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1741 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1741b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1741 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1742a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1742 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1742b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1742 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1743a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1743 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1743b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1743 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1744a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1744 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1744b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1744 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1745a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1745 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1745b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1745 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1746a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1746 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1746b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1746 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1747a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1747 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1747b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1747 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1748a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1748 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1748b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1748 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1749a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1749 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1749b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1749 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_174fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_174fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x174f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x174f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1750a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1750b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1751a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1751b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1752a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1752b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1753a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1753b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1754a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1754b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1755a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1755b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1756a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1756b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1757a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1757b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1758a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1758 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1758b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1758 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1759a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1759 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1759b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1759 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_175fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_175fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x175f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x175f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1760a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1760 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1760b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1760 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1761a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1761 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1761b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1761 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1762a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1762 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1762b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1762 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1763a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1763 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1763b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1763 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1764a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1764 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1764b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1764 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1765a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1765 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1765b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1765 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1766a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1766 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1766b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1766 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1767a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1767 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1767b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1767 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1768a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1768b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1769a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1769b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_176fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_176fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x176f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x176f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1770a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1770b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1771a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1771b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1772a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1772b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1773a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1773b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1774a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1774b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1775a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1775b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1776a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1776b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1777a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1777b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1778a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1778b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1779a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1779b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_177aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x177a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_177ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x177a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_177ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x177b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_177bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x177b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_177ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x177c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_177cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x177c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1780a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1780 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1780b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1780 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1781a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1781 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1781b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1781 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1782a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1782 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1782b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1782 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1783a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1783 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1783b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1783 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1784a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1784 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1784b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1784 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1785a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1785 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1785b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1785 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1786a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1786 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1786b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1786 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1787a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1787 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1787b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1787 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1788a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1788 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1788b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1788 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1789a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1789 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1789b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1789 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_178fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_178fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x178f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x178f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1790a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1790b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1791a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1791b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1792a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1792b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1793a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1793b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1794a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1794b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1795a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1795b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1796a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1796b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1797a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1797b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1798a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1798 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1798b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1798 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1799a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1799 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1799b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1799 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_179fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_179fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x179f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x179f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_17a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_17a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x17b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_17b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_17baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x17bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_17bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x17bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_17bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x17bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1800a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1800 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1800b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1800 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1801a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1801 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1801b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1801 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1802a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1802 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1802b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1802 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1803a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1803 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1803b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1803 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1804a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1804 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1804b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1804 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1805a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1805 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1805b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1805 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1806a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1806 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1806b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1806 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1807a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1807 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1807b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1807 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1808a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1808 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1808 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1808b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1808 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1808 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1809a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1809 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1809 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1809b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1809 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1809 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_180fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_180fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x180f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x180f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1810a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1810 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1810b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1810 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1811a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1811 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1811b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1811 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1812a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1812 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1812b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1812 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1813a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1813 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1813b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1813 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1814a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1814 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1814b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1814 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1815a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1815 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1815b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1815 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1816a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1816 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1816b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1816 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1817a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1817 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1817b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1817 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1818a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1818 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1818b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1818 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1819a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1819 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1819b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1819 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_181fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_181fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x181f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x181f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1820a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1820 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1820b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1820 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1821a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1821 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1821b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1821 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1822a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1822 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1822b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1822 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1823a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1823 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1823b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1823 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1824a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1824 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1824b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1824 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1825a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1825 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1825b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1825 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1826a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1826 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1826b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1826 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1827a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1827 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1827b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1827 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1828a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1828 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1828b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1828 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1829a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1829 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1829b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1829 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_182fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_182fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x182f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x182f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1830a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1830 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1830b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1830 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1831a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1831 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1831b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1831 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1832a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1832 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1832b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1832 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1833a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1833 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1833b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1833 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1834a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1834 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1834b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1834 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1835a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1835 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1835b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1835 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1836a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1836 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1836b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1836 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1837a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1837 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1837b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1837 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1838a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1838 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1838b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1838 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1839a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1839 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1839b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1839 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_183aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x183a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_183ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x183a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_183ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x183b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_183bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x183b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_183ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x183c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_183cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x183c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1880a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1880 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1880b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1880 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1881a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1881 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1881b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1881 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1882a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1882 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1882b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1882 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1883a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1883 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1883b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1883 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1884a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1884 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1884b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1884 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1885a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1885 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1885b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1885 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1886a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1886 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1886b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1886 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1887a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1887 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1887b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1887 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1888a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1888 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1888b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1888 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1889a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1889 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1889b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1889 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_188fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_188fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x188f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x188f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1890a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1890b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1891a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1891b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1892a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1892b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1893a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1893b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1894a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1894b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1895a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1895b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1896a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1896b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1897a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1897b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1898a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1898 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1898b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1898 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1899a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1899 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1899b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1899 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_189fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_189fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x189f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x189f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_18b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_18baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x18bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x18bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x18c7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18c8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18c9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18c9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18ca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18ce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18cf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x18cf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18d9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18d9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18da >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18da >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18db >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18db >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18dc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18dc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18dd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18dd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18de >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18de >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18df >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18df >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_18e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_18e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18e9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18eb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18ef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x18f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_18f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18f9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_18faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18fa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x18fb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_18fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x18fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_18fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x18fc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1900a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1900 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1900b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1900 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1901a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1901 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1901b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1901 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1902a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1902 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1902b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1902 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1903a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1903 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1903b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1903 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1904a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1904 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1904b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1904 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1905a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1905 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1905b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1905 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1906a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1906 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1906b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1906 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1907a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1907 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1907b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1907 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1908a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1908 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1908b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1908 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1909a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1909 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1909b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1909 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_190fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_190fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x190f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x190f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1910a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1910 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1910b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1910 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1911a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1911 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1911b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1911 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1912a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1912 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1912b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1912 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1913a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1913 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1913b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1913 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1914a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1914 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1914b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1914 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1915a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1915 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1915b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1915 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1916a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1916 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1916b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1916 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1917a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1917 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1917b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1917 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1918a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1918 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1918 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1918b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1918 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1918 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1919a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1919 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1919 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1919b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1919 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1919 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_191fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_191fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x191f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x191f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1920a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1920 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1920 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1920b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1920 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1920 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1921a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1921 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1921 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1921b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1921 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1921 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1922a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1922 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1922 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1922b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1922 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1922 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1923a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1923 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1923 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1923b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1923 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1923 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1924a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1924 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1924 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1924b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1924 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1924 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1925a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1925 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1925 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1925b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1925 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1925 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1926a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1926 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1926 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1926b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1926 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1926 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1927a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1927 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1927 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1927b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1927 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1927 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1928a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1928 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1928b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1928 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1929a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1929 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1929b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1929 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_192fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_192fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x192f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x192f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1930a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1930 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1930b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1930 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1931a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1931 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1931b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1931 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1932a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1932 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1932b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1932 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1933a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1933 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1933b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1933 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1934a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1934 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1934b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1934 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1935a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1935 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1935b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1935 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1936a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1936 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1936b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1936 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1937a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1937 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1937b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1937 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1938a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1938 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1938b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1938 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1939a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1939 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1939b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1939 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_193aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x193a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_193ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x193a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_193ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x193b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_193bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x193b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_193ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x193c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_193cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x193c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1940a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1940 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1940b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1940 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1941a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1941 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1941b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1941 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1942a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1942 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1942b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1942 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1943a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1943 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1943b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1943 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1944a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1944 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1944b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1944 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1945a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1945 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1945b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1945 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1946a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1946 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1946b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1946 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1947a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1947 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1947b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1947 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1948a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1948 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1948b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1948 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1949a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1949 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1949b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1949 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_194fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_194fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x194f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x194f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1950a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1950b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1951a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1951b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1952a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1952b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1953a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1953b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1954a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1954b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1955a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1955b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1956a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1956b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1957a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1957b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1958a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1958 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1958b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1958 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1959a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1959 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1959b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1959 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_195fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_195fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x195f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x195f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1960a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1960 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1960b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1960 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1961a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1961 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1961b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1961 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1962a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1962 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1962b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1962 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1963a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1963 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1963b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1963 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1964a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1964 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1964b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1964 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1965a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1965 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1965b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1965 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1966a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1966 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1966b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1966 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1967a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1967 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1967b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1967 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1968a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1968b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1969a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1969b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_196fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_196fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x196f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x196f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1970a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1970b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1971a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1971b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1972a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1972b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1973a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1973b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1974a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1974b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1975a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1975b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1976a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1976b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1977a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1977b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1978a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1978b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1979a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1979b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_197aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x197a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_197ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x197a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_197ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x197b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_197bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x197b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_197ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x197c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_197cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x197c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1980a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1980 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1980b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1980 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1981a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1981 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1981b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1981 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1982a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1982 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1982b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1982 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1983a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1983 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1983b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1983 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1984a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1984 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1984b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1984 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1985a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1985 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1985b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1985 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1986a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1986 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1986b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1986 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1987a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1987 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1987b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1987 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1988a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1988 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1988b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1988 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1989a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1989 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1989b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1989 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_198fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_198fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x198f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x198f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1990a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1990b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1991a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1991b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1992a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1992b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1993a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1993b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1994a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1994b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1995a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1995b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1996a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1996b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1997a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1997b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1998a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1998 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1998b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1998 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1999a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1999 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1999b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1999 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_199fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_199fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x199f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x199f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_19a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_19a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x19b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_19b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_19baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x19bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_19bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x19bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_19bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x19bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1a00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1a27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1a39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1a3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1a3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1a3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1a3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1a80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1a9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1a9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1a9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1aa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ab8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ab9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1ab9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1abaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1abab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1abba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1abbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1abca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1abcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ac0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ac7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ac8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ac8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ac9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ac9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ac9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ac9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ac9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1aca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1acab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1aca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1acbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1accb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1acdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ace >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ace >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1aceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ace >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ace >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1acfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1acfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1acf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1acf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ad9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ad9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ad9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ad9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ada >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ada >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1adab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ada >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ada >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1adbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1adcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1add >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1add >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1addb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1add >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1add >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ade >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ade >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1adeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ade >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ade >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1adfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1adfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1adf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1adf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ae7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ae8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ae8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ae9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ae9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ae9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aeb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aeb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1aefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1aefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1aef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1af8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1af9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1af9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1af9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1afaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1afa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1afab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1afa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1afba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1afb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1afbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1afb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1afca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1afc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1afcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1afc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1b27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1b28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1b3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1b3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1b79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1b7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1b7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1b80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1b9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1b9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1b9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ba7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ba8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1ba8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1ba9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1ba9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1baaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1baab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1baba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1babb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1baca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1badb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1baea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1baeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1bb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1bbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1bbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1bbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1c00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1c27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1c39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1c3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1c3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1c3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1c3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1c80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1c9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1c9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1c9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ca7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ca8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ca8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ca9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ca9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1caaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1caab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1caba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1caca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1caea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1caeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1cb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1cbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cc0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1cc7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cc8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cc8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cc9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cc9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cc9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cc9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cc9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ccab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ccbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ccdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cce >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1cce >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ccfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ccfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ccf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ccf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cd9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cd9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cd9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cd9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cda >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cda >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cdab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cda >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cda >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cdbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cdcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cde >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cde >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cdeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cde >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cde >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1cdfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1cdfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cdf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cdf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ce7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ce8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ce8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ce9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ce9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ce9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ceaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ceab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ceba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ceb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ceb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ceca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ceda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ced >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ced >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ceea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ceeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cf8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cf9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1cf9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cf9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1cfaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cfa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cfab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cfa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cfba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cfb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cfbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1cfb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1cfca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1cfc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1cfcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1cfc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1d27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1d28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1d3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1d3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1d79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1d7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1d7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1d80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1d9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1d9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1d9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1da7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1da8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1da8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1da9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1da9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1daaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1daab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1daba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1daca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1dada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1daea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1daeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1dafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1db8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1db9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1db9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1dbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1dbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1dbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1dbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1e00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e00 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e01 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e02 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e03 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e04 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e05 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e06 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e07 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e08 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e09 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e0f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e10 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e11 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e12 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e13 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e14 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e15 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e16 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e17 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e18 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e19 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e1f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e20 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e21 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e22 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e23 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e24 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e25 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e26 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_1e27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e27 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e28 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e29 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2d >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2e >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e2f >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e30 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e31 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e32 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e33 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e34 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e35 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e36 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e37 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e38 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_1e39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e39 >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1e3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e3a >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e3b >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1e3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_1e3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 103c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1e3c >> 9) & 7;
  uint8 outdata = srcdata;

  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1e80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1e9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1e9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1e9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ea7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ea8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ea8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ea9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ea9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1eb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1ebaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ebab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ebba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ebbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ebca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ebcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ec0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec0 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec1 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec2 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec3 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec4 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec5 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec6 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec7 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1ec7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ec8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec8 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ec8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ec9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ec9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ec9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ec9 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ec9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1eca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ecab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eca >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1eca >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ecbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecb >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1eccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecc >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ecdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecd >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ece >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ece >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1eceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ece >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ece >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ecfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ecfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ecf >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1ecf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed8 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ed9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ed9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ed9 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ed9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eda >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eda >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1edab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eda >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eda >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1edbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edb >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1edcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edc >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1eddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edd >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edd >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ede >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ede >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1edeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ede >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ede >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1edfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1edfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1edf >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1edf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1ee7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1ee8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ee8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ee9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ee9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ee9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eea >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eeb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eeb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eec >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eed >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eee >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1eefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1eefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1eef >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 10f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1ef8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1ef9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1ef9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1ef9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1efaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1efa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1efab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1efa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1efba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1efb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1efbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1efb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1efca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1efc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1efcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 10fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1efc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f00 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f01 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f02 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f03 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f04 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f05 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f06 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f07 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f08 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f09 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f0f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f10 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f11 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f12 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f13 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f14 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f15 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f16 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f17 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f18 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f19 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f1f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f20 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f21 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f22 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f23 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f24 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f25 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f26 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_1f27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f27 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_1f28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f28 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f29 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f2f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f30 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f31 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f32 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f33 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f34 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f35 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f36 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f37 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f38 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f39 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f3a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f3b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1f3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 113c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1f3c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f40 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f41 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f42 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f43 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f44 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f45 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f46 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f47 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f48 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f49 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f4f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f58 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f59 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f5f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f60 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f61 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f62 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f63 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f64 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f65 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f66 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f67 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1f79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 1179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1f7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1f7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 117c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1f80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f80 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f81 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f82 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f83 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f84 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f85 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f86 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f87 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0x1f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f88 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f89 >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8a >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8b >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8c >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8d >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8e >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f8f >> 0) & 7;
  uint8 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x1f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f98 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f99 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1f9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1f9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 1198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1f9f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa0 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa1 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa2 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa3 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa4 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa5 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa6 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_1fa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa7 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_1fa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1faaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1faab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1faba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1faca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1facb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1faea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1faeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 11b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x1fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_1fb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_1fbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0x1fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_1fbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_1fbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 11bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0x1fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 outdata = srcdata;

  storebyte(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

