// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
 *
 */

#include "dt-bindings/usb/pd.h"



#if 1
/* lt6911 03 hdmi in (4 x lane ) */
/ {
	lt6911_3_dc: lt6911-3-dc {
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0>;
	};	

	lt6911_03-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "rockchip,lt6911-03";
		simple-audio-card,bitclock-master = <&dailink3_master>;
		simple-audio-card,frame-master = <&dailink3_master>;
		status = "okay";
		simple-audio-card,cpu {
		sound-dai = <&i2s1_8ch>;
		};
		dailink3_master: simple-audio-card,codec {
			sound-dai = <&lt6911_3_dc>;
		};
	};
};

&i2s1_8ch {
	status = "okay";
	pinctrl-0 = <&i2s1m0_lrck
		     &i2s1m0_sclk
		     &i2s1m0_sdi0>;
};
&mipi2_csi2 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi2_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy0_out>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi2_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi2_in0>;
			};
		};
	};
};

&csi2_dphy0 {
	status = "okay";
		
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_lt6911: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&lt6911_out>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy0_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi2_csi2_input>;
			};
		};
	};
};

&csi2_dphy0_hw {
	status = "okay";
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2m0_xfer>;
	status = "okay";

	lt6911:lt6911@2b {
		compatible = "lontium,lt6911uxe";
		status = "okay";
		reg = <0x2b>;
		clocks = <&ext_cam_clk>;
		clock-names = "xvclk";
		power-domains = <&power RK3588_PD_VI>;
		pinctrl-names = "default";
		pinctrl-0 = <&lt6911uxc_3_pin>;
		interrupt-parent = <&gpio3>;              
		interrupts = <RK_PC3 IRQ_TYPE_LEVEL_LOW>; 
		//power-gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio3 RK_PB3 GPIO_ACTIVE_LOW>;
		plugin-det-gpios = <&gpio2 RK_PC2 GPIO_ACTIVE_LOW>;
		rockchip,camera-module-index = <2>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "HDMI-MIPI2";
		rockchip,camera-module-lens-name = "LT6911UXE2";
		port {
			lt6911_out: endpoint {
				remote-endpoint = <&mipi_in_lt6911>;
				data-lanes = <1 2 3 4>;
			};
		};
	};
};

&rkcif_mipi_lvds2 {
	status = "okay";

	port {
		cif_mipi2_in0: endpoint {
			remote-endpoint = <&mipi2_csi2_output>;
		};
	};
};

&rkcif_mipi_lvds2_sditf {
	status = "okay";

	port {
		mipi_lvds2_sditf: endpoint {
			remote-endpoint = <&isp0_vir2>;
		};
	};
};


&rkisp0_vir2 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp0_vir2: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi_lvds2_sditf>;
		};
	};
};

/* lt6911 03 hdmi in end (4 x lane ) */ 

#endif


&rkcif {
	status = "okay";
};

&rkcif_mmu {
	status = "okay";
};

&rkisp0 {
	status = "okay";
};

&isp0_mmu {
	status = "okay";
};


&pinctrl {

	hdmiin {
		lt6911uxc_3_pin: lt6911uxc-3-pin {
			rockchip,pins = <2 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>,// HDMIRX_DET_LT6911
					<3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>,        // LT6911UXC_INT
					<3 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;        // LT6911_RST
			};
			
		};
};