INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/binary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'binary_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_module_TE0277.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_module_TE0277'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/binary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'binary_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
ERROR: [VRFC 10-719] formal port/generic <tx_done> is not declared in <top> [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:68]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:37]
INFO: [VRFC 10-3070] VHDL file '/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
ERROR: [VRFC 10-719] formal port/generic <tx_done> is not declared in <top> [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:68]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:37]
INFO: [VRFC 10-3070] VHDL file '/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
ERROR: [VRFC 10-719] formal port/generic <tx_done> is not declared in <top> [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:68]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd:37]
INFO: [VRFC 10-3070] VHDL file '/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/binary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'binary_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/clock_module_TE0277.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_module_TE0277'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
