#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001070750 .scope module, "tb_ShiftRegister" "tb_ShiftRegister" 2 2;
 .timescale -8 -11;
v00000000011a7790_0 .net "t_CurrentBit", 0 0, L_00000000010c9d80;  1 drivers
v00000000010c8f80_0 .var "t_LoadRegister", 0 0;
v00000000010c9020_0 .var "t_Rotate", 0 0;
v00000000010c90c0_0 .var "t_clk", 0 0;
v00000000010c9970_0 .var "t_reset", 0 0;
v00000000010c9a10_0 .var "t_sw", 15 4;
S_0000000001071d00 .scope module, "uut" "ShiftRegister" 2 9, 3 1 0, S_0000000001070750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CurrentBit"
    .port_info 1 /INPUT 12 "sw"
    .port_info 2 /INPUT 1 "LoadRegister"
    .port_info 3 /INPUT 1 "RotateRegisterLeft"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
P_000000000106dbe0 .param/l "DEFAULTREG" 0 3 7, C4<000011110000111100001111>;
v000000000106c080_0 .net "CurrentBit", 0 0, L_00000000010c9d80;  alias, 1 drivers
v000000000106cdb0_0 .net "LoadRegister", 0 0, v00000000010c8f80_0;  1 drivers
v00000000011a7470_0 .net "RotateRegisterLeft", 0 0, v00000000010c9020_0;  1 drivers
v00000000011a7510_0 .var "TheReg", 23 0;
v00000000011a75b0_0 .net "clk", 0 0, v00000000010c90c0_0;  1 drivers
v00000000011a7650_0 .net "reset", 0 0, v00000000010c9970_0;  1 drivers
v00000000011a76f0_0 .net "sw", 15 4, v00000000010c9a10_0;  1 drivers
E_000000000106d7a0 .event posedge, v00000000011a75b0_0;
L_00000000010c9d80 .part v00000000011a7510_0, 23, 1;
    .scope S_0000000001071d00;
T_0 ;
    %wait E_000000000106d7a0;
    %load/vec4 v00000000011a7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 986895, 0, 24;
    %assign/vec4 v00000000011a7510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000106cdb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %load/vec4 v00000000011a76f0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %load/vec4 v00000000011a76f0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %load/vec4 v00000000011a76f0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7510_0, 4, 5;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000011a7470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000000011a7510_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000011a7510_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011a7510_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001070750;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "tb_ShiftRegister.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001070750 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000001070750;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c90c0_0, 0, 1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v00000000010c90c0_0;
    %inv;
    %store/vec4 v00000000010c90c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000000001070750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c8f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9020_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000010c9a10_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c9970_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000000001070750;
T_4 ;
    %fork t_1, S_0000000001070750;
    %fork t_2, S_0000000001070750;
    %fork t_3, S_0000000001070750;
    %fork t_4, S_0000000001070750;
    %fork t_5, S_0000000001070750;
    %fork t_6, S_0000000001070750;
    %fork t_7, S_0000000001070750;
    %fork t_8, S_0000000001070750;
    %fork t_9, S_0000000001070750;
    %fork t_10, S_0000000001070750;
    %fork t_11, S_0000000001070750;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9970_0, 0, 1;
    %end;
t_2 ;
    %delay 2000, 0;
    %pushi/vec4 2748, 0, 12;
    %store/vec4 v00000000010c9a10_0, 0, 12;
    %end;
t_3 ;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c8f80_0, 0, 1;
    %end;
t_4 ;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c8f80_0, 0, 1;
    %end;
t_5 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c9020_0, 0, 1;
    %end;
t_6 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c9020_0, 0, 1;
    %end;
t_7 ;
    %delay 20000, 0;
    %pushi/vec4 3567, 0, 12;
    %store/vec4 v00000000010c9a10_0, 0, 12;
    %end;
t_8 ;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c8f80_0, 0, 1;
    %end;
t_9 ;
    %delay 28000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c8f80_0, 0, 1;
    %end;
t_10 ;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c9020_0, 0, 1;
    %end;
t_11 ;
    %delay 60000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .scope S_0000000001070750;
t_0 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ShiftRegister.v";
    "ShiftRegister.v";
