{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504258140335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504258140339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 05:29:00 2017 " "Processing started: Fri Sep 01 05:29:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504258140339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258140339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off flashInterface_TutProject -c flashInterface_TutProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258140339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504258140492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504258140502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/sst39sf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/sst39sf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SST39SF-BHV " "Found design unit 1: SST39SF-BHV" {  } { { "../FlashInterface/FlashInterface SRC/SST39SF.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/SST39SF.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147127 ""} { "Info" "ISGN_ENTITY_NAME" "1 SST39SF " "Found entity 1: SST39SF" {  } { { "../FlashInterface/FlashInterface SRC/SST39SF.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/SST39SF.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-BHV " "Found design unit 1: mux8to1-BHV" {  } { { "../FlashInterface/FlashInterface SRC/mux8to1.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux8to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../FlashInterface/FlashInterface SRC/mux8to1.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux8to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-BHV " "Found design unit 1: mux2to1-BHV" {  } { { "../FlashInterface/FlashInterface SRC/mux2to1.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../FlashInterface/FlashInterface SRC/mux2to1.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/memory_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/memory_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_register-BHV " "Found design unit 1: memory_register-BHV" {  } { { "../FlashInterface/FlashInterface SRC/memory_register.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/memory_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147129 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_register " "Found entity 1: memory_register" {  } { { "../FlashInterface/FlashInterface SRC/memory_register.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/memory_register.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-generic_register " "Found design unit 1: generic_register-generic_register" {  } { { "../FlashInterface/FlashInterface SRC/generic_register.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/generic_register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147130 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "../FlashInterface/FlashInterface SRC/generic_register.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/generic_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/ftdi_coms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/ftdi_coms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FTDI_coms-BHV " "Found design unit 1: FTDI_coms-BHV" {  } { { "../FlashInterface/FlashInterface SRC/FTDI_coms.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FTDI_coms.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147131 ""} { "Info" "ISGN_ENTITY_NAME" "1 FTDI_coms " "Found entity 1: FTDI_coms" {  } { { "../FlashInterface/FlashInterface SRC/FTDI_coms.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FTDI_coms.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/ft240x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/ft240x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT240X-BHV " "Found design unit 1: FT240X-BHV" {  } { { "../FlashInterface/FlashInterface SRC/FT240X.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FT240X.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147132 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT240X " "Found entity 1: FT240X" {  } { { "../FlashInterface/FlashInterface SRC/FT240X.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FT240X.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flashprogrammer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flashprogrammer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flashProgrammer_controller-BHV " "Found design unit 1: flashProgrammer_controller-BHV" {  } { { "../FlashInterface/FlashInterface SRC/flashProgrammer_controller.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashProgrammer_controller.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147133 ""} { "Info" "ISGN_ENTITY_NAME" "1 flashProgrammer_controller " "Found entity 1: flashProgrammer_controller" {  } { { "../FlashInterface/FlashInterface SRC/flashProgrammer_controller.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashProgrammer_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flashinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flashinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flashInterface-TOP " "Found design unit 1: flashInterface-TOP" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147134 ""} { "Info" "ISGN_ENTITY_NAME" "1 flashInterface " "Found entity 1: flashInterface" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flash_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/flash_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flash_module-BHV " "Found design unit 1: flash_module-BHV" {  } { { "../FlashInterface/FlashInterface SRC/flash_module.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flash_module.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147135 ""} { "Info" "ISGN_ENTITY_NAME" "1 flash_module " "Found entity 1: flash_module" {  } { { "../FlashInterface/FlashInterface SRC/flash_module.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flash_module.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/fifo8x8_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/fifo8x8_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo8x8_5-SYN " "Found design unit 1: fifo8x8_5-SYN" {  } { { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147136 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO8x8_5 " "Found entity 1: FIFO8x8_5" {  } { { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tim/dropbox/digital logic eel3701/flashinterface/flashinterface src/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-BHV " "Found design unit 1: data_path-BHV" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147137 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashinterface_tutproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flashinterface_tutproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flashInterface_TutProject " "Found entity 1: flashInterface_TutProject" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flashInterface_TutProject " "Elaborating entity \"flashInterface_TutProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504258147176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashInterface flashInterface:inst2 " "Elaborating entity \"flashInterface\" for hierarchy \"flashInterface:inst2\"" {  } { { "flashInterface_TutProject.bdf" "inst2" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 424 336 560 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path flashInterface:inst2\|data_path:DP " "Elaborating entity \"data_path\" for hierarchy \"flashInterface:inst2\|data_path:DP\"" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "DP" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 flashInterface:inst2\|data_path:DP\|mux8to1:DP_MUX " "Elaborating entity \"mux8to1\" for hierarchy \"flashInterface:inst2\|data_path:DP\|mux8to1:DP_MUX\"" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "DP_MUX" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 flashInterface:inst2\|data_path:DP\|mux2to1:ADDR_MUX " "Elaborating entity \"mux2to1\" for hierarchy \"flashInterface:inst2\|data_path:DP\|mux2to1:ADDR_MUX\"" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "ADDR_MUX" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register flashInterface:inst2\|data_path:DP\|generic_register:PCKT_ID_REG " "Elaborating entity \"generic_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|generic_register:PCKT_ID_REG\"" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "PCKT_ID_REG" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_register flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG " "Elaborating entity \"memory_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\"" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "DP_ADDR_REG" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\|generic_register:ADDR_FULL_REG " "Elaborating entity \"generic_register\" for hierarchy \"flashInterface:inst2\|data_path:DP\|memory_register:DP_ADDR_REG\|generic_register:ADDR_FULL_REG\"" {  } { { "../FlashInterface/FlashInterface SRC/memory_register.vhd" "ADDR_FULL_REG" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/memory_register.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTDI_coms flashInterface:inst2\|FTDI_coms:FTDI " "Elaborating entity \"FTDI_coms\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\"" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "FTDI" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT240X flashInterface:inst2\|FTDI_coms:FTDI\|FT240X:FTDI " "Elaborating entity \"FT240X\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FT240X:FTDI\"" {  } { { "../FlashInterface/FlashInterface SRC/FTDI_coms.vhd" "FTDI" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FTDI_coms.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO8x8_5 flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF " "Elaborating entity \"FIFO8x8_5\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\"" {  } { { "../FlashInterface/FlashInterface SRC/FTDI_coms.vhd" "RXBUF" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FTDI_coms.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "scfifo_component" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Instantiated megafunction \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX V " "Parameter \"intended_device_family\" = \"MAX V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504258147354 ""}  } { { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504258147354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Elaborating entity \"lpm_ff\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_17c " "Found entity 1: mux_17c" {  } { { "db/mux_17c.tdf" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/mux_17c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_17c flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_17c:auto_generated " "Elaborating entity \"mux_17c\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_17c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dme.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dme.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dme " "Found entity 1: cntr_dme" {  } { { "db/cntr_dme.tdf" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/cntr_dme.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dme flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_dme:auto_generated " "Elaborating entity \"cntr_dme\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_dme:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jqf " "Found entity 1: cmpr_jqf" {  } { { "db/cmpr_jqf.tdf" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/db/cmpr_jqf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504258147496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258147496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jqf flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_jqf:auto_generated " "Elaborating entity \"cmpr_jqf\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_jqf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"flashInterface:inst2\|FTDI_coms:FTDI\|FIFO8x8_5:RXBUF\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "../FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FIFO8x8_5.vhd" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_module flashInterface:inst2\|flash_module:FLASH_MOD " "Elaborating entity \"flash_module\" for hierarchy \"flashInterface:inst2\|flash_module:FLASH_MOD\"" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "FLASH_MOD" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SST39SF flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH " "Elaborating entity \"SST39SF\" for hierarchy \"flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\"" {  } { { "../FlashInterface/FlashInterface SRC/flash_module.vhd" "FLASH" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flash_module.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashProgrammer_controller flashInterface:inst2\|flashProgrammer_controller:FP_CONTROLLER " "Elaborating entity \"flashProgrammer_controller\" for hierarchy \"flashInterface:inst2\|flashProgrammer_controller:FP_CONTROLLER\"" {  } { { "../FlashInterface/FlashInterface SRC/flashInterface.vhd" "FP_CONTROLLER" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/flashInterface.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst3 " "Elaborating entity \"74161\" for hierarchy \"74161:inst3\"" {  } { { "flashInterface_TutProject.bdf" "inst3" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst3 " "Elaborated megafunction instantiation \"74161:inst3\"" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst3\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst3\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst3\|f74161:sub 74161:inst3 " "Elaborated megafunction instantiation \"74161:inst3\|f74161:sub\", which is child of megafunction instantiation \"74161:inst3\"" {  } { { "74161.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 672 1152 1272 856 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504258147548 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[7\] flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\|process_1 " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[7\]\" to the node \"flashInterface:inst2\|flash_module:FLASH_MOD\|SST39SF:FLASH\|process_1\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[6\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[6\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[6\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[6\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[5\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[5\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[5\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[5\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[4\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[4\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[4\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[4\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[3\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[3\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[3\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[3\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[2\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[2\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[2\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[2\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[1\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[1\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[1\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[1\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "flashInterface:inst2\|data_path:DP\|FL_IO\[0\] flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[0\] " "Converted the fan-out from the tri-state buffer \"flashInterface:inst2\|data_path:DP\|FL_IO\[0\]\" to the node \"flashInterface:inst2\|data_path:DP\|generic_register:FL_READ_REG\|output_signal\[0\]\" into an OR gate" {  } { { "../FlashInterface/FlashInterface SRC/data_path.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/data_path.vhd" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1504258147990 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1504258147990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FT_SIWU VCC " "Pin \"FT_SIWU\" is stuck at VCC" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 696 688 864 712 "FT_SIWU" "" } { 536 280 339 552 "FT_SIWU" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504258148098 "|flashInterface_TutProject|FT_SIWU"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[10\] GND " "Pin \"FL_addrOut\[10\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504258148098 "|flashInterface_TutProject|FL_addrOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[9\] GND " "Pin \"FL_addrOut\[9\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504258148098 "|flashInterface_TutProject|FL_addrOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[8\] GND " "Pin \"FL_addrOut\[8\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504258148098 "|flashInterface_TutProject|FL_addrOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_addrOut\[7\] GND " "Pin \"FL_addrOut\[7\]\" is stuck at GND" {  } { { "flashInterface_TutProject.bdf" "" { Schematic "C:/Users/Tim/Dropbox/Digital Logic EEL3701/flashInterface_TutProject/flashInterface_TutProject.bdf" { { 616 688 924 632 "FL_addrOut\[10..0\]" "" } { 520 560 700 536 "FL_addrOut\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504258148098 "|flashInterface_TutProject|FL_addrOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504258148098 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../FlashInterface/FlashInterface SRC/SST39SF.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/SST39SF.vhd" 76 -1 0 } } { "../FlashInterface/FlashInterface SRC/FT240X.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/FT240X.vhd" 46 -1 0 } } { "../FlashInterface/FlashInterface SRC/SST39SF.vhd" "" { Text "C:/Users/Tim/Dropbox/Digital Logic EEL3701/FlashInterface/FlashInterface SRC/SST39SF.vhd" 54 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504258148102 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1504258148102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504258148256 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504258148256 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504258148256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "470 " "Implemented 470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504258148256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504258148256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504258148310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 05:29:08 2017 " "Processing ended: Fri Sep 01 05:29:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504258148310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504258148310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504258148310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504258148310 ""}
