{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:35:06 2023 " "Info: Processing started: Tue Dec 05 15:35:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ascii_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_bcd-behavioral " "Info: Found design unit 1: ascii_bcd-behavioral" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/ascii_bcd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ascii_bcd " "Info: Found entity 1: ascii_bcd" {  } { { "ascii_bcd.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/ascii_bcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "kalkulator.vhd 2 1 " "Warning: Using design file kalkulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kalkulator-kalkulator_arc " "Info: Found design unit 1: kalkulator-kalkulator_arc" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kalkulator " "Info: Found entity 1: kalkulator" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kalkulator " "Info: Elaborating entity \"kalkulator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset kalkulator.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(27): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock kalkulator.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(27): used implicit default value for signal \"clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sequential_mode1 kalkulator.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(28): used implicit default value for signal \"sequential_mode1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adder_mux kalkulator.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(30): used implicit default value for signal \"adder_mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "subtractor_mux kalkulator.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(30): used implicit default value for signal \"subtractor_mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "multiplier_mux kalkulator.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(30): used implicit default value for signal \"multiplier_mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "divider_mux kalkulator.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(30): used implicit default value for signal \"divider_mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x_bin kalkulator.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(32): used implicit default value for signal \"x_bin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y_bin kalkulator.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(32): used implicit default value for signal \"y_bin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result kalkulator.vhd(33) " "Warning (10036): Verilog HDL or VHDL warning at kalkulator.vhd(33): object \"result\" assigned a value but never read" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_ascii kalkulator.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at kalkulator.vhd(34): object \"output_ascii\" assigned a value but never read" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cState kalkulator.vhd(143) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(143): used implicit default value for signal \"cState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nState kalkulator.vhd(143) " "Warning (10541): VHDL Signal Declaration warning at kalkulator.vhd(143): used implicit default value for signal \"nState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUUUUUUU\" 14 4 kalkulator.vhd(165) " "Error (10324): VHDL Expression error at kalkulator.vhd(165): expression \"\"UUUUUUUUUUUUUU\"\" has 14 elements ; expected 4 elements." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 165 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUUUUUUU\" 14 4 kalkulator.vhd(166) " "Error (10324): VHDL Expression error at kalkulator.vhd(166): expression \"\"UUUUUUUUUUUUUU\"\" has 14 elements ; expected 4 elements." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 166 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUUUUUUU\" 14 4 kalkulator.vhd(167) " "Error (10324): VHDL Expression error at kalkulator.vhd(167): expression \"\"UUUUUUUUUUUUUU\"\" has 14 elements ; expected 4 elements." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 167 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUUUUUUU\" 14 4 kalkulator.vhd(168) " "Error (10324): VHDL Expression error at kalkulator.vhd(168): expression \"\"UUUUUUUUUUUUUU\"\" has 14 elements ; expected 4 elements." {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 168 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "adder kalkulator.vhd(162) " "Error (10346): VHDL error at kalkulator.vhd(162): formal port or parameter \"adder\" must have actual or default value" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 162 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "subtractor kalkulator.vhd(162) " "Error (10346): VHDL error at kalkulator.vhd(162): formal port or parameter \"subtractor\" must have actual or default value" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 162 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "multiplier kalkulator.vhd(162) " "Error (10346): VHDL error at kalkulator.vhd(162): formal port or parameter \"multiplier\" must have actual or default value" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 162 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "divider kalkulator.vhd(162) " "Error (10346): VHDL error at kalkulator.vhd(162): formal port or parameter \"divider\" must have actual or default value" {  } { { "kalkulator.vhd" "" { Text "C:/Users/User/OneDrive - Institut Teknologi Bandung/Implementasi sisdig/TugasBesarSistemDigital/kalkulator.vhd" 162 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 14 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 9 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 15:35:06 2023 " "Error: Processing ended: Tue Dec 05 15:35:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
