<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/ppc/nativeInst_ppc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2002, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_PPC_NATIVEINST_PPC_HPP
 27 #define CPU_PPC_NATIVEINST_PPC_HPP
 28 
 29 #include &quot;asm/macroAssembler.hpp&quot;
 30 #include &quot;runtime/icache.hpp&quot;
 31 #include &quot;runtime/os.hpp&quot;
 32 #include &quot;runtime/safepointMechanism.hpp&quot;
 33 
 34 // We have interfaces for the following instructions:
 35 //
 36 // - NativeInstruction
 37 //   - NativeCall
 38 //   - NativeFarCall
 39 //   - NativeMovConstReg
 40 //   - NativeJump
 41 //   - NativeIllegalInstruction
 42 //   - NativeConditionalFarBranch
 43 //   - NativeCallTrampolineStub
 44 
 45 // The base class for different kinds of native instruction abstractions.
 46 // It provides the primitive operations to manipulate code relative to this.
 47 class NativeInstruction {
 48   friend class Relocation;
 49 
 50  public:
 51   bool is_jump() { return Assembler::is_b(long_at(0)); } // See NativeGeneralJump.
 52 
 53   bool is_sigtrap_ic_miss_check() {
 54     assert(UseSIGTRAP, &quot;precondition&quot;);
 55     return MacroAssembler::is_trap_ic_miss_check(long_at(0));
 56   }
 57 
 58   bool is_sigtrap_null_check() {
 59     assert(UseSIGTRAP &amp;&amp; TrapBasedNullChecks, &quot;precondition&quot;);
 60     return MacroAssembler::is_trap_null_check(long_at(0));
 61   }
 62 
 63   // We use a special trap for marking a method as not_entrant or zombie
 64   // iff UseSIGTRAP.
 65   bool is_sigtrap_zombie_not_entrant() {
 66     assert(UseSIGTRAP, &quot;precondition&quot;);
 67     return MacroAssembler::is_trap_zombie_not_entrant(long_at(0));
 68   }
 69 
 70   // We use an illtrap for marking a method as not_entrant or zombie
 71   // iff !UseSIGTRAP.
 72   bool is_sigill_zombie_not_entrant() {
 73     assert(!UseSIGTRAP, &quot;precondition&quot;);
 74     // Work around a C++ compiler bug which changes &#39;this&#39;.
 75     return NativeInstruction::is_sigill_zombie_not_entrant_at(addr_at(0));
 76   }
 77   static bool is_sigill_zombie_not_entrant_at(address addr);
 78 
 79 #ifdef COMPILER2
 80   // SIGTRAP-based implicit range checks
 81   bool is_sigtrap_range_check() {
 82     assert(UseSIGTRAP &amp;&amp; TrapBasedRangeChecks, &quot;precondition&quot;);
 83     return MacroAssembler::is_trap_range_check(long_at(0));
 84   }
 85 #endif
 86 
 87   // &#39;should not reach here&#39;.
 88   bool is_sigtrap_should_not_reach_here() {
 89     return MacroAssembler::is_trap_should_not_reach_here(long_at(0));
 90   }
 91 
 92   bool is_safepoint_poll() {
 93     // Is the current instruction a POTENTIAL read access to the polling page?
 94     // The current arguments of the instruction are not checked!
<a name="2" id="anc2"></a><span class="line-modified"> 95     if (USE_POLL_BIT_ONLY) {</span>
 96       int encoding = SafepointMechanism::poll_bit();
 97       return MacroAssembler::is_tdi(long_at(0), Assembler::traptoGreaterThanUnsigned | Assembler::traptoEqual,
 98                                     -1, encoding);
 99     }
100     return MacroAssembler::is_load_from_polling_page(long_at(0), NULL);
101   }
102 
103   address get_stack_bang_address(void *ucontext) {
104     // If long_at(0) is not a stack bang, return 0. Otherwise, return
105     // banged address.
106     return MacroAssembler::get_stack_bang_address(long_at(0), ucontext);
107   }
108 
109  protected:
110   address  addr_at(int offset) const    { return address(this) + offset; }
111   int      long_at(int offset) const    { return *(int*)addr_at(offset); }
112 
113  public:
114   void verify() NOT_DEBUG_RETURN;
115 };
116 
117 inline NativeInstruction* nativeInstruction_at(address address) {
118   NativeInstruction* inst = (NativeInstruction*)address;
119   inst-&gt;verify();
120   return inst;
121 }
122 
123 // The NativeCall is an abstraction for accessing/manipulating call
124 // instructions. It is used to manipulate inline caches, primitive &amp;
125 // dll calls, etc.
126 //
127 // Sparc distinguishes `NativeCall&#39; and `NativeFarCall&#39;. On PPC64,
128 // at present, we provide a single class `NativeCall&#39; representing the
129 // sequence `load_const, mtctr, bctrl&#39; or the sequence &#39;ld_from_toc,
130 // mtctr, bctrl&#39;.
131 class NativeCall: public NativeInstruction {
132  public:
133 
134   enum ppc_specific_constants {
135     load_const_instruction_size                 = 28,
136     load_const_from_method_toc_instruction_size = 16,
137     instruction_size                            = 16 // Used in shared code for calls with reloc_info.
138   };
139 
140   static bool is_call_at(address a) {
141     return Assembler::is_bl(*(int*)(a));
142   }
143 
144   static bool is_call_before(address return_address) {
145     return NativeCall::is_call_at(return_address - 4);
146   }
147 
148   address instruction_address() const {
149     return addr_at(0);
150   }
151 
152   address next_instruction_address() const {
153     // We have only bl.
154     assert(MacroAssembler::is_bl(*(int*)instruction_address()), &quot;Should be bl instruction!&quot;);
155     return addr_at(4);
156   }
157 
158   address return_address() const {
159     return next_instruction_address();
160   }
161 
162   address destination() const;
163 
164   // The parameter assert_lock disables the assertion during code generation.
165   void set_destination_mt_safe(address dest, bool assert_lock = true);
166 
167   address get_trampoline();
168 
169   void verify_alignment() {} // do nothing on ppc
170   void verify() NOT_DEBUG_RETURN;
171 };
172 
173 inline NativeCall* nativeCall_at(address instr) {
174   NativeCall* call = (NativeCall*)instr;
175   call-&gt;verify();
176   return call;
177 }
178 
179 inline NativeCall* nativeCall_before(address return_address) {
180   NativeCall* call = NULL;
181   if (MacroAssembler::is_bl(*(int*)(return_address - 4)))
182     call = (NativeCall*)(return_address - 4);
183   call-&gt;verify();
184   return call;
185 }
186 
187 // The NativeFarCall is an abstraction for accessing/manipulating native
188 // call-anywhere instructions.
189 // Used to call native methods which may be loaded anywhere in the address
190 // space, possibly out of reach of a call instruction.
191 class NativeFarCall: public NativeInstruction {
192  public:
193   // We use MacroAssembler::bl64_patchable() for implementing a
194   // call-anywhere instruction.
195 
196   // Checks whether instr points at a NativeFarCall instruction.
197   static bool is_far_call_at(address instr) {
198     return MacroAssembler::is_bl64_patchable_at(instr);
199   }
200 
201   // Does the NativeFarCall implementation use a pc-relative encoding
202   // of the call destination?
203   // Used when relocating code.
204   bool is_pcrelative() {
205     assert(MacroAssembler::is_bl64_patchable_at((address)this),
206            &quot;unexpected call type&quot;);
207     return MacroAssembler::is_bl64_patchable_pcrelative_at((address)this);
208   }
209 
210   // Returns the NativeFarCall&#39;s destination.
211   address destination() const {
212     assert(MacroAssembler::is_bl64_patchable_at((address)this),
213            &quot;unexpected call type&quot;);
214     return MacroAssembler::get_dest_of_bl64_patchable_at((address)this);
215   }
216 
217   // Sets the NativeCall&#39;s destination, not necessarily mt-safe.
218   // Used when relocating code.
219   void set_destination(address dest) {
220     // Set new destination (implementation of call may change here).
221     assert(MacroAssembler::is_bl64_patchable_at((address)this),
222            &quot;unexpected call type&quot;);
223     MacroAssembler::set_dest_of_bl64_patchable_at((address)this, dest);
224   }
225 
226   void verify() NOT_DEBUG_RETURN;
227 };
228 
229 // Instantiates a NativeFarCall object starting at the given instruction
230 // address and returns the NativeFarCall object.
231 inline NativeFarCall* nativeFarCall_at(address instr) {
232   NativeFarCall* call = (NativeFarCall*)instr;
233   call-&gt;verify();
234   return call;
235 }
236 
237 // An interface for accessing/manipulating native set_oop imm, reg instructions
238 // (used to manipulate inlined data references, etc.).
239 class NativeMovConstReg: public NativeInstruction {
240  public:
241 
242   enum ppc_specific_constants {
243     load_const_instruction_size                 = 20,
244     load_const_from_method_toc_instruction_size =  8,
245     instruction_size                            =  8 // Used in shared code for calls with reloc_info.
246   };
247 
248   address instruction_address() const {
249     return addr_at(0);
250   }
251 
252   address next_instruction_address() const;
253 
254   // (The [set_]data accessor respects oop_type relocs also.)
255   intptr_t data() const;
256 
257   // Patch the code stream.
258   address set_data_plain(intptr_t x, CodeBlob *code);
259   // Patch the code stream and oop pool.
260   void set_data(intptr_t x);
261 
262   // Patch narrow oop constants. Use this also for narrow klass.
263   void set_narrow_oop(narrowOop data, CodeBlob *code = NULL);
264 
265   void verify() NOT_DEBUG_RETURN;
266 };
267 
268 inline NativeMovConstReg* nativeMovConstReg_at(address address) {
269   NativeMovConstReg* test = (NativeMovConstReg*)address;
270   test-&gt;verify();
271   return test;
272 }
273 
274 // The NativeJump is an abstraction for accessing/manipulating native
275 // jump-anywhere instructions.
276 class NativeJump: public NativeInstruction {
277  public:
278   // We use MacroAssembler::b64_patchable() for implementing a
279   // jump-anywhere instruction.
280 
281   enum ppc_specific_constants {
282     instruction_size = MacroAssembler::b64_patchable_size
283   };
284 
285   // Checks whether instr points at a NativeJump instruction.
286   static bool is_jump_at(address instr) {
287     return MacroAssembler::is_b64_patchable_at(instr)
288       || (   MacroAssembler::is_load_const_from_method_toc_at(instr)
289           &amp;&amp; Assembler::is_mtctr(*(int*)(instr + 2 * 4))
290           &amp;&amp; Assembler::is_bctr(*(int*)(instr + 3 * 4)));
291   }
292 
293   // Does the NativeJump implementation use a pc-relative encoding
294   // of the call destination?
295   // Used when relocating code or patching jumps.
296   bool is_pcrelative() {
297     return MacroAssembler::is_b64_patchable_pcrelative_at((address)this);
298   }
299 
300   // Returns the NativeJump&#39;s destination.
301   address jump_destination() const {
302     if (MacroAssembler::is_b64_patchable_at((address)this)) {
303       return MacroAssembler::get_dest_of_b64_patchable_at((address)this);
304     } else if (MacroAssembler::is_load_const_from_method_toc_at((address)this)
305                &amp;&amp; Assembler::is_mtctr(*(int*)((address)this + 2 * 4))
306                &amp;&amp; Assembler::is_bctr(*(int*)((address)this + 3 * 4))) {
307       return (address)((NativeMovConstReg *)this)-&gt;data();
308     } else {
309       ShouldNotReachHere();
310       return NULL;
311     }
312   }
313 
314   // Sets the NativeJump&#39;s destination, not necessarily mt-safe.
315   // Used when relocating code or patching jumps.
316   void set_jump_destination(address dest) {
317     // Set new destination (implementation of call may change here).
318     if (MacroAssembler::is_b64_patchable_at((address)this)) {
319       MacroAssembler::set_dest_of_b64_patchable_at((address)this, dest);
320     } else if (MacroAssembler::is_load_const_from_method_toc_at((address)this)
321                &amp;&amp; Assembler::is_mtctr(*(int*)((address)this + 2 * 4))
322                &amp;&amp; Assembler::is_bctr(*(int*)((address)this + 3 * 4))) {
323       ((NativeMovConstReg *)this)-&gt;set_data((intptr_t)dest);
324     } else {
325       ShouldNotReachHere();
326     }
327   }
328 
329   // MT-safe insertion of native jump at verified method entry
330   static void patch_verified_entry(address entry, address verified_entry, address dest);
331 
332   void verify() NOT_DEBUG_RETURN;
333 
334   static void check_verified_entry_alignment(address entry, address verified_entry) {
335     // We just patch one instruction on ppc64, so the jump doesn&#39;t have to
336     // be aligned. Nothing to do here.
337   }
338 };
339 
340 // Instantiates a NativeJump object starting at the given instruction
341 // address and returns the NativeJump object.
342 inline NativeJump* nativeJump_at(address instr) {
343   NativeJump* call = (NativeJump*)instr;
344   call-&gt;verify();
345   return call;
346 }
347 
348 // NativeConditionalFarBranch is abstraction for accessing/manipulating
349 // conditional far branches.
350 class NativeConditionalFarBranch : public NativeInstruction {
351  public:
352 
353   static bool is_conditional_far_branch_at(address instr) {
354     return MacroAssembler::is_bc_far_at(instr);
355   }
356 
357   address branch_destination() const {
358     return MacroAssembler::get_dest_of_bc_far_at((address)this);
359   }
360 
361   void set_branch_destination(address dest) {
362     MacroAssembler::set_dest_of_bc_far_at((address)this, dest);
363   }
364 };
365 
366 inline NativeConditionalFarBranch* NativeConditionalFarBranch_at(address address) {
367   assert(NativeConditionalFarBranch::is_conditional_far_branch_at(address),
368          &quot;must be a conditional far branch&quot;);
369   return (NativeConditionalFarBranch*)address;
370 }
371 
372 // Call trampoline stubs.
373 class NativeCallTrampolineStub : public NativeInstruction {
374  private:
375 
376   address encoded_destination_addr() const;
377 
378  public:
379 
380   address destination(nmethod *nm = NULL) const;
381   int destination_toc_offset() const;
382 
383   void set_destination(address new_destination);
384 };
385 
386 // Note: Other stubs must not begin with this pattern.
387 inline bool is_NativeCallTrampolineStub_at(address address) {
388   int first_instr = *(int*)address;
389   // calculate_address_from_global_toc and long form of ld_largeoffset_unchecked begin with addis with target R12
390   if (Assembler::is_addis(first_instr) &amp;&amp;
391       (Register)(intptr_t)Assembler::inv_rt_field(first_instr) == R12_scratch2) return true;
392 
393   // short form of ld_largeoffset_unchecked is ld which is followed by mtctr
394   int second_instr = *((int*)address + 1);
395   if (Assembler::is_ld(first_instr) &amp;&amp;
396       (Register)(intptr_t)Assembler::inv_rt_field(first_instr) == R12_scratch2 &amp;&amp;
397       Assembler::is_mtctr(second_instr) &amp;&amp;
398       (Register)(intptr_t)Assembler::inv_rs_field(second_instr) == R12_scratch2) return true;
399 
400   return false;
401 }
402 
403 inline NativeCallTrampolineStub* NativeCallTrampolineStub_at(address address) {
404   assert(is_NativeCallTrampolineStub_at(address), &quot;no call trampoline found&quot;);
405   return (NativeCallTrampolineStub*)address;
406 }
407 
408 ///////////////////////////////////////////////////////////////////////////////////////////////////
409 
410 //-------------------------------------
411 //  N a t i v e G e n e r a l J u m p
412 //-------------------------------------
413 
414 // Despite the name, handles only simple branches.
415 class NativeGeneralJump;
416 inline NativeGeneralJump* nativeGeneralJump_at(address address);
417 
418 // Currently only implemented as single unconditional branch.
419 class NativeGeneralJump: public NativeInstruction {
420  public:
421 
422   enum PPC64_specific_constants {
423     instruction_size = 4
424   };
425 
426   address instruction_address() const { return addr_at(0); }
427 
428   // Creation.
429   friend inline NativeGeneralJump* nativeGeneralJump_at(address addr) {
430     NativeGeneralJump* jump = (NativeGeneralJump*)(addr);
431     DEBUG_ONLY( jump-&gt;verify(); )
432     return jump;
433   }
434 
435   // Insertion of native general jump instruction.
436   static void insert_unconditional(address code_pos, address entry);
437 
438   address jump_destination() const {
439     DEBUG_ONLY( verify(); )
440     return addr_at(0) + Assembler::inv_li_field(long_at(0));
441   }
442 
443   void set_jump_destination(address dest) {
444     DEBUG_ONLY( verify(); )
445     insert_unconditional(addr_at(0), dest);
446   }
447 
448   static void replace_mt_safe(address instr_addr, address code_buffer);
449 
450   void verify() const { guarantee(Assembler::is_b(long_at(0)), &quot;invalid NativeGeneralJump&quot;); }
451 };
452 
453 // An interface for accessing/manipulating native load int (load_const32).
454 class NativeMovRegMem;
455 inline NativeMovRegMem* nativeMovRegMem_at(address address);
456 class NativeMovRegMem: public NativeInstruction {
457  public:
458 
459   enum PPC64_specific_constants {
460     instruction_size = 8
461   };
462 
463   address instruction_address() const { return addr_at(0); }
464 
465   int num_bytes_to_end_of_patch() const { return instruction_size; }
466 
467   intptr_t offset() const {
468 #ifdef VM_LITTLE_ENDIAN
469     short *hi_ptr = (short*)(addr_at(0));
470     short *lo_ptr = (short*)(addr_at(4));
471 #else
472     short *hi_ptr = (short*)(addr_at(0) + 2);
473     short *lo_ptr = (short*)(addr_at(4) + 2);
474 #endif
475     return ((*hi_ptr) &lt;&lt; 16) | ((*lo_ptr) &amp; 0xFFFF);
476   }
477 
478   void set_offset(intptr_t x) {
479 #ifdef VM_LITTLE_ENDIAN
480     short *hi_ptr = (short*)(addr_at(0));
481     short *lo_ptr = (short*)(addr_at(4));
482 #else
483     short *hi_ptr = (short*)(addr_at(0) + 2);
484     short *lo_ptr = (short*)(addr_at(4) + 2);
485 #endif
486     *hi_ptr = x &gt;&gt; 16;
487     *lo_ptr = x &amp; 0xFFFF;
488     ICache::ppc64_flush_icache_bytes(addr_at(0), NativeMovRegMem::instruction_size);
489   }
490 
491   void add_offset_in_bytes(intptr_t radd_offset) {
492     set_offset(offset() + radd_offset);
493   }
494 
495   void verify() const {
496     guarantee(Assembler::is_lis(long_at(0)), &quot;load_const32 1st instr&quot;);
497     guarantee(Assembler::is_ori(long_at(4)), &quot;load_const32 2nd instr&quot;);
498   }
499 
500  private:
501   friend inline NativeMovRegMem* nativeMovRegMem_at(address address) {
502     NativeMovRegMem* test = (NativeMovRegMem*)address;
503     DEBUG_ONLY( test-&gt;verify(); )
504     return test;
505   }
506 };
507 
508 #endif // CPU_PPC_NATIVEINST_PPC_HPP
<a name="3" id="anc3"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="3" type="hidden" />
</body>
</html>