# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 3.2e-05 512 480 2410 524288 30.3345 13.3418 740.579 417.695 1202.17 1202.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000128 2048 230 1310 136960 18.0163 14.3442 409.923 419.086 861.471 861.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 420 3.2e-05 4096 140 1920 174080 7502.55 1830.35 3331.16 54141.2 66809.4 66812.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.001024 1024 330 1270 15488 0.719776 0.695296 17.7191 26.3107 45.5197 45.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.001024 1024 50 1180 11008 1.24403 0.696672 13.9577 26.3243 42.3222 42.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 0.001024 512 60 250 19008 0.36272 2.08803 13.2013 15.6969 15.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.001024 2048 130 640 18304 1.36829 20.2549 52.4924 74.1578 74.2144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000512 2048 140 1250 36096 3.47526 81.8992 104.748 190.166 190.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 640 0.000512 1024 190 660 22528 3.27712 1.66707 18.2883 52.4262 75.7843 75.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000128 4096 250 3070 141184 23.129 28.3511 1651.36 837.983 2540.9 2540.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 3.2e-05 512 480 2410 520704 30.602 13.3652 896.631 417.757 1358.57 1358.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000128 2048 230 1310 136800 18.0486 14.3603 466.143 419.421 918.072 918.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 420 3.2e-05 4096 140 1920 175104 6467.52 1583.82 3455.86 46796.5 58307.2 58310
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.001024 1024 330 1270 15552 0.724192 0.694912 20.8633 26.3234 48.6782 48.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.001024 1024 50 1180 10944 1.23501 0.710272 16.1699 26.145 44.3604 44.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 0.001024 512 60 250 19008 0.362656 2.51494 13.2179 16.139 16.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.001024 2048 130 640 18288 1.38854 24.3687 52.5226 78.3205 78.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000512 2048 140 1250 36072 3.4823 95.0882 104.811 203.424 203.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 640 0.000512 1024 190 660 21888 3.27715 1.64086 20.4083 52.0588 77.5129 77.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000128 4096 250 3070 141120 23.1683 28.3814 1875.5 838.515 2765.64 2765.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 3.2e-05 512 480 2410 527360 30.2894 13.3918 946.7 419.063 1409.66 1409.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000128 2048 230 1310 136960 18.0185 14.4604 488.043 419.113 939.74 939.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 420 3.2e-05 4096 140 1920 174080 7832.5 1913.74 3444.24 56535 69729.7 69733.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.001024 1024 330 1270 15360 0.717344 0.694592 21.542 26.2014 49.2273 49.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.001024 1024 50 1180 10880 1.22874 0.688128 16.7697 26.0035 44.7855 44.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 0.001024 512 60 250 18960 0.362496 2.61648 13.1785 16.1979 16.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.001024 2048 130 640 18240 1.36554 25.3231 52.3612 79.0915 79.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000512 2048 140 1250 36080 3.48192 99.1589 104.747 207.431 207.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 640 0.000512 1024 190 660 21760 3.25597 1.62982 21.2249 51.7548 77.9908 78.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000128 4096 250 3070 141120 23.1076 28.3868 1958.29 838.056 2847.92 2847.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 3.2e-05 512 480 2410 522240 30.1199 13.2906 873.669 416.609 1333.91 1334.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000128 2048 230 1310 136704 17.9607 14.4236 454.48 418.762 905.729 905.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 10 420 3.2e-05 4096 140 1920 172032 9555.99 2326.22 3026.41 68820.2 83733.9 83738.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.001024 1024 330 1270 15360 0.719168 0.694624 20.0499 26.2842 47.8205 47.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.001024 1024 50 1180 10752 1.23155 0.690176 15.5101 26.0424 43.5697 43.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 0.001024 512 60 250 18912 0.362496 2.4377 13.1632 16.0055 16.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.001024 2048 130 640 18240 1.37216 23.5868 52.4412 77.4421 77.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000512 2048 140 1250 36096 3.49776 92.174 104.905 200.622 200.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 640 0.000512 1024 190 660 21504 3.26506 1.63715 19.6286 51.8143 76.4744 76.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000128 4096 250 3070 141120 23.0599 28.3525 1820.42 838.378 2710.29 2710.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 3.2e-05 512 480 2410 518400 30.561 13.338 869.541 416.581 1330.25 1330.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000128 2048 230 1310 136800 18.0956 14.4365 459.535 418.824 910.998 911.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 3.2e-05 4096 140 1920 172800 9225.81 2249.11 2998.68 66307.5 80786.1 80790.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.001024 1024 330 1270 15400 0.720896 0.700416 20.4025 26.294 48.1897 48.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.001024 1024 50 1180 10800 1.23926 0.689216 15.7072 26.031 43.7612 43.8641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 0.001024 512 60 250 19000 0.363264 2.47168 13.223 16.0993 16.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.001024 2048 130 640 18200 1.36835 24.0036 52.3201 77.7341 77.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000512 2048 140 1250 36100 3.48547 93.6471 104.872 202.048 202.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 640 0.000512 1024 190 660 21600 3.28186 1.63542 20.0094 51.7925 76.8425 76.9618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000128 4096 250 3070 141000 23.2451 28.4031 1836.57 837.462 2725.76 2725.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 3.2e-05 512 480 2410 523264 30.4839 13.3758 905.711 418.348 1368.14 1368.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000128 2048 230 1310 136640 17.9996 14.399 471.8 418.469 922.776 922.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 3.2e-05 4096 140 1920 172032 8209.3 2000.26 2079.05 59078.5 71371.6 71375.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.001024 1024 330 1270 15232 0.714752 0.693056 20.8262 26.1152 48.4206 48.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.001024 1024 50 1180 10752 1.2391 0.692512 16.1977 26.1271 44.3616 44.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 0.001024 512 60 250 18928 0.363168 2.56 13.1788 16.1446 16.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.001024 2048 130 640 18256 1.37184 24.8275 52.4908 78.7333 78.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000512 2048 140 1250 36064 3.47632 96.1735 104.779 204.472 204.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 640 0.000512 1024 190 660 21504 3.28659 1.64192 20.5358 51.968 77.5542 77.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 0.000128 4096 250 3070 141120 23.1007 28.3731 1879.93 837.964 2769.45 2769.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 3.2e-05 512 480 2410 522240 30.4907 13.3668 910.412 417.691 1372.19 1372.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000128 2048 230 1310 136800 18.0571 14.3995 474.096 419.115 925.77 925.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 3.2e-05 4096 140 1920 172800 7815.49 1912.42 2098.74 56427 68257.9 68261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.001024 1024 330 1270 15120 0.717056 0.689632 20.7378 26.0603 48.2787 48.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.001024 1024 50 1180 10560 1.24208 0.68816 15.9088 26.0714 44.0077 44.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 0.001024 512 60 250 18960 0.362496 2.57741 13.2155 16.1985 16.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.001024 2048 130 640 18240 1.37078 24.8463 52.5106 78.7706 78.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000512 2048 140 1250 36000 3.47363 96.3477 104.721 204.589 204.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 640 0.000512 1024 190 660 22080 3.25901 1.63453 21.1497 51.8528 78.0221 78.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000128 4096 250 3070 140880 23.1702 28.3855 1894.33 838.063 2784.03 2784.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 3.2e-05 512 480 2410 524288 30.2957 13.3468 879.394 417.733 1340.99 1341.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000128 2048 230 1310 136192 17.963 14.346 456.859 417.88 907.151 907.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 3.2e-05 4096 140 1920 172032 7158.88 1748.05 2015.52 51704.6 62630.9 62634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.001024 1024 330 1270 15104 0.71664 0.692224 20.0438 26.0553 47.5798 47.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.001024 1024 50 1180 10240 1.22858 0.684672 14.94 25.7216 42.6765 42.7684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 0.001024 512 60 250 18944 0.363296 2.50054 13.2004 16.1069 16.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.001024 2048 130 640 18176 1.3681 23.9785 52.3223 77.7119 77.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000512 2048 140 1250 35968 3.47325 92.7334 104.576 200.827 200.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 640 0.000512 1024 190 660 22528 3.28211 1.6712 20.8218 52.5119 78.4158 78.5253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000128 4096 250 3070 140800 23.0851 28.3318 1830.21 836.948 2718.65 2718.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 3.2e-05 512 480 2410 516096 29.9985 13.1438 881.241 412.287 1336.89 1337.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000128 2048 230 1310 136704 17.9796 14.3746 461.652 418.737 912.848 912.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 3.2e-05 512 480 2410 512000 30.3863 13.173 945.383 413.615 1402.77 1402.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000128 2048 230 1310 136800 18.0618 14.4323 491.722 419.382 943.7 943.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 3.2e-05 512 480 2410 524288 30.2753 13.3448 1109.16 417.836 1570.84 1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000128 2048 230 1310 136192 17.9787 14.3503 574.372 418.219 1025.02 1025.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 3.2e-05 4096 140 1920 172032 7151.38 1747.94 2466.97 51721.2 63091.3 63094.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.001024 1024 330 1270 14848 0.712704 0.687776 24.8717 25.8834 52.2281 52.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 0.001024 1024 50 1180 9216 1.21994 0.670432 16.5967 25.2071 43.7936 43.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 0.001024 512 60 250 18688 0.362592 3.13136 13.1095 16.6475 16.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.001024 2048 130 640 17920 1.35987 30.1261 51.9816 83.5101 83.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000512 2048 140 1250 35840 3.47533 117.243 104.584 225.344 225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 640 0.000512 1024 190 660 20480 3.1681 1.56262 23.9332 49.9362 78.7289 78.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000128 4096 250 3070 140288 23.043 28.3149 2285.64 836.304 3173.38 3173.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 3.2e-05 512 480 2415 526336 30.3358 13.3714 767.279 419.44 1230.65 1230.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1290 0.000128 2048 230 1305 137088 17.9708 14.3923 398.681 419.408 850.557 850.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 420 3.2e-05 4096 140 1920 168960 18954.3 4576.58 3394.54 135491 162426 162434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1230 0.001024 1024 330 1275 15552 0.719904 0.693248 17.5185 26.2942 45.2966 45.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 0.001024 1024 50 1185 11008 1.23904 0.695296 13.6638 26.3068 42.0045 42.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 0.001024 512 60 255 19040 0.362496 2.14835 13.2178 15.7723 15.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 0.001024 2048 130 645 18304 1.36941 20.5532 52.482 74.447 74.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 0.000512 2048 140 1260 36128 3.48342 80.7214 104.915 189.165 189.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 640 0.000512 1024 190 660 22528 3.28448 1.66784 29.1798 52.4306 86.6899 86.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000128 4096 250 3075 141184 23.08 28.3334 1612.75 838.643 2502.87 2502.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 3.2e-05 512 480 2415 527360 30.3741 13.3994 778.541 419.054 1241.6 1241.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000128 2048 230 1305 137120 18.0673 14.3812 402.964 419.023 854.541 854.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 420 3.2e-05 4096 140 1920 168960 22809.9 5498.81 3717.18 162248 194287 194297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.001024 1024 330 1275 15520 0.720896 0.692768 17.73 26.263 45.4785 45.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.001024 1024 50 1185 10880 1.23917 0.692736 13.7217 26.1621 41.9149 42.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 0.001024 512 60 255 19040 0.362912 2.20083 13.219 15.8255 15.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 0.001024 2048 130 645 18320 1.37011 20.8876 52.4978 74.7974 74.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000512 2048 140 1260 36120 3.4816 82.3357 104.816 190.678 190.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 640 0.000512 1024 190 660 22400 3.27318 1.64653 17.9127 52.1358 75.093 75.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000128 4096 250 3075 141200 23.2055 28.3791 1626.72 837.871 2516.25 2516.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 3.2e-05 512 480 2415 525312 30.3998 13.3746 773.657 418.687 1236.35 1236.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000128 2048 230 1305 137088 18.0034 14.4732 400.869 419.178 852.627 852.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 420 3.2e-05 4096 140 1920 167424 37670.8 9065.54 3219.94 267847 317824 317840
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.001024 1024 330 1275 15456 0.71888 0.694464 17.5549 26.2217 45.2605 45.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.001024 1024 50 1185 10944 1.24006 0.694272 13.7607 26.2349 42.0264 42.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 0.001024 512 60 255 19008 0.365792 2.16883 13.2062 15.7819 15.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 0.001024 2048 130 645 18288 1.36832 20.7149 52.468 74.5988 74.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000512 2048 140 1260 36096 3.47539 81.6558 104.851 190.027 190.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 640 0.000512 1024 190 660 22272 3.27222 1.65069 17.712 52.2688 75.0516 75.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000128 4096 250 3075 141216 23.1261 28.3734 1622.09 838.708 2512.38 2512.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 3.2e-05 512 480 2415 523264 30.5997 13.3878 789.781 418.652 1252.65 1252.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000128 2048 230 1305 137088 18.0542 14.3646 411.419 419.256 863.194 863.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 420 3.2e-05 4096 140 1920 168448 16243.3 3921.29 3252.05 115757 139182 139189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.001024 1024 330 1275 15456 0.720128 0.693952 18.1371 26.207 45.8263 45.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.001024 1024 50 1185 10752 1.23818 0.690176 13.9195 26.0692 42.0212 42.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 0.001024 512 60 255 18984 0.363968 2.23232 13.1992 15.8344 15.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.001024 2048 130 645 18256 1.36384 21.311 52.4016 75.1184 75.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000512 2048 140 1260 36120 3.48774 83.9289 104.925 192.384 192.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 640 0.000512 1024 190 660 22400 3.29168 1.66278 18.4083 52.5357 76.0241 76.1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000128 4096 250 3075 141120 23.1787 28.4066 1645.57 838.351 2535.59 2535.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 3.2e-05 512 480 2415 524288 30.3465 13.3528 763.381 417.703 1225.01 1225.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000128 2048 230 1305 136960 18.0146 14.4541 420.182 419.091 871.849 871.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 420 3.2e-05 4096 140 1920 167936 28298.2 6825.93 2938.97 201809 239888 239902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.001024 1024 330 1275 15488 0.722944 0.696128 18.4566 26.3111 46.2588 46.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.001024 1024 50 1185 11008 1.2417 0.694816 14.6092 26.3233 42.9714 43.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 0.001024 512 60 255 19008 0.364928 2.22182 13.2077 15.8383 15.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.001024 2048 130 645 18240 1.36602 21.2296 52.3494 74.9883 75.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000512 2048 140 1260 36096 3.47546 85.0575 104.812 193.386 193.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 640 0.000512 1024 190 660 22528 3.27302 1.66317 19.0661 52.4252 76.5589 76.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000128 4096 250 3075 141184 23.0935 28.3538 1694.11 838.017 2583.65 2583.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 3.2e-05 512 480 2415 520704 30.5445 13.3611 911.381 417.756 1373.27 1373.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000128 2048 230 1305 137088 18.0228 14.3607 475.184 419.337 927.007 927.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 420 3.2e-05 4096 140 1920 168192 25239 6085.68 3200.86 179739 214278 214289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.001024 1024 330 1275 15552 0.722944 0.696192 21.6247 26.327 49.4405 49.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.001024 1024 50 1185 10944 1.23664 0.692224 16.7586 26.1414 44.9286 45.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 0.001024 512 60 255 19008 0.36352 2.62349 13.226 16.2549 16.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.001024 2048 130 645 18288 1.37011 25.3112 52.5477 79.2721 79.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000512 2048 140 1260 36072 3.48138 97.8466 104.874 206.244 206.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 640 0.000512 1024 190 660 21888 3.28058 1.63946 21.1704 52.0627 78.2736 78.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000128 4096 250 3075 141120 23.1465 28.4037 1903.72 838.506 2793.85 2793.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 3.2e-05 512 480 2415 527360 30.2987 13.3892 903.065 419.073 1366.05 1366.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000128 2048 230 1305 136960 18.0192 14.3624 465.06 419.127 916.672 916.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 420 3.2e-05 4096 140 1920 168960 22776.8 5493.23 3015.9 162261 193560 193569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.001024 1024 330 1275 15360 0.717632 0.693792 20.8182 26.1997 48.5017 48.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.001024 1024 50 1185 10560 1.2329 0.688128 15.8632 26.0448 43.9326 44.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 0.001024 512 60 255 18960 0.363584 2.57024 13.1841 16.1592 16.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.001024 2048 130 645 18240 1.37213 24.6971 52.3892 78.502 78.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000512 2048 140 1260 36080 3.48438 95.5794 104.813 203.918 203.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 640 0.000512 1024 190 660 21760 3.2623 1.63021 20.5706 51.7576 77.3476 77.4574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000128 4096 250 3075 141120 23.1219 28.3711 1858.26 838.08 2747.91 2747.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 3.2e-05 512 480 2415 522240 30.0913 13.2916 956.774 416.661 1417.04 1417.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000128 2048 230 1305 136704 17.953 14.3343 494.081 418.793 945.265 945.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 3.2e-05 512 480 2415 518400 30.5385 15.6307 936.477 416.52 1399.39 1399.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000128 2048 230 1305 136800 18.0939 14.3667 490.219 418.751 941.533 941.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 3.2e-05 512 480 2415 523264 30.4538 13.3776 952.709 418.771 1415.53 1415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000128 2048 230 1305 136640 17.9934 14.4599 494.121 418.882 945.554 945.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 3.2e-05 4096 140 1920 168448 16208.5 3917.09 2174.84 115793 138102 138109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.001024 1024 330 1275 15232 0.715456 0.693472 22.0248 26.1404 49.647 49.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.001024 1024 50 1185 10752 1.23709 0.69056 17.238 26.1518 45.4225 45.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 0.001024 512 60 255 18928 0.362848 2.75866 13.1955 16.3593 16.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.001024 2048 130 645 18144 1.36643 26.2571 52.2616 79.929 79.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000512 2048 140 1260 36064 3.4857 101.599 104.944 210.073 210.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 640 0.000512 1024 190 660 21504 3.28352 1.64435 21.7196 52.0152 78.7918 78.9083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000128 4096 250 3075 141120 23.0871 28.3648 1975.78 838.8 2866.11 2866.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 3.2e-05 512 480 2415 522240 30.4379 13.3669 933.32 417.669 1395.02 1395.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000128 2048 230 1305 136800 18.0287 14.3751 485.288 419.085 936.88 936.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 3.2e-05 512 480 2415 524288 30.2756 13.3443 894.327 417.777 1355.95 1356.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000128 2048 230 1305 136192 17.964 14.3306 463.015 417.929 913.341 913.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 3.2e-05 512 480 2415 516096 29.9735 13.1453 1031.42 412.682 1487.44 1487.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000128 2048 230 1305 136704 17.9764 14.3376 540.919 419.141 992.481 992.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 3.2e-05 512 480 2415 512000 30.3886 13.1794 1041.44 412.25 1497.47 1497.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000128 2048 230 1305 136800 18.0613 14.42 541.526 418.961 993.078 993.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 3.2e-05 512 480 2415 524288 30.2555 13.3427 947.957 417.819 1409.59 1409.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000128 2048 230 1305 136192 17.9835 14.3708 492.539 418.229 943.225 943.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 3.2e-05 512 480 2420 526336 30.3491 13.373 725.256 419.411 1188.61 1188.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1290 0.000128 2048 230 1320 136704 17.9954 14.3729 381.548 419.353 833.369 833.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 420 3.2e-05 4096 140 1920 168960 18939.8 4576.88 3458.64 135473 162459 162467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1230 0.001024 1024 330 1280 15488 0.718688 0.694272 16.6277 26.2907 44.402 44.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.001024 1024 50 1180 11136 1.23792 0.69424 13.0132 26.309 41.3543 41.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 0.001024 512 60 260 19040 0.364448 2.07053 13.2229 15.6972 15.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 0.001024 2048 130 640 18336 1.36685 19.3069 52.5357 73.2525 73.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 0.000512 2048 140 1260 36128 3.4816 76.4998 104.9 184.924 184.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 640 0.000512 1024 190 660 22528 3.26416 1.66512 16.8343 52.4306 74.3197 74.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000128 4096 250 3080 141120 23.0646 28.327 1519.8 838.512 2409.78 2409.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 3.2e-05 512 480 2420 527360 30.3588 13.3942 823.088 419.19 1286.26 1286.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000128 2048 230 1320 136640 18.0931 14.3706 427.692 419.036 879.3 879.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 420 3.2e-05 4096 140 1920 168960 22810.7 5499.12 3627.02 162253 194202 194212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.001024 1024 330 1280 15440 0.721248 0.695072 18.9013 26.2573 46.648 46.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.001024 1024 50 1180 11040 1.23654 0.692672 14.7214 26.1604 42.911 43.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 0.001024 512 60 260 19040 0.364544 2.38467 13.2186 16.0139 16.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 0.001024 2048 130 640 18320 1.37011 22.0066 52.4722 75.8936 75.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000512 2048 140 1260 36120 3.48182 87.4066 104.814 195.746 195.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 640 0.000512 1024 190 660 22080 3.28333 1.64858 18.7523 52.1363 75.9433 76.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000128 4096 250 3080 141120 23.2015 28.418 1713.49 837.894 2603.08 2603.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 3.2e-05 512 480 2420 525312 30.3985 13.3832 763.292 418.373 1225.68 1225.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000128 2048 230 1320 136512 18.027 14.4028 399.499 418.869 850.904 851.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 420 3.2e-05 4096 140 1920 167424 37673 9065.7 3009.58 267629 317397 317414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.001024 1024 330 1280 15360 0.718848 0.695296 17.5728 26.2099 45.2668 45.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.001024 1024 50 1180 11136 1.23318 0.693728 13.901 26.2136 42.1376 42.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 0.001024 512 60 260 19008 0.363648 2.19808 13.2018 15.8064 15.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.001024 2048 130 640 18288 1.36928 20.5461 52.4084 74.3708 74.4286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000512 2048 140 1260 36096 3.47866 81.1562 104.768 189.447 189.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 640 0.000512 1024 190 660 22272 3.27392 1.65184 17.6461 52.2343 74.9502 75.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000128 4096 250 3080 141120 23.1348 28.3791 1589.53 838.085 2479.21 2479.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 3.2e-05 512 480 2420 523264 30.5589 13.3839 773.855 418.779 1236.79 1236.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000128 2048 230 1320 136640 18.0875 14.3577 406.529 419.389 858.461 858.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 420 3.2e-05 4096 140 1920 166656 32125.9 7758.96 3150.95 229098 272151 272165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.001024 1024 330 1280 15344 0.720896 0.692224 17.9801 26.2187 45.6847 45.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.001024 1024 50 1180 10976 1.23149 0.69168 14.0451 26.0797 42.1478 42.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 0.001024 512 60 260 18984 0.36928 2.24947 13.2035 15.866 15.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.001024 2048 130 640 18312 1.37088 21.0596 52.5455 75.0185 75.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000512 2048 140 1260 36120 3.49654 82.2971 104.954 190.791 190.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 640 0.000512 1024 190 660 22400 3.29565 1.66707 18.2134 52.5507 75.8545 75.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000128 4096 250 3080 141008 23.1831 28.3809 1610.65 838.58 2500.87 2500.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 3.2e-05 512 480 2420 524288 30.3039 13.3367 739.495 418.104 1201.47 1201.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000128 2048 230 1320 136704 18.0298 14.3462 412.35 419.481 864.309 864.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 420 3.2e-05 4096 140 1920 167936 28294.9 6825.5 2772.1 202000 239908 239921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.001024 1024 330 1280 15488 0.722016 0.695584 18.0391 26.3366 45.8642 45.9396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.001024 1024 50 1180 11008 1.24314 0.695136 14.1305 26.3502 42.5216 42.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 0.001024 512 60 260 19008 0.363488 2.18272 13.2302 15.8186 15.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.001024 2048 130 640 18304 1.37216 20.432 52.5434 74.3883 74.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000512 2048 140 1260 36096 3.48365 81.9487 104.914 190.39 190.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 640 0.000512 1024 190 660 22528 3.27462 1.66454 18.5223 52.4754 76.0631 76.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000128 4096 250 3080 141056 23.0912 28.3484 1639.7 838.798 2530.02 2530.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 3.2e-05 512 480 2420 520704 30.5154 13.3623 958.514 417.706 1420.32 1420.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000128 2048 230 1320 136512 18.059 14.379 503.148 419.285 954.976 955.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 420 3.2e-05 4096 140 1920 168192 25233.9 6085.02 3392.55 179722 214447 214458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.001024 1024 330 1280 15408 0.720896 0.692544 22.7902 26.3227 50.5988 50.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.001024 1024 50 1180 10944 1.23738 0.692224 17.5395 26.1418 45.71 45.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 0.001024 512 60 260 19008 0.364384 2.83238 13.2274 16.4679 16.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.001024 2048 130 640 18288 1.3712 26.5156 52.5132 80.4413 80.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000512 2048 140 1260 36072 3.47504 102.692 104.862 211.07 211.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 640 0.000512 1024 190 660 21888 3.27789 1.6425 22.2085 52.0486 79.3048 79.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000128 4096 250 3080 140976 23.1276 28.416 1992.96 838.414 2882.99 2883.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 3.2e-05 512 480 2420 516096 30.3189 13.2165 664.517 414.389 1122.67 1122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000128 2048 230 1320 136512 18.0301 14.4016 350.864 419.199 802.602 802.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 3.2e-05 512 480 2420 527360 30.2675 13.3931 935.263 419.542 1398.7 1398.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000128 2048 230 1320 136640 18.0227 14.4134 484.404 419.484 936.431 936.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 3.2e-05 4096 140 1920 168960 22770 5492.89 3171.79 162400 193847 193858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.001024 1024 330 1280 15360 0.718848 0.692608 21.7641 26.2223 49.4684 49.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.001024 1024 50 1180 10880 1.22928 0.689024 16.7462 26.0223 44.7849 44.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 0.001024 512 60 260 18960 0.364032 2.73155 13.2015 16.3382 16.4027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.001024 2048 130 640 18240 1.3671 25.4052 52.4092 79.2223 79.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000512 2048 140 1260 36080 3.48339 98.519 104.905 206.948 207.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 640 0.000512 1024 190 660 21760 3.26259 1.62669 21.185 51.8037 78.007 78.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000128 4096 250 3080 141120 23.0793 28.3778 1941.19 838.808 2831.53 2831.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 3.2e-05 512 480 2420 522240 30.5799 13.3727 655.069 419.156 1118.4 1118.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000128 2048 230 1320 135680 17.9451 14.4097 338.454 417.649 788.557 788.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 3.2e-05 512 480 2420 522240 30.0899 13.2917 873.162 416.36 1333.13 1333.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000128 2048 230 1320 136320 17.9744 14.5 454.091 418.503 905.176 905.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 3.2e-05 512 480 2420 516096 29.9913 13.1426 618.764 412.307 1074.42 1074.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000128 2048 230 1320 135936 18.0053 14.3381 322.534 418.754 773.73 773.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 3.2e-05 512 480 2420 518400 30.5152 13.3329 891.689 416.598 1352.36 1352.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000128 2048 230 1320 136400 18.1256 14.3968 471.928 418.817 923.366 923.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 3.2e-05 512 480 2420 512000 30.3772 13.1698 625.046 412.665 1081.48 1081.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000128 2048 230 1320 136000 18.1073 14.379 332.631 419.377 784.594 784.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 3.2e-05 512 480 2420 523264 30.4439 13.3786 1151.81 418.482 1614.34 1614.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000128 2048 230 1320 136192 18.0166 14.3584 601.909 418.586 1052.97 1053.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 3.2e-05 512 480 2420 516096 30.152 13.1895 750.905 413.624 1208.09 1208.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000128 2048 230 1320 136192 17.9882 14.3378 391.958 418.762 843.15 843.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 3.2e-05 512 480 2420 522240 30.4246 13.3651 1105.52 417.362 1566.9 1567.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000128 2048 230 1320 136320 18.0592 14.4015 575.772 418.773 1027.11 1027.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 3.2e-05 512 480 2420 506880 30.6656 13.1591 724.459 412.327 1180.84 1181.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000128 2048 230 1320 135360 17.9961 14.3443 388.709 417.995 839.147 839.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 3.2e-05 512 480 2420 524288 30.2652 13.3427 1074.87 417.743 1536.45 1536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000128 2048 230 1320 136192 17.94 14.4174 558.209 417.878 1008.55 1008.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 3.2e-05 512 480 2420 524288 30.2663 13.3449 721.419 417.883 1183.14 1183.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000128 2048 230 1320 136192 17.9814 14.3372 377.445 418.298 828.165 828.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 3.2e-05 512 480 2420 516096 29.9821 13.142 918.683 412.631 1374.67 1374.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000128 2048 230 1320 135936 18.0181 14.4568 486.702 419.098 938.38 938.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 3.2e-05 512 480 2420 516096 29.9807 13.1501 653.209 412.806 1109.37 1109.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000128 2048 230 1320 135168 17.9943 14.3308 341.694 417.594 791.719 791.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 3.2e-05 512 480 2420 512000 30.3785 13.1703 964.762 412.689 1421.22 1421.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000128 2048 230 1320 136000 18.0973 14.3764 504.839 419.399 956.814 956.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 3.2e-05 512 480 2420 512000 30.3245 13.1625 705.812 412.489 1162.01 1162.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000128 2048 230 1320 134400 18.0494 14.3478 354.049 417.491 804.037 804.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 3.2e-05 512 480 2424 526336 30.3121 13.372 716.633 419.054 1179.59 1179.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1290 0.000128 2048 230 1320 136960 17.9855 14.333 376.21 419.008 827.639 827.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 420 3.2e-05 4096 140 1920 168960 18942.8 4576.52 3254.18 135362 162145 162153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1230 0.001024 1024 330 1272 15616 0.719936 0.697792 16.5142 26.2698 44.2737 44.3501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.001024 1024 50 1176 11136 1.23699 0.69632 13.0113 26.2818 41.3255 41.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 0.001024 512 60 264 19040 0.365696 2.10554 13.2228 15.7367 15.7945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 0.001024 2048 130 648 18304 1.37011 19.4747 52.4473 73.3349 73.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.000512 2048 140 1248 36160 3.48963 74.9981 104.83 183.361 183.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 640 0.000512 1024 190 672 22272 3.27606 1.66317 16.8379 52.3836 74.2875 74.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000128 4096 250 3072 141184 23.0502 28.33 1498.48 837.848 2387.78 2387.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 3.2e-05 512 480 2424 524800 30.5863 13.3942 759.405 419.114 1222.73 1222.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000128 2048 230 1320 136960 18.0756 14.4261 398.137 419.082 849.826 849.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 420 3.2e-05 4096 140 1920 168960 22820.9 5499.26 3024.56 162272 193630 193640
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.001024 1024 330 1272 15600 0.722784 0.709504 17.527 26.2614 45.2898 45.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.001024 1024 50 1176 11040 1.23725 0.691456 13.7283 26.1651 41.921 42.0106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 0.001024 512 60 264 19000 0.379232 2.22211 13.1969 15.8409 15.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 0.001024 2048 130 648 18280 1.36909 20.7276 52.4136 74.5511 74.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000512 2048 140 1248 36160 3.49309 79.9219 104.862 188.321 188.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 640 0.000512 1024 190 672 22080 3.28189 1.65062 17.7316 52.1439 74.9358 75.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000128 4096 250 3072 141200 23.1856 28.4034 1581.03 837.994 2470.69 2470.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 3.2e-05 512 480 2424 525312 30.3533 13.3718 754.471 422.471 1220.9 1221.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000128 2048 230 1320 136896 17.9927 14.3524 392.981 422.979 848.408 848.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 420 3.2e-05 4096 140 1920 167424 37663.9 9065.59 3127.96 270275 320152 320168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.001024 1024 330 1272 15552 0.718848 0.69632 17.4473 26.4601 45.3913 45.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.001024 1024 50 1176 11136 1.23248 0.694272 13.8221 26.4706 42.3195 42.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 0.001024 512 60 264 19008 0.362496 2.23626 13.3327 15.9713 16.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.001024 2048 130 648 18288 1.36886 20.7416 52.9627 75.1186 75.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000512 2048 140 1248 36144 3.49821 79.0892 105.854 188.483 188.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 640 0.000512 1024 190 672 22272 3.27024 1.65274 17.7319 52.7425 75.5409 75.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000128 4096 250 3072 141216 23.1189 28.3721 1556.99 846.316 2454.87 2454.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 3.2e-05 512 480 2424 522240 30.1073 13.2977 485.225 416.699 945.558 945.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000128 2048 230 1320 136704 17.9632 14.3394 252.77 418.825 704 704.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 3.2e-05 512 480 2424 523264 30.5204 13.3919 868.666 418.289 1331.1 1331.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000128 2048 230 1320 136864 18.0674 14.3559 453.154 418.886 904.563 904.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 420 3.2e-05 4096 140 1920 168448 16230.1 3921.52 3605.82 115634 139400 139407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.001024 1024 330 1272 15568 0.71904 0.692352 20.3955 26.1867 48.0635 48.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.001024 1024 50 1176 10976 1.2329 0.689152 15.8729 26.0511 43.9479 44.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 0.001024 512 60 264 18984 0.362656 2.59891 13.191 16.1959 16.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.001024 2048 130 648 18256 1.36429 24.0407 52.3715 77.8199 77.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000512 2048 140 1248 36120 3.48301 91.2548 104.761 199.542 199.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 640 0.000512 1024 190 672 22400 3.29574 1.66752 20.6694 52.4861 78.2499 78.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000128 4096 250 3072 141120 23.139 28.3888 1801.11 837.614 2690.33 2690.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 3.2e-05 512 480 2424 523264 30.4707 13.3794 550.136 418.414 1012.62 1012.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000128 2048 230 1320 136640 17.98 14.3707 288.591 418.525 739.567 739.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 420 3.2e-05 4096 140 1920 168448 16215.7 3917.37 3659.51 115690 139491 139499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.001024 1024 330 1272 15456 0.7168 0.690176 12.9709 26.1181 40.568 40.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.001024 1024 50 1176 10752 1.23904 0.68976 9.91818 26.1323 38.0784 38.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 0.001024 512 60 264 18928 0.369056 1.67738 13.1936 15.2827 15.3395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.001024 2048 130 648 18144 1.36355 15.2834 52.2297 68.9188 68.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000512 2048 140 1248 36064 3.4775 57.9503 104.782 166.253 166.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 640 0.000512 1024 190 672 21504 3.28154 1.65888 12.8417 51.9732 69.8836 69.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000128 4096 250 3072 141120 23.0852 28.3814 1134.11 838.087 2023.74 2023.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 3.2e-05 512 480 2424 524288 30.2649 13.3401 791.731 417.669 1253.23 1253.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000128 2048 230 1320 136960 17.9789 14.3366 441.845 419.056 893.32 893.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 420 3.2e-05 4096 140 1920 167936 28278.9 6824.8 3106.45 201800 240025 240038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.001024 1024 330 1272 15616 0.72256 0.696864 19.3799 26.3136 47.186 47.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.001024 1024 50 1176 11008 1.24266 0.6976 15.1752 26.3227 43.5396 43.6347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 0.001024 512 60 264 19008 0.364544 2.42506 13.224 16.0548 16.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.001024 2048 130 648 18240 1.36294 22.4673 52.3593 76.2327 76.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000512 2048 140 1248 36096 3.47546 87.5458 104.733 195.797 195.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 640 0.000512 1024 190 672 22016 3.29318 1.67322 19.8057 52.4291 77.328 77.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000128 4096 250 3072 141184 23.0724 28.3425 1748.52 837.944 2637.95 2638.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 3.2e-05 512 480 2424 524288 30.2758 13.3437 514.436 417.789 976.07 976.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000128 2048 230 1320 136192 17.9625 14.3392 293.349 417.923 743.675 743.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 3.2e-05 512 480 2424 520704 30.5088 13.3713 916.245 417.663 1378.01 1378.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000128 2048 230 1320 136800 18.0434 14.354 481.878 419.236 933.616 933.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 420 3.2e-05 4096 140 1920 168192 25240.5 6085.13 3025.86 179698 214063 214074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.001024 1024 330 1272 15552 0.722944 0.693216 21.7267 26.3221 49.5366 49.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.001024 1024 50 1176 10944 1.23872 0.692096 16.8247 26.1374 44.9906 45.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 0.001024 512 60 264 18936 0.362496 2.7425 13.183 16.3306 16.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.001024 2048 130 648 18216 1.36557 25.6156 52.3571 79.38 79.4361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000512 2048 140 1248 36072 3.47824 97.4278 104.774 205.723 205.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 640 0.000512 1024 190 672 21888 3.27926 1.64291 21.5887 52.0388 78.6804 78.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000128 4096 250 3072 141120 23.1197 28.4037 1911.37 838.302 2801.27 2801.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 3.2e-05 512 480 2424 516096 30.3164 13.2155 641.911 414.316 1099.99 1100.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000128 2048 230 1320 136512 18.0122 14.4179 337.828 419.126 789.49 789.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 3.2e-05 512 480 2424 522240 30.6297 13.3919 876.549 419.486 1340.29 1340.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000128 2048 230 1320 136960 18.0016 14.4472 457.864 419.543 909.958 910.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 3.2e-05 4096 140 1920 168960 22752.3 5492.7 2056.47 162421 192735 192744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.001024 1024 330 1272 15520 0.717248 0.692224 20.55 26.2296 48.2583 48.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.001024 1024 50 1176 10880 1.22832 0.689824 15.8197 26.0321 43.8692 43.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 0.001024 512 60 264 18960 0.363936 2.61392 13.2094 16.2288 16.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.001024 2048 130 648 18240 1.36835 24.2564 52.4554 78.1243 78.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000512 2048 140 1248 36080 3.4775 92.3604 104.842 200.725 200.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 640 0.000512 1024 190 672 21760 3.26179 1.62842 20.535 51.8138 77.3667 77.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000128 4096 250 3072 141120 23.0804 28.3699 1821.02 838.89 2711.43 2711.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 3.2e-05 512 480 2424 522240 30.5749 13.3682 632.224 419.474 1095.87 1096.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000128 2048 230 1320 136320 17.904 14.4381 328.303 417.985 778.734 778.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 3.2e-05 512 480 2424 522240 30.074 13.2997 1116.22 416.408 1576.23 1576.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000128 2048 230 1320 136704 17.9403 14.3367 584.824 418.543 1035.75 1035.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 3.2e-05 512 480 2424 516096 29.978 13.1553 722.831 412.359 1178.55 1178.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000128 2048 230 1320 136704 17.9833 14.3739 372.862 418.804 824.128 824.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 3.2e-05 512 480 2424 518400 30.521 13.3366 1092.39 416.587 1553.07 1553.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000128 2048 230 1320 136800 18.0838 14.3835 573.854 418.828 1025.26 1025.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 3.2e-05 512 480 2424 512000 30.3826 13.1748 728.845 412.303 1184.92 1185.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000128 2048 230 1320 136800 18.0586 14.3773 390.934 419.087 842.561 842.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 3.2e-05 512 480 2424 523264 30.436 13.3795 1076.76 418.788 1539.58 1539.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000128 2048 230 1320 136640 17.971 14.3548 562.088 418.903 1013.42 1013.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 3.2e-05 4096 140 1920 168448 16205.6 3917.17 2454.25 115795 138381 138388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.001024 1024 330 1272 15456 0.717824 0.690176 25.3703 26.1424 52.9903 53.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.001024 1024 50 1176 10752 1.24038 0.691232 19.3004 26.1536 47.4845 47.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 0.001024 512 60 264 18928 0.360448 3.25222 13.206 16.8608 16.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.001024 2048 130 648 18144 1.35603 29.722 52.2799 83.4005 83.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000512 2048 140 1248 36064 3.47955 113.512 104.879 221.912 221.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 640 0.000512 1024 190 672 21504 3.27853 1.6425 24.8173 52.0189 81.8816 81.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000128 4096 250 3072 141120 23.0861 28.3687 2233.5 838.845 3123.88 3123.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 3.2e-05 512 480 2424 516096 30.1391 13.1932 705.393 413.986 1162.93 1163.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000128 2048 230 1320 136192 17.9856 14.3449 371.614 419.132 823.178 823.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 3.2e-05 512 480 2424 522240 30.413 13.3688 1051.21 417.319 1512.54 1512.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000128 2048 230 1320 136800 18.0321 14.4257 547.062 418.74 998.364 998.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 3.2e-05 512 480 2424 506880 30.6546 13.1608 660.499 412.41 1116.95 1117.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000128 2048 230 1320 136320 17.958 14.3528 352.743 417.909 803.066 803.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 3.2e-05 512 480 2424 524288 30.2507 13.3468 1002.15 417.647 1463.62 1463.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000128 2048 230 1320 136192 17.9563 14.3794 520.352 417.793 970.583 970.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 3.2e-05 512 480 2424 524288 30.2617 13.3446 679.235 417.835 1140.91 1141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000128 2048 230 1320 136192 17.989 14.4294 350.57 418.244 801.338 801.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 3.2e-05 512 480 2425 526336 30.2876 13.3741 813.945 419.069 1276.9 1277.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1290 0.000128 2048 230 1325 136448 17.9969 14.4395 428.418 419.012 879.978 880.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 420 3.2e-05 4096 140 1925 167936 28256 6823 3580.01 201801 240475 240486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1230 0.001024 1024 330 1275 15616 0.718944 0.694272 18.8098 26.2716 46.567 46.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.001024 1024 50 1175 11136 1.2361 0.696672 14.7137 26.2814 43.028 43.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 0.001024 512 60 250 19040 0.363648 2.26304 13.202 15.872 15.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 0.001024 2048 130 650 18304 1.36806 22.2208 52.4566 76.0859 76.1441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.000512 2048 140 1250 36160 3.48979 85.8253 104.843 194.201 194.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 640 0.000512 1024 190 675 21760 3.2959 1.66262 18.9613 52.385 76.4372 76.5583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000128 4096 250 3075 141184 23.0426 28.3236 1691.31 837.846 2580.6 2580.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 3.2e-05 512 480 2425 524800 30.581 13.4023 733.419 418.949 1196.57 1196.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000128 2048 230 1325 136480 18.1156 14.4293 386.215 418.916 837.78 837.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 420 3.2e-05 4096 140 1925 167680 45249.5 10915.8 3024.88 321975 381189 381208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.001024 1024 330 1275 15600 0.720896 0.692 16.9021 26.2526 44.6399 44.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.001024 1024 50 1175 11040 1.23571 0.69072 13.1773 26.152 41.3531 41.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 0.001024 512 60 250 19040 0.36256 2.02634 13.2031 15.6351 15.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 0.001024 2048 130 650 18280 1.3695 19.9885 52.4008 73.8016 73.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000512 2048 140 1250 36160 3.48829 77.2895 104.828 185.65 185.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 640 0.000512 1024 190 675 21760 3.29238 1.64227 16.992 52.1212 74.1764 74.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000128 4096 250 3075 141200 23.1813 28.3853 1522.76 837.651 2412.05 2412.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 3.2e-05 512 480 2425 522240 30.6687 13.3876 474.098 419.478 937.853 938.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1290 0.000128 2048 230 1325 136320 18.0576 14.3484 249.663 419.521 701.696 701.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 3.2e-05 512 480 2425 525312 30.3488 13.3828 782.706 418.437 1245.1 1245.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000128 2048 230 1325 136320 18.0292 14.4834 409.216 418.934 860.771 860.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 3.2e-05 512 480 2425 522240 30.1185 13.2919 502.795 416.696 963.124 963.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000128 2048 230 1325 135936 17.9995 14.3459 264.055 418.833 715.338 715.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 3.2e-05 512 480 2425 523264 30.502 13.3896 834.754 418.388 1297.26 1297.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000128 2048 230 1325 136416 18.0736 14.3606 438.423 418.996 889.956 890.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 420 3.2e-05 4096 140 1925 166656 32107.6 7759.25 3486.84 228887 272258 272272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.001024 1024 330 1275 15456 0.718528 0.693984 19.4649 26.1948 47.1431 47.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.001024 1024 50 1175 10976 1.23104 0.688128 15.1052 26.0558 43.1801 43.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 0.001024 512 60 250 19040 0.363616 2.36301 13.2143 15.9824 16.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.001024 2048 130 650 18256 1.36752 23.3097 52.3955 77.116 77.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000512 2048 140 1250 36120 3.47882 87.786 104.802 196.109 196.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 640 0.000512 1024 190 675 21952 3.31632 1.66909 19.7694 52.5004 77.3822 77.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000128 4096 250 3075 141120 23.1506 28.3877 1735.66 837.811 2625.08 2625.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 3.2e-05 512 480 2425 523264 30.4757 13.3788 531.581 418.766 994.421 994.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000128 2048 230 1325 136192 18.0049 14.3547 280.346 418.874 731.684 731.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 3.2e-05 512 480 2425 524288 30.2734 13.3468 825.593 417.964 1287.41 1287.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000128 2048 230 1325 136448 18.0294 14.4948 459.049 419.361 911.035 911.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 420 3.2e-05 4096 140 1925 167936 28288 6825.13 3096.25 201923 240148 240160
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.001024 1024 330 1275 15616 0.718848 0.69632 20.3612 26.326 48.174 48.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.001024 1024 50 1175 11008 1.24262 0.698368 15.7977 26.3387 44.1756 44.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 0.001024 512 60 250 19008 0.36336 2.39002 13.2084 16.0068 16.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.001024 2048 130 650 18240 1.36618 23.6093 52.4099 77.4279 77.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000512 2048 140 1250 36096 3.47136 91.3815 104.819 199.713 199.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 640 0.000512 1024 190 675 21504 3.31635 1.6688 20.3819 52.4562 77.9534 78.0617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000128 4096 250 3075 141184 23.0733 28.3388 1799.02 838.54 2689.05 2689.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 3.2e-05 512 480 2425 524288 30.2871 13.3423 533.578 418.136 995.563 995.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000128 2048 230 1325 135680 17.9889 14.3375 304.649 418.278 755.357 755.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 3.2e-05 512 480 2425 520704 30.5212 13.3673 921.686 417.67 1383.47 1383.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000128 2048 230 1325 136224 18.0736 14.3626 483.479 419.245 935.263 935.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 3.2e-05 512 480 2425 516096 30.2866 13.2178 656.445 414.315 1114.49 1114.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000128 2048 230 1325 135936 18.0692 14.4222 345.114 419.126 796.841 796.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 3.2e-05 512 480 2425 522240 30.5936 13.3934 892.527 419.076 1355.82 1355.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000128 2048 230 1325 136320 18.022 14.443 468.756 419.133 920.461 920.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 3.2e-05 512 480 2425 522240 30.5675 13.3734 632.055 419.143 1095.36 1095.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000128 2048 230 1325 135680 17.9462 14.3565 329.589 417.627 779.624 779.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 3.2e-05 512 480 2425 522240 30.0772 13.2935 1095.17 416.414 1555.18 1555.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000128 2048 230 1325 135936 17.99 14.42 570.129 418.538 1021.18 1021.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 3.2e-05 512 480 2425 516096 29.9709 13.1502 728.342 412.299 1183.99 1184.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000128 2048 230 1325 135936 18.0131 14.3354 383.601 418.75 834.8 834.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 3.2e-05 512 480 2425 518400 30.5299 13.3389 1083.49 416.513 1544.1 1544.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000128 2048 230 1325 136000 18.131 14.3752 570.115 418.742 1021.47 1021.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 3.2e-05 512 480 2425 512000 30.378 13.1706 716.24 412.646 1172.66 1172.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000128 2048 230 1325 136000 18.115 14.3708 385.083 419.381 837.052 837.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 3.2e-05 512 480 2425 523264 30.4458 13.3786 1053.11 418.763 1515.92 1516.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000128 2048 230 1325 136192 18.0141 14.3656 554.572 418.869 1005.92 1006.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 3.2e-05 512 480 2425 516096 30.1516 13.1864 689.61 413.739 1146.92 1147.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000128 2048 230 1325 136192 17.9855 14.3319 365.314 418.884 816.623 816.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 3.2e-05 512 480 2425 522240 30.4112 13.3653 1022.9 417.393 1484.29 1484.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000128 2048 230 1325 136320 18.0401 14.3527 538.506 418.804 989.804 989.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 3.2e-05 512 480 2425 506880 30.6644 13.1611 665.742 412.303 1122.09 1122.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000128 2048 230 1325 135360 18.0018 14.3771 353.99 417.826 804.295 804.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 3.2e-05 512 480 2425 524288 30.2606 13.3453 985.002 417.739 1446.58 1446.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000128 2048 230 1325 135680 17.9855 14.3752 511.672 417.885 962.026 962.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 3.2e-05 512 480 2425 524288 30.2679 13.346 695.682 417.829 1157.35 1157.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000128 2048 230 1325 135168 18.0506 14.3532 360.459 418.238 811.203 811.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 3.2e-05 512 480 2432 526336 30.324 13.3707 712.78 419.447 1176.15 1176.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 0.000128 2048 230 1312 136960 17.9747 14.3718 371.805 419.401 823.653 823.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 3.2e-05 512 480 2432 524288 30.254 13.3398 458.225 418.104 920.143 920.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1290 0.000128 2048 230 1312 136960 18.0564 14.4238 583.029 419.478 1035.09 1035.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 3.2e-05 512 480 2432 524800 30.5216 13.4069 730.613 419.369 1194.13 1194.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000128 2048 230 1312 136960 18.0713 14.3776 378.61 419.338 830.501 830.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 3.2e-05 512 480 2432 522240 30.6398 13.3878 468.644 419.439 932.334 932.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000128 2048 230 1312 136960 18.0161 14.3565 242.869 419.482 694.827 694.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 3.2e-05 512 480 2432 525312 30.3032 13.3777 787.734 418.311 1249.95 1250.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000128 2048 230 1312 136896 17.9798 14.4337 410.231 418.81 861.565 861.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 3.2e-05 512 480 2432 522240 30.0612 13.2911 507.791 416.328 967.694 967.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000128 2048 230 1312 136704 17.9428 14.3483 262.921 418.465 713.778 713.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 3.2e-05 512 480 2432 523264 30.5383 13.3919 773.665 418.443 1236.26 1236.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000128 2048 230 1312 136864 18.0487 14.4008 404.135 419.043 855.73 855.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 3.2e-05 512 480 2432 523264 30.4469 13.3756 495.901 418.764 958.713 958.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000128 2048 230 1312 136640 17.9773 14.3667 258.799 418.875 710.123 710.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 3.2e-05 512 480 2432 516096 31.0795 13.392 403.987 418.455 867.137 867.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000128 2048 230 1312 136416 18.0548 14.5004 213.468 418.666 664.792 664.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 3.2e-05 512 480 2432 524288 30.272 13.338 749.917 418.047 1211.79 1211.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000128 2048 230 1312 136960 17.9891 14.3727 411.03 419.446 862.942 863.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 3.2e-05 512 480 2432 524288 30.261 13.3404 481.007 417.803 942.637 942.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000128 2048 230 1312 136192 17.9532 14.5006 276.43 417.949 726.933 727.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 3.2e-05 512 480 2432 516096 30.0028 13.1458 398.206 412.283 853.862 854.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000128 2048 230 1312 136704 17.9774 14.4115 231.184 418.725 682.405 682.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 3.2e-05 512 480 2432 520704 30.4882 13.3646 1112.27 417.753 1574.09 1574.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000128 2048 230 1312 136800 18.033 14.3728 583.057 419.332 1034.9 1034.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 3.2e-05 512 480 2432 516096 30.2957 13.2147 717.234 414.241 1175.21 1175.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000128 2048 230 1312 136512 18.0186 14.4425 366.068 419.058 817.689 817.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 3.2e-05 512 480 2432 511488 31.2532 13.3632 588.793 417.811 1051.45 1051.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000128 2048 230 1312 135648 18.056 14.3727 300.545 418.138 751.211 751.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 3.2e-05 512 480 2432 522240 30.5983 13.3878 1052.86 419.429 1516.5 1516.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000128 2048 230 1312 136960 17.995 14.366 543.553 419.47 995.49 995.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 3.2e-05 512 480 2432 522240 30.5596 13.3757 702.084 419.202 1165.44 1165.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000128 2048 230 1312 136320 17.8989 14.3298 365.444 417.696 815.47 815.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 3.2e-05 512 480 2432 506880 30.6436 13.1623 576.533 412.378 1032.94 1033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000128 2048 230 1312 136320 17.9528 14.3628 305.774 417.899 756.092 756.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 3.2e-05 512 480 2432 522240 30.062 13.2916 989.649 416.255 1449.48 1449.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000128 2048 230 1312 136704 17.9428 14.3913 515.561 418.393 966.387 966.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 3.2e-05 512 480 2432 516096 29.9831 13.1461 651.265 412.639 1107.26 1107.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000128 2048 230 1312 136704 17.9681 14.3436 334.472 419.108 785.994 786.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 3.2e-05 512 480 2432 497664 30.6919 13.0572 537.828 408.182 989.983 990.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000128 2048 230 1312 135936 17.9647 14.3504 290.928 417.905 741.253 741.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 3.2e-05 512 480 2432 518400 30.5182 13.3396 973.708 416.586 1434.37 1434.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000128 2048 230 1312 136800 18.0743 14.4159 507.738 418.818 959.148 959.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 3.2e-05 512 480 2432 512000 30.3825 13.1666 671.598 412.599 1127.97 1128.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000128 2048 230 1312 136800 18.0559 14.4568 352.256 419.369 804.241 804.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 3.2e-05 512 480 2432 499200 31.4028 13.1884 544.993 412.659 1002.47 1002.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000128 2048 230 1312 135600 17.9956 14.3626 290.976 416.369 739.811 739.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 3.2e-05 512 480 2432 523264 30.4374 13.3796 954.483 418.415 1416.94 1417.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000128 2048 230 1312 136640 17.9692 14.3503 491.918 418.526 942.866 942.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 3.2e-05 512 480 2432 516096 30.1428 13.185 659.583 413.982 1117.11 1117.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000128 2048 230 1312 136192 17.9775 14.368 342.943 419.115 794.504 794.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 3.2e-05 512 480 2432 516096 31.3399 13.3714 545.886 418.582 1009.4 1009.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000128 2048 230 1312 135744 18.0901 14.3703 282.15 419.364 734.078 734.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 3.2e-05 512 480 2432 522240 30.4321 13.3692 919.74 417.707 1381.47 1381.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000128 2048 230 1312 136800 18.0311 14.4214 482.348 419.123 934.031 934.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 3.2e-05 512 480 2432 506880 30.6499 13.1552 647.395 412.355 1103.78 1103.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000128 2048 230 1312 136320 17.9608 14.4668 346.293 417.871 796.701 796.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 3.2e-05 512 480 2432 506880 31.614 13.3775 539.672 417.954 1002.85 1003.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000128 2048 230 1312 135360 18.1042 14.3816 284.239 418.575 735.406 735.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 3.2e-05 512 480 2432 524288 30.2594 13.3441 936.96 418.132 1398.92 1399.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000128 2048 230 1312 136192 17.9506 14.394 485.079 418.285 935.812 935.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 3.2e-05 512 480 2432 524288 30.2543 13.3412 641.614 418.225 1103.66 1103.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000128 2048 230 1312 136192 17.9855 14.4069 328.577 418.63 779.704 779.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 3.2e-05 512 480 2432 516096 29.9797 13.1442 563.643 412.4 1019.4 1019.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000128 2048 230 1312 135168 17.9895 14.3524 296.214 417.341 745.997 746.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 3.2e-05 512 480 2440 526336 30.2856 13.3757 730.019 419.407 1193.32 1193.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000128 2048 230 1320 136320 18.0041 14.3852 379.572 419.355 831.425 831.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 420 3.2e-05 4096 140 1920 168960 18945.6 4576.8 3195.13 135476 162203 162212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 0.001024 1024 330 1280 15488 0.718912 0.69632 16.9484 26.2889 44.7258 44.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.001024 1024 50 1200 10880 1.23795 0.695648 13.1796 26.3011 41.5118 41.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 0.001024 512 60 280 19008 0.364256 2.28736 13.2232 15.9164 15.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 0.001024 2048 130 640 18336 1.37018 19.714 52.5394 73.6651 73.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000512 2048 140 1280 36096 3.4832 78.2605 104.94 186.728 186.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 640 0.000512 1024 190 680 21760 3.29859 1.66298 17.278 52.4274 74.7965 74.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000128 4096 250 3080 141120 23.0439 28.3444 1507.12 838.548 2397.13 2397.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 3.2e-05 512 480 2440 524288 30.2894 13.3421 469.689 418.083 931.636 931.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1290 0.000128 2048 230 1320 136192 18.0468 14.3555 246.757 419.472 698.739 698.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 420 3.2e-05 4096 140 1920 167936 28299.4 6825.75 3221.5 202003 240365 240379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1230 0.001024 1024 330 1280 15488 0.721568 0.69632 11.0559 26.3415 38.8862 38.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.001024 1024 50 1200 10752 1.24765 0.698368 8.64739 26.3521 37.0436 37.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 0.001024 512 60 280 18944 0.364 1.50019 13.2084 15.1138 15.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 0.001024 2048 130 640 18304 1.37216 12.8799 52.5452 66.8426 66.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 0.000512 2048 140 1280 36032 3.47677 50.098 104.87 158.487 158.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 640 0.000512 1024 190 680 21504 3.3185 1.66755 24.1979 52.4739 81.7905 81.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000128 4096 250 3080 141056 23.1164 28.3354 971.876 838.791 1862.2 1862.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 3.2e-05 512 480 2440 527360 30.2989 13.4103 824.207 419.013 1287.16 1287.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000128 2048 230 1320 136320 18.0882 14.4438 434.262 418.979 885.877 885.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 420 3.2e-05 4096 140 1920 168960 22807 5499.74 3332.38 162217 193869 193879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.001024 1024 330 1280 15440 0.720896 0.711072 19.4327 26.2581 47.1934 47.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.001024 1024 50 1200 10720 1.2408 0.693504 14.9222 26.158 43.1144 43.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 0.001024 512 60 280 19000 0.385024 2.59677 13.2139 16.2383 16.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 0.001024 2048 130 640 18320 1.36806 22.699 52.4668 76.5788 76.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000512 2048 140 1280 36080 3.49082 90.2025 104.821 198.559 198.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 640 0.000512 1024 190 680 21440 3.31136 1.64589 19.4864 52.1324 76.7066 76.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000128 4096 250 3080 141120 23.179 28.3894 1728.49 837.775 2617.91 2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 3.2e-05 512 480 2440 527360 30.2564 13.3816 535.843 419.437 999.14 999.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000128 2048 230 1320 136320 18.0307 14.3875 275.548 419.486 727.551 727.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 420 3.2e-05 4096 140 1920 168960 22772.7 5492.81 3509.69 162400 194188 194198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.001024 1024 330 1280 15360 0.719552 0.69296 12.5516 26.2224 40.2739 40.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.001024 1024 50 1200 10560 1.23894 0.687712 9.63498 26.0234 37.684 37.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 0.001024 512 60 280 18960 0.362336 1.7367 13.223 15.3656 15.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 0.001024 2048 130 640 18240 1.36461 14.508 52.4097 68.3248 68.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000512 2048 140 1280 36000 3.46928 56.854 104.813 165.177 165.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 640 0.000512 1024 190 680 21120 3.28762 1.63181 12.4 51.8022 69.2461 69.3582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000128 4096 250 3080 141120 23.0909 28.3811 1093.71 838.803 1984.07 1984.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 3.2e-05 512 480 2440 522240 30.4597 13.3609 436.485 417.454 897.992 898.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 0.000128 2048 230 1320 135840 18.0939 14.4088 225.332 418.867 676.804 676.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 3.2e-05 512 480 2440 525312 30.3416 13.3778 766.966 418.675 1229.6 1229.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000128 2048 230 1320 136128 18.021 14.3565 396.103 419.452 848.041 848.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 420 3.2e-05 4096 140 1920 167424 37665.2 9065.71 2981.14 267841 317573 317591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.001024 1024 330 1280 15360 0.716832 0.692384 17.7666 26.2225 45.472 45.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.001024 1024 50 1200 10752 1.24179 0.692512 13.8105 26.2334 42.0808 42.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 0.001024 512 60 280 18960 0.364128 2.38112 13.2029 15.9912 16.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.001024 2048 130 640 18288 1.37011 20.7732 52.4472 74.6348 74.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000512 2048 140 1280 36048 3.47331 82.0736 104.843 190.433 190.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 640 0.000512 1024 190 680 21504 3.30339 1.65222 18.0225 52.2677 75.3793 75.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000128 4096 250 3080 141120 23.0976 28.3788 1582.64 838.676 2472.87 2472.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 3.2e-05 512 480 2440 522240 30.094 13.2997 498.388 416.681 958.693 958.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000128 2048 230 1320 135936 18.0019 14.4188 260.177 418.832 711.533 711.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 3.2e-05 512 480 2440 516096 30.3208 13.2198 408.411 414.614 866.787 866.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000128 2048 230 1320 135936 18.0601 14.4012 214.154 419.424 666.141 666.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 3.2e-05 512 480 2440 523264 30.4916 13.3913 1076.49 418.444 1539.04 1539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000128 2048 230 1320 136192 18.0847 14.4056 569.53 419.043 1021.17 1021.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 420 3.2e-05 4096 140 1920 166656 32101.8 7759.1 4412.47 228916 273207 273221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.001024 1024 330 1280 15344 0.72112 0.695264 25.9247 26.196 53.6098 53.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.001024 1024 50 1200 10528 1.24339 0.690144 19.5889 26.0608 47.6804 47.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 0.001024 512 60 280 18984 0.364544 3.42835 13.2156 17.0501 17.1063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.001024 2048 130 640 18312 1.37133 29.8369 52.5025 83.7525 83.8103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000512 2048 140 1280 36064 3.48774 117.814 104.846 226.19 226.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 640 0.000512 1024 190 680 21952 3.31491 1.66435 26.5978 52.5054 84.2056 84.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000128 4096 250 3080 141008 23.155 28.3834 2238.98 837.917 3128.51 3128.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 3.2e-05 512 480 2440 523264 30.4646 13.3716 696.217 418.768 1159.05 1159.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000128 2048 230 1320 135744 18.0285 14.4077 357.906 418.961 809.41 809.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 3.2e-05 512 480 2440 516096 31.0763 13.3883 559.436 418.778 1022.9 1023.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000128 2048 230 1320 135744 18.0901 14.3727 291.597 418.996 743.161 743.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 3.2e-05 512 480 2440 524288 30.2319 13.343 993.956 418.272 1456.03 1456.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000128 2048 230 1320 136192 18.0241 14.4177 529.072 419.479 981.097 981.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 420 3.2e-05 4096 140 1920 167936 28266 6825.05 3761.6 201991 240859 240871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.001024 1024 330 1280 15488 0.720896 0.697856 24.0081 26.3372 51.8329 51.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.001024 1024 50 1200 10752 1.24723 0.699904 18.6948 26.3489 47.0932 47.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 0.001024 512 60 280 18944 0.362848 3.22262 13.2082 16.8344 16.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.001024 2048 130 640 18304 1.37178 27.8039 52.5426 81.7606 81.8161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000512 2048 140 1280 36032 3.47136 108.942 104.864 217.319 217.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 640 0.000512 1024 190 680 21504 3.31786 1.66768 24.2208 52.4733 81.8038 81.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000128 4096 250 3080 141056 23.048 28.3446 2086.01 838.794 2976.27 2976.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 3.2e-05 512 480 2440 524288 30.2744 13.3489 628.812 417.69 1090.35 1090.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000128 2048 230 1320 135680 17.9926 14.3446 338.661 417.831 788.933 789.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 3.2e-05 512 480 2440 516096 29.9763 13.1382 500.49 412.685 956.511 956.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000128 2048 230 1320 135936 18.0078 14.3308 273.883 419.129 725.453 725.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 3.2e-05 512 480 2440 520704 30.4982 13.3647 1028.73 417.749 1490.56 1490.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000128 2048 230 1320 136224 18.0577 14.3604 540.176 419.324 992.021 992.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 3.2e-05 4096 140 1920 168192 25227.2 6085.89 3552.56 179738 214617 214628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.001024 1024 330 1280 15408 0.722944 0.6944 24.7058 26.3259 52.5185 52.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.001024 1024 50 1200 10656 1.2409 0.692832 18.9195 26.144 47.0973 47.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 0.001024 512 60 280 18936 0.364224 3.36733 13.2055 16.9792 17.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.001024 2048 130 640 18288 1.37011 28.5566 52.5189 82.486 82.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000512 2048 140 1280 36000 3.476 112.333 104.799 220.651 220.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 640 0.000512 1024 190 680 21312 3.30355 1.64288 24.4773 52.0513 81.6017 81.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000128 4096 250 3080 140976 23.1094 28.3858 2140.05 838.482 3030.1 3030.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 3.2e-05 512 480 2440 516096 30.2963 13.2219 673.45 414.329 1131.52 1131.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000128 2048 230 1320 135936 18.0698 14.3955 352.693 419.14 804.405 804.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 3.2e-05 512 480 2440 511488 31.2227 13.3628 584.073 417.449 1046.32 1046.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000128 2048 230 1320 135648 18.0571 14.5121 310.596 417.784 761.052 761.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 3.2e-05 512 480 2440 497664 30.6975 13.0517 511.901 408.202 964.077 964.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000128 2048 230 1320 134784 18.0326 14.336 273.862 417.932 724.265 724.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 3.2e-05 512 480 2440 527360 30.2292 13.3877 989.546 419.436 1452.82 1452.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000128 2048 230 1320 136320 18.0318 14.4998 509.418 419.473 961.524 961.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 3.2e-05 4096 140 1920 168960 22744.9 5492.74 2355.72 162400 193006 193015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.001024 1024 330 1280 15360 0.718336 0.69088 23.0973 26.2229 50.8 50.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.001024 1024 50 1200 10560 1.23517 0.68896 17.6723 26.0251 45.7234 45.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 0.001024 512 60 280 18960 0.364 3.13139 13.2236 16.762 16.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.001024 2048 130 640 18240 1.3655 26.7748 52.4596 80.6421 80.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000512 2048 140 1280 36000 3.47165 105.152 104.812 213.481 213.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 640 0.000512 1024 190 680 21120 3.28515 1.62995 22.8585 51.8064 79.7072 79.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000128 4096 250 3080 141120 23.0838 28.3736 2013.1 838.793 2903.43 2903.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 3.2e-05 512 480 2440 522240 30.5788 13.3662 678.412 419.135 1141.72 1141.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000128 2048 230 1320 135680 17.9373 14.377 345.032 417.634 795.08 795.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 3.2e-05 512 480 2440 506880 30.6614 13.1645 549.953 412.312 1006.32 1006.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000128 2048 230 1320 135360 18.0206 14.3576 288.594 417.845 738.922 739.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 3.2e-05 512 480 2440 512000 30.3157 13.1508 536.476 412.371 992.541 992.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000128 2048 230 1320 134400 17.9623 14.3117 283.265 416.341 731.985 732.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 3.2e-05 512 480 2440 522240 30.0578 13.2915 915.59 416.744 1375.9 1376.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000128 2048 230 1320 135936 17.9918 14.3768 476.864 418.889 928.225 928.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 3.2e-05 512 480 2440 516096 29.9795 13.1438 649.932 412.356 1105.64 1105.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000128 2048 230 1320 135936 18.008 14.3544 340.818 418.812 792.094 792.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 3.2e-05 512 480 2440 497664 30.7163 13.0516 522.984 408.552 975.525 975.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000128 2048 230 1320 134784 18.0333 14.3381 279.291 418.284 730.048 730.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 3.2e-05 512 480 2440 516096 29.9968 13.1442 504.588 412.735 960.689 960.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000128 2048 230 1320 135168 17.9918 14.4015 264.223 417.507 714.227 714.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 3.2e-05 512 480 2440 518400 30.5321 13.3386 941.456 416.513 1402.07 1402.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000128 2048 230 1320 136000 18.1415 14.3729 495.5 418.759 946.879 946.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 3.2e-05 512 480 2440 512000 30.3883 13.1727 640.601 412.644 1097.02 1097.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000128 2048 230 1320 136000 18.1035 14.3703 338.029 419.386 789.989 790.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 3.2e-05 512 480 2440 499200 31.4134 13.1891 539.726 412.432 996.99 997.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000128 2048 230 1320 134400 18.0634 14.3729 290.325 416.147 739.008 739.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 3.2e-05 512 480 2440 512000 30.3421 13.1645 508.711 412.49 964.933 965.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000128 2048 230 1320 134400 18.0381 14.4343 267.129 417.473 717.175 717.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 3.2e-05 512 480 2448 522240 30.56 13.3711 782.707 419.369 1246.23 1246.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000128 2048 230 1344 136832 17.9786 14.3361 414.705 419.31 866.433 866.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 3.2e-05 512 480 2448 520192 30.5778 13.3478 505.278 417.701 967.128 967.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1290 0.000128 2048 230 1344 136704 18.0062 14.3492 268.46 419.087 720.005 720.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 3.2e-05 512 480 2448 516096 30.5401 13.2935 413.939 416.744 874.736 874.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1290 0.000128 2048 230 1344 136320 17.9822 14.3343 643.056 418.879 1094.35 1094.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 3.2e-05 512 480 2448 522240 30.6791 13.398 759.637 419.369 1223.3 1223.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000128 2048 230 1344 136800 18.078 14.3811 399.938 419.333 851.834 851.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 3.2e-05 512 480 2448 522240 30.6178 13.3942 497.635 419.079 960.953 961.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000128 2048 230 1344 136640 18.019 14.3852 262.706 419.13 714.342 714.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 3.2e-05 512 480 2448 514560 30.9916 13.3666 408.105 417.396 870.088 870.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000128 2048 230 1344 136320 18.065 14.362 213.991 418.807 665.331 665.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 3.2e-05 512 480 2448 522240 30.5242 13.3814 1046.47 418.768 1509.37 1509.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000128 2048 230 1344 136704 17.9934 14.41 558.675 419.258 1010.44 1010.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 3.2e-05 512 480 2448 516096 30.5332 13.2956 670.271 416.433 1130.75 1130.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000128 2048 230 1344 136320 17.9722 14.3503 351.23 418.552 802.207 802.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 3.2e-05 512 480 2448 516096 30.302 13.226 545.863 414.665 1004.27 1004.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000128 2048 230 1344 136512 18.0303 14.3578 283.804 419.487 735.784 735.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 3.2e-05 512 480 2448 503808 30.9282 13.1441 449.877 412.636 906.806 906.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000128 2048 230 1344 135936 18.007 14.4436 239.691 419.087 691.326 691.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 3.2e-05 512 480 2448 519680 30.751 13.3898 971.769 418.778 1434.91 1435.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000128 2048 230 1344 136640 18.0625 14.376 517.255 419.371 969.168 969.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 3.2e-05 512 480 2448 516096 31.0199 13.3765 634.613 418.715 1097.95 1098.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000128 2048 230 1344 136192 18.0077 14.3586 327.422 418.83 778.722 778.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 3.2e-05 512 480 2448 516096 31.0852 13.3898 514.238 418.362 977.302 977.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000128 2048 230 1344 136416 18.0576 14.422 269.214 418.578 720.378 720.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 3.2e-05 512 480 2448 501760 31.2654 13.183 451.329 414.077 910.077 910.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000128 2048 230 1344 136192 17.9854 14.3356 243.514 419.222 695.156 695.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 3.2e-05 512 480 2448 520192 30.5672 13.345 937.94 418.024 1400.1 1400.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000128 2048 230 1344 136704 17.995 14.338 503.334 419.382 955.149 955.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 3.2e-05 512 480 2448 516096 30.8914 13.3427 594.265 418.036 1056.77 1056.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000128 2048 230 1344 136192 17.9556 14.6371 325.673 418.192 776.564 776.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 3.2e-05 512 480 2448 503808 30.9236 13.1475 467.637 412.636 924.567 924.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000128 2048 230 1344 135936 18.0196 14.336 273.041 419.097 724.594 724.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 3.2e-05 512 480 2448 507904 31.5345 13.3438 414.942 417.897 877.948 878.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000128 2048 230 1344 136192 17.998 14.3483 241.259 418.303 692.012 692.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 3.2e-05 512 480 2448 520704 30.5 13.3627 934.721 417.362 1396.17 1396.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000128 2048 230 1344 136512 18.0377 14.3745 487.159 418.943 938.614 938.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 3.2e-05 512 480 2448 516096 30.3039 13.2181 648.411 414.321 1106.48 1106.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000128 2048 230 1344 136512 18.0182 14.3813 340.798 419.136 792.435 792.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 3.2e-05 512 480 2448 511488 31.2418 13.3652 545.427 417.385 1007.64 1007.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000128 2048 230 1344 135648 18.0548 14.4674 287.318 417.709 737.649 737.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 3.2e-05 512 480 2448 497664 30.7177 13.0519 525.962 408.581 978.546 978.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000128 2048 230 1344 135936 17.9837 14.3564 289.393 418.302 740.147 740.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 3.2e-05 512 480 2448 522240 30.6066 13.3942 920.86 419.087 1384.18 1384.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000128 2048 230 1344 136640 18.0249 14.3785 485.258 419.134 936.902 936.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 3.2e-05 512 480 2448 522240 30.5708 13.3764 663.454 419.193 1126.81 1126.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000128 2048 230 1344 135680 17.9416 14.3688 346.23 417.697 796.336 796.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 3.2e-05 512 480 2448 506880 30.674 13.1623 538.951 412.226 995.243 995.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000128 2048 230 1344 135360 18.0029 14.3626 285.325 417.736 735.526 735.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 3.2e-05 512 480 2448 512000 30.326 13.1526 505.397 412.724 961.826 961.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000128 2048 230 1344 134400 17.9738 14.4455 265.04 416.689 714.252 714.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 3.2e-05 512 480 2450 526336 30.2666 13.3744 815.323 419.413 1278.6 1278.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000128 2048 230 1350 136320 18.0038 14.3783 437.749 419.358 889.593 889.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 3.2e-05 512 480 2450 524288 30.2527 13.3407 529.266 417.677 990.757 990.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1290 0.000128 2048 230 1350 136192 18.0342 14.3508 279.663 419.059 731.207 731.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 3.2e-05 512 480 2450 522240 30.0841 13.2964 434.787 416.412 894.8 894.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1290 0.000128 2048 230 1350 135936 18.0265 14.4216 651.073 418.554 1102.18 1102.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 3.2e-05 512 480 2450 524800 30.5049 13.4008 770.779 419.414 1234.33 1234.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000128 2048 230 1350 136320 18.0896 14.3859 405.82 419.387 857.79 857.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 3.2e-05 512 480 2450 522240 30.6187 13.3915 493.34 419.147 956.725 956.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000128 2048 230 1350 136320 18.0279 14.3704 261.36 419.184 713.049 713.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 3.2e-05 512 480 2450 522240 30.4292 13.3676 414.74 417.46 876.217 876.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000128 2048 230 1350 135840 18.0849 14.4198 217.367 418.861 668.835 668.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 3.2e-05 512 480 2450 522240 30.575 13.3714 355.969 423.247 823.386 823.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1290 0.000128 2048 230 1350 135680 17.936 14.3327 187.005 421.72 641.097 641.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 3.2e-05 512 480 2450 525312 30.2892 13.3734 1035.31 418.719 1497.91 1498.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000128 2048 230 1350 136128 18.0133 14.3421 554.469 419.214 1006.14 1006.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 3.2e-05 512 480 2450 522240 30.0763 13.2936 658.925 416.301 1118.82 1118.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000128 2048 230 1350 135936 17.9756 14.3544 345.755 418.446 796.635 796.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 3.2e-05 512 480 2450 516096 30.3016 13.2159 532.845 414.665 991.25 991.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000128 2048 230 1350 135936 18.0645 14.5182 281.704 419.479 733.868 733.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 3.2e-05 512 480 2450 516096 29.9959 13.146 455.248 412.299 910.908 911.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000128 2048 230 1350 135936 18.0019 14.3513 240.143 418.742 691.345 691.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 3.2e-05 512 480 2450 523264 30.4954 13.39 948.424 418.373 1410.91 1411.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000128 2048 230 1350 136192 18.0854 14.396 509.81 418.979 961.379 961.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 3.2e-05 512 480 2450 523264 30.4376 13.3755 632.217 418.392 1094.65 1094.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000128 2048 230 1350 135744 18.0244 14.4258 323.787 418.503 774.846 774.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 3.2e-05 512 480 2450 516096 31.0946 13.3878 503.487 418.851 967.039 967.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000128 2048 230 1350 135744 18.0872 14.4768 265.645 419.115 717.427 717.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 3.2e-05 512 480 2450 516096 30.1668 13.188 452.88 413.69 910.142 910.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000128 2048 230 1350 135296 18.0405 14.3651 239.203 418.819 690.529 690.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 3.2e-05 512 480 2450 524288 30.2374 13.3358 949.128 418.046 1410.96 1411.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000128 2048 230 1350 136192 18.03 14.3463 505.013 419.439 956.924 957.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 3.2e-05 512 480 2450 524288 30.2777 13.3459 610.406 417.659 1071.92 1072.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000128 2048 230 1350 135680 17.9882 14.3963 327.257 417.806 777.55 777.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 3.2e-05 512 480 2450 516096 29.9875 13.1382 495.11 412.641 951.096 951.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000128 2048 230 1350 135936 18.0175 14.3336 279.819 419.096 731.367 731.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 3.2e-05 512 480 2450 524288 30.2764 13.3428 437.932 417.829 899.607 899.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000128 2048 230 1350 135168 18.0435 14.338 245.718 418.22 696.424 696.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 3.2e-05 512 480 2450 520704 30.5084 13.3648 974.466 417.658 1436.23 1436.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000128 2048 230 1350 136224 18.0564 14.3588 516.623 419.225 968.369 968.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 3.2e-05 512 480 2450 516096 30.3023 13.2178 686.241 414.31 1144.29 1144.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000128 2048 230 1350 135936 18.0723 14.357 367.238 419.126 818.897 818.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 3.2e-05 512 480 2450 511488 31.2572 13.3714 567.276 417.492 1029.62 1029.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000128 2048 230 1350 135648 18.0549 14.4794 301.682 417.839 752.155 752.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 3.2e-05 512 480 2450 497664 30.6931 13.0496 519.985 408.237 972.188 972.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000128 2048 230 1350 134784 18.0511 14.445 286.47 417.985 737.055 737.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 3.2e-05 512 480 2450 506880 31.5853 13.365 487.945 417.452 950.568 950.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000128 2048 230 1350 135360 18.0969 14.3712 263.346 418.052 713.971 714.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 3.2e-05 512 480 2450 522240 30.6075 13.3935 945.189 419.43 1408.85 1409.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000128 2048 230 1350 136320 18.0327 14.3585 500.509 419.485 952.489 952.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 3.2e-05 512 480 2450 522240 30.5564 13.3773 655.196 419.442 1118.8 1118.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000128 2048 230 1350 135680 17.9489 14.3341 344.724 417.924 795.033 795.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 3.2e-05 512 480 2450 506880 30.6637 13.1625 544.251 412.328 1000.63 1000.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000128 2048 230 1350 135360 18.006 14.3974 291.699 417.851 742.054 742.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 3.2e-05 512 480 2450 512000 30.3185 13.1441 507.89 412.781 964.352 964.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000128 2048 230 1350 134400 17.9723 14.4019 267.917 416.734 717.128 717.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 3.2e-05 512 480 2450 512000 30.3363 13.1685 487.022 412.818 943.577 943.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000128 2048 230 1350 134400 18.0691 14.3677 257.067 417.805 707.413 707.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 3.2e-05 512 480 2460 524288 30.4453 13.3747 760.226 419.399 1223.67 1223.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000128 2048 230 1320 136704 17.9815 14.3504 393.763 419.348 845.549 845.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 3.2e-05 512 480 2460 520192 30.6023 13.3489 495.434 418.051 957.657 957.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1290 0.000128 2048 230 1320 136704 18.0156 14.3872 259.907 419.443 711.855 711.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 3.2e-05 512 480 2460 516096 30.5618 13.2936 406.006 416.684 866.774 866.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1290 0.000128 2048 230 1320 136320 17.9748 14.3567 210.769 418.833 662.038 662.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 3.2e-05 512 480 2460 516096 30.9057 13.3477 349.617 417.803 811.896 812.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1290 0.000128 2048 230 1320 136192 18.0122 14.4032 572.979 417.934 1023.43 1023.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 3.2e-05 512 480 2460 524800 30.4633 13.4064 1032.42 419.349 1495.86 1496.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000128 2048 230 1320 136640 18.0695 14.4832 544.01 419.309 995.98 996.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 3.2e-05 512 480 2460 522240 30.6271 13.3942 660.553 419.393 1124.2 1124.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000128 2048 230 1320 136640 18.0204 14.3647 338.94 419.442 790.873 790.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 3.2e-05 512 480 2460 522240 30.4303 13.3632 542.58 417.739 1004.33 1004.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000128 2048 230 1320 136320 18.0613 14.3523 275.464 419.162 727.138 727.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 3.2e-05 512 480 2460 522240 30.5759 13.3755 461.22 419.134 924.526 924.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000128 2048 230 1320 135680 17.945 14.3707 232.53 417.63 682.576 682.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 3.2e-05 512 480 2460 522240 30.5344 13.3838 940.273 418.776 1403.19 1403.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000128 2048 230 1320 136512 18.0039 14.348 498.072 419.275 949.8 949.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 3.2e-05 512 480 2460 516096 30.5424 13.2939 620.708 416.763 1081.53 1081.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000128 2048 230 1320 136320 17.9739 14.3985 313.009 418.908 764.389 764.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 3.2e-05 512 480 2460 516096 30.3109 13.2242 500.566 414.662 958.984 959.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000128 2048 230 1320 136512 18.0316 14.4589 257.853 419.474 709.919 710.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 3.2e-05 512 480 2460 503808 30.9401 13.14 437.479 412.644 894.419 894.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000128 2048 230 1320 135936 18.0168 14.3448 232.735 419.09 684.287 684.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 3.2e-05 512 480 2460 506880 30.6761 13.1613 384.58 412.64 841.281 841.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000128 2048 230 1320 135360 18.0084 14.3485 200.498 418.155 651.112 651.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 3.2e-05 512 480 2460 523264 30.4872 13.3934 932.307 418.384 1394.79 1394.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000128 2048 230 1320 136640 18.0646 14.3564 476.872 418.982 928.38 928.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 3.2e-05 512 480 2460 523264 30.4538 13.3697 596.007 418.765 1058.82 1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000128 2048 230 1320 136192 18.0067 14.357 303.133 418.919 754.521 754.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 3.2e-05 512 480 2460 516096 31.094 13.3917 496.265 418.751 959.717 959.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000128 2048 230 1320 136416 18.0554 14.3675 254.822 418.974 706.323 706.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 3.2e-05 512 480 2460 516096 30.1561 13.1866 432.654 414.038 890.255 890.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000128 2048 230 1320 136192 17.9799 14.3316 224.35 419.179 675.941 676.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 3.2e-05 512 480 2460 501760 30.59 13.0896 373.859 409.266 827.03 827.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000128 2048 230 1320 135520 18.1024 14.463 197.87 418.73 649.271 649.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 3.2e-05 512 480 2460 520192 30.5826 13.3533 861.48 417.655 1323.3 1323.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000128 2048 230 1320 136704 18.0035 14.4261 453.655 419.055 905.244 905.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 3.2e-05 512 480 2460 516096 30.8991 13.3468 562.081 418.101 1024.64 1024.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000128 2048 230 1320 136192 17.9631 14.4256 309.112 418.249 759.851 759.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 3.2e-05 512 480 2460 503808 30.93 13.1391 450.968 412.685 907.952 908.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000128 2048 230 1320 135936 18.02 14.4219 257.55 419.139 709.233 709.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 3.2e-05 512 480 2460 507904 31.5204 13.3407 405.49 418.143 868.722 868.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000128 2048 230 1320 136192 17.987 14.336 239.36 418.539 690.325 690.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 3.2e-05 512 480 2460 512000 30.3195 13.1563 376.128 412.717 832.537 832.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000128 2048 230 1320 134400 17.971 14.3056 215.191 416.684 664.252 664.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 3.2e-05 512 480 2432 522240 30.5914 13.3816 740.803 418.985 1203.98 1204.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000128 2048 230 1344 135808 18.034 14.4125 396.725 418.936 848.21 848.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 3.2e-05 512 480 2432 520192 30.6066 13.3479 475.598 417.751 937.518 937.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 0.000128 2048 230 1344 135680 18.0842 14.3875 255.996 419.165 707.736 707.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 3.2e-05 512 480 2432 516096 30.5519 13.2984 393.342 416.325 853.736 853.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1290 0.000128 2048 230 1344 135552 18.0027 14.3435 211.847 418.458 662.751 662.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 3.2e-05 512 480 2432 516096 30.8843 13.3457 337.718 417.747 799.918 800.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1290 0.000128 2048 230 1344 135168 18.0663 14.3284 564.613 417.891 1015 1015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 3.2e-05 512 480 2432 522240 30.6505 13.4 977.853 419.058 1441.18 1441.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000128 2048 230 1344 135840 18.1192 14.377 534.685 419.049 986.33 986.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 3.2e-05 512 480 2432 522240 30.6116 13.3908 626.023 419.437 1089.68 1089.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000128 2048 230 1344 135680 18.0928 14.3733 326.641 419.487 778.698 778.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 3.2e-05 512 480 2432 514560 30.9932 13.3632 503.804 417.788 966.171 966.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000128 2048 230 1344 135360 18.123 14.4437 269.688 419.205 721.561 721.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 3.2e-05 512 480 2432 522240 30.5852 13.3691 442.381 419.133 905.701 905.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000128 2048 230 1344 135040 17.9717 14.3416 231.049 417.62 681.088 681.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 3.2e-05 512 480 2432 512000 30.4057 13.1736 394.249 412.303 850.351 850.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1290 0.000128 2048 230 1344 135200 18.162 14.3685 211.043 419.036 662.712 662.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 3.2e-05 512 480 2432 519168 30.7285 13.3714 893.968 418.778 1357.07 1357.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000128 2048 230 1344 135744 18.0375 14.3729 492.029 419.274 943.82 943.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 3.2e-05 512 480 2432 516096 30.5329 13.3002 593.793 416.355 1054.2 1054.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000128 2048 230 1344 135552 17.9993 14.5121 307.712 418.497 758.825 758.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 3.2e-05 512 480 2432 506880 30.9588 13.2211 468.828 414.674 927.901 928.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000128 2048 230 1344 135360 18.0968 14.3647 253.143 419.485 705.191 705.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 3.2e-05 512 480 2432 503808 30.9456 13.1457 410.425 412.303 867.042 867.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000128 2048 230 1344 135168 18.0532 14.3527 224.872 418.751 676.13 676.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 3.2e-05 512 480 2432 506880 30.6646 13.16 366.111 412.33 822.492 822.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000128 2048 230 1344 134400 18.0818 14.3546 196.245 417.835 646.619 646.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 3.2e-05 512 480 2432 519680 30.7526 13.3894 870.74 418.725 1333.84 1334.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000128 2048 230 1344 135744 18.1331 14.4431 463.713 419.34 915.745 915.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 3.2e-05 512 480 2432 516096 31.0305 13.3762 555.964 418.417 1019.01 1019.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000128 2048 230 1344 135296 18.0676 14.3674 294.6 418.532 745.674 745.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 3.2e-05 512 480 2432 516096 31.0764 13.3857 468.97 418.536 932.186 932.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000128 2048 230 1344 135072 18.1187 14.3831 248.997 418.739 700.338 700.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 3.2e-05 512 480 2432 501760 31.271 13.1864 400.147 413.7 858.519 858.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000128 2048 230 1344 135296 18.0372 14.3351 219.945 418.83 671.249 671.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 3.2e-05 512 480 2432 501760 30.5878 13.0887 354.806 409.255 807.958 808.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000128 2048 230 1344 134400 18.1487 14.4042 194.688 418.724 646.064 646.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 3.2e-05 512 480 2432 520192 30.5971 13.3448 841.017 418.056 1303.23 1303.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000128 2048 230 1344 135680 18.0941 14.3417 457.855 419.453 909.844 909.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 3.2e-05 512 480 2432 516096 30.8973 13.3427 540.138 418.175 1002.77 1002.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000128 2048 230 1344 135168 18.0174 14.3354 309.23 418.254 759.935 760.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 3.2e-05 512 480 2432 503808 31.3865 13.1463 431.647 412.691 889.53 890.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000128 2048 230 1344 135168 18.0571 14.3233 256.294 419.149 707.931 708.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 3.2e-05 512 480 2432 507904 31.5419 13.3427 389.192 418.071 852.366 852.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000128 2048 230 1344 135168 18.0433 14.3529 237.437 418.475 688.414 688.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 3.2e-05 512 480 2432 512000 30.3048 13.1463 361.154 412.732 817.561 817.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000128 2048 230 1344 134400 17.9883 14.3155 216.966 416.682 666.05 666.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 3.2e-05 512 480 2432 491520 31.8264 13.1493 317.715 412.807 775.719 775.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000128 2048 230 1344 133632 18.0779 14.3626 206.001 417.59 656.134 656.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1650 3.2e-05 512 480 2432 519168 30.89 13.3895 741.522 419.436 1205.47 1205.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000128 2048 230 1408 134208 18.2479 14.3562 690.496 419.532 1142.74 1142.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 3.2e-05 512 480 2432 518144 30.9191 13.375 806.767 419.055 1270.34 1270.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000128 2048 230 1408 134144 18.118 14.3908 459.76 419.187 911.555 911.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 3.2e-05 512 480 2432 516096 30.8893 13.3506 549.394 418.094 1011.95 1012.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000128 2048 230 1408 134144 18.1443 14.5089 296.599 419.642 748.995 749.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 3.2e-05 512 480 2432 509952 31.0507 13.2921 441.912 416.706 903.189 903.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 0.000128 2048 230 1408 133632 18.0949 14.3698 242.639 418.833 694.042 694.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 3.2e-05 512 480 2432 516096 30.9144 13.3426 398.015 417.642 860.137 860.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1290 0.000128 2048 230 1408 133632 18.092 14.3504 217.695 417.78 668.024 668.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 3.2e-05 512 480 2432 512000 31.3824 13.3772 364.152 419.535 828.674 828.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1290 0.000128 2048 230 1408 133120 18.063 14.3421 199.975 418.013 650.498 650.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 3.2e-05 512 480 2432 503808 30.9384 13.1441 328.995 412.273 789.04 789.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1290 0.000128 2048 230 1408 133632 18.098 14.4158 185.46 418.709 636.786 636.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 3.2e-05 512 480 2432 501760 31.2631 13.1913 308.729 413.748 767.151 767.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1290 0.000128 2048 230 1408 133504 18.0797 14.3419 175.295 418.91 626.728 626.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 3.2e-05 512 480 2432 507904 31.5239 13.3444 296.667 418.12 759.88 760.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1290 0.000128 2048 230 1408 133120 18.1536 14.3888 601.192 418.52 1052.36 1052.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 3.2e-05 512 480 2460 516096 30.1622 13.1871 289.181 413.673 746.434 746.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000128 2048 230 1320 136192 18.0511 14.3646 666.372 418.82 1117.71 1117.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 3.2e-05 512 480 2432 501760 31.2537 13.1809 272.972 413.692 731.317 731.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000128 2048 230 1344 135296 18.1071 14.3503 660.314 418.831 1111.71 1111.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 3.2e-05 512 480 2450 501760 30.5814 13.0884 283.142 409.319 736.351 736.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000128 2048 230 1350 135520 18.1823 14.3955 692.012 418.786 1143.48 1143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 3.2e-05 512 480 2448 501760 30.5712 13.0867 280.891 408.926 733.692 733.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000128 2048 230 1344 135520 18.1928 14.3735 687.814 418.377 1138.86 1138.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 3.2e-05 512 480 2432 524288 30.2834 13.3427 329.4 418.059 791.325 791.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000128 2048 230 1312 136192 18.0554 14.3391 656.131 418.196 1106.83 1106.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 3.2e-05 512 480 2432 491520 31.7927 13.146 475.188 412.881 933.234 933.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1290 0.000128 2048 230 1312 136320 17.9682 14.3523 919.076 418.886 1370.38 1370.47
