INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/documents/Ladislav-Drapal/Digital-electronics-1/Labs/project/display_driver/display_driver.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
