// Seed: 1371912460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5;
  always #1 begin : LABEL_0
    id_1 = id_3;
  end
  tri0 id_7 = 1'b0;
  wire id_8 = 1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_7,
      id_7,
      id_7
  );
  assign id_6 = 1'b0 < 1;
  string id_9;
  id_10(
      .id_0(1), .id_1(id_6), .id_2(id_1), .id_3(id_3)
  );
  assign id_9 = "";
endmodule
