// Seed: 1448278906
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6,
    output wor id_7,
    output supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    input wor id_13,
    output wire id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input tri1 id_22,
    output tri1 id_23,
    output supply1 id_24
);
  assign {id_13, 1} = 1;
  assign id_0 = id_5;
  assign id_9 = id_11;
  assign module_1.id_4 = 0;
  wire id_26;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    output uwire id_14
);
  uwire id_16;
  wire  id_17;
  uwire id_18 = id_16;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_4,
      id_14,
      id_2,
      id_13,
      id_6,
      id_7,
      id_11,
      id_5,
      id_5,
      id_4,
      id_14,
      id_12,
      id_7,
      id_11,
      id_3,
      id_10,
      id_8,
      id_4,
      id_9,
      id_8,
      id_0,
      id_6,
      id_11
  );
  assign id_18 = 1;
endmodule
