<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91sam7s.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91sam7s_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&nbsp;&nbsp;&nbsp;0x100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#d35c1036b7f001b47306c58a18329400">RAM_BASE</a>&nbsp;&nbsp;&nbsp;0x200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFA0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/counter base address.  <a href="#06e62ae0435abbcb3fb1150edd27ea74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#5fded4883230158775d3eb6f987922be">UDP_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port base address.  <a href="#5fded4883230158775d3eb6f987922be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#dc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFB8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface base address.  <a href="#dc5197ae8715bf77a793b38331e3e94b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#c0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 base address.  <a href="#c0876dab14e1a1017ec198c230ada762"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFC4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 base address.  <a href="#86162ab3f740db9026c1320d46938b4d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#7a62ac8f44be9303f9902c4dc6b9cee5">PWMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFCC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM controller base address.  <a href="#7a62ac8f44be9303f9902c4dc6b9cee5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#b643f676ca8d6eae0b69f493697449b2">SSC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD4000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial synchronous controller base address.  <a href="#b643f676ca8d6eae0b69f493697449b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#d06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFD8000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC base address.  <a href="#d06cb9e5985bd216a376f26f22303cd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#deaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFE0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI0 base address.  <a href="#deaa49ab944c7dcae2a868b0450232c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AIC base address.  <a href="#73e8c639f520378d9230fa591f4f3ce4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#942d53df0dfb2b8921ef4c7a61704c10">DBGU_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU base address.  <a href="#942d53df0dfb2b8921ef4c7a61704c10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#54c038f709c7b1ceacc393de9789e401">PIOA_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFF400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PIO A base address.  <a href="#54c038f709c7b1ceacc393de9789e401"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFC00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PMC base address.  <a href="#4e92bd47dc68cc81e62c344586a4cdfa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#d19530570ec1dbb633f0cf23dca69024">RSTC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resect controller register base address.  <a href="#d19530570ec1dbb633f0cf23dca69024"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#f94adec5c52236a594efcca584d58dd4">RTT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Realtime timer base address.  <a href="#f94adec5c52236a594efcca584d58dd4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#f00b86ba33a2cfe7bb100b4f01905f41">PIT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic interval timer base address.  <a href="#f00b86ba33a2cfe7bb100b4f01905f41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#f99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watch Dog register base address.  <a href="#f99229879e6e3249a0ab9bcefcaf208b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#f61292b0e5c5bc4c19bb36503148aa34">VREG_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFD60</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Voltage regulator mode controller base address.  <a href="#f61292b0e5c5bc4c19bb36503148aa34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#09e33d5002e0b673237365ee9da38b77">MC_BASE</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory controller base.  <a href="#09e33d5002e0b673237365ee9da38b77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive pointer register offset.  <a href="#9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#d417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive counter register offset.  <a href="#d417b7a5db47291c51c61cd4794a8fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#53d79bc36b0947d23aa03d10861331b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#cc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000010C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit counter register offset.  <a href="#cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#18abbb766ae7630d80ef58533489acf9">PERIPH_RNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next pointer register offset.  <a href="#18abbb766ae7630d80ef58533489acf9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#ea3a16fef442546c9de0ed7d936ca306">PERIPH_RNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive next counter register offset.  <a href="#ea3a16fef442546c9de0ed7d936ca306"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#33c726860491bfa52d657db28820ac22">PERIPH_TNPR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000118</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next pointer register offset.  <a href="#33c726860491bfa52d657db28820ac22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#72382109184b7934b62da1522d5e3d4f">PERIPH_TNCR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000011C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit next counter register offset.  <a href="#72382109184b7934b62da1522d5e3d4f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#df0969a953a3bccb702614a583258cc6">PERIPH_PTCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer control register offset.  <a href="#df0969a953a3bccb702614a583258cc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#9b8b8b39ce36ee513a98c01c8f120b75">PERIPH_PTSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PDC transfer status register offset.  <a href="#9b8b8b39ce36ee513a98c01c8f120b75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#12b12457da932ae50e4d458ee84d74f8">PDC_RXTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer enable.  <a href="#12b12457da932ae50e4d458ee84d74f8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#3dcf124d2fcec6d22229cc448e77327d">PDC_RXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver transfer disable.  <a href="#3dcf124d2fcec6d22229cc448e77327d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#e6665ed39ca65884beef3b32788f8ce8">PDC_TXTEN</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer enable.  <a href="#e6665ed39ca65884beef3b32788f8ce8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#5cc11151483115a4839a482ce9558560">PDC_TXTDIS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter transfer disable.  <a href="#5cc11151483115a4839a482ce9558560"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#d49fdd639d2245c75c6b45c7d61e2548">DBGU_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#cfa7b7b88fa60dde8c8a6a5f810b1e9f">SPI_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#0857e7c3721c00e65e379192bc3dd049">SSC_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#c8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#2cddd14ad548eda82bff60187a62e37a">USART_HAS_MODE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#169eb43a9587f3fbf6c5f87f9c8cf8d2">PIO_HAS_MULTIDRIVER</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#0a5d1ad4bf6f92b4b612033cddd83185">PIO_HAS_PULLUP</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#410aab2edfb45736f180a63a31b7488b">PIO_HAS_PERIPHERALSELECT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam7s_8h.html#187a717abf2eb72d7c18c3a2e6035612">PIO_HAS_OUTPUTWRITEENABLE</a></td></tr>

<tr><td colspan="2"><br><h2>Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast interrupt ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g8b68e69dab74b6e96bfb83449bf36ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g52c2e29f1df2df2a5b0d271905b72402">SYSC_ID</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System interrupt ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g52c2e29f1df2df2a5b0d271905b72402"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gccea91b3060044876bcd339c871ae392">PIOA_ID</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parallel I/O controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gccea91b3060044876bcd339c871ae392"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5701a5f7b8a7707514ffd9bf27656af">ADC_ID</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog to digital converter ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ga5701a5f7b8a7707514ffd9bf27656af"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5492a6fef1f50dd330ca4dcff44c082c">SPI0_ID</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial peripheral interface 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g5492a6fef1f50dd330ca4dcff44c082c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gea2b4def6f333bf12e9ad77d5f97d3ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g3195ad24b74a05eed40fdd6d481fd79a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3812f94a9188822c4b6fcacd1a3d3bdf">SSC_ID</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous serial controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g3812f94a9188822c4b6fcacd1a3d3bdf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbc916ef475c496677ec9e55919f2c3e9">TWI_ID</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two-wire interface ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gbc916ef475c496677ec9e55919f2c3e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge83a2d5494a01f6c6861a7852d614347">PWMC_ID</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PWM controller ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ge83a2d5494a01f6c6861a7852d614347"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gdad65b44e8813444555b9e1253eda0c9">UDP_ID</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB device port ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gdad65b44e8813444555b9e1253eda0c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#ge8d162c6112aa589270dd080ff87b97e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf56431cefe6df0cb68d9dc8501ba9e2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57">TC2_ID</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer 2 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 0 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g4b4803976b78fdb0574b8eedc448d927"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc7ad7cadea6f7257b3b9950f6d9ce26d">IRQ1_ID</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External interrupt 1 ID.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc7ad7cadea6f7257b3b9950f6d9ce26d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Historical SPI0 Peripheral Multiplexing Names</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g36559191d6812e6e6e382abe173b057a">SPI0_NPCS0_PA11A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g36559191d6812e6e6e382abe173b057a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gcd80b094756b33a6d6175b9c338bca7f">SPI0_NPCS1_PA09B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gcd80b094756b33a6d6175b9c338bca7f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g494391dda3054d8179bfda2b9234af5b">SPI0_NPCS1_PA31A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g494391dda3054d8179bfda2b9234af5b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g208d262c4add816019a2f26dfda5f4b0">SPI0_NPCS2_PA10B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g208d262c4add816019a2f26dfda5f4b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g00f7647684bc3c7dff2d8950016720de">SPI0_NPCS2_PA30B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g00f7647684bc3c7dff2d8950016720de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5408a7d0f2e42cb5a68f139a23927848">SPI0_NPCS3_PA03B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g5408a7d0f2e42cb5a68f139a23927848"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g34791b6654ed339bfb1c0c1f2f5d4ced">SPI0_NPCS3_PA05B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g34791b6654ed339bfb1c0c1f2f5d4ced"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g00f18ebc34d595c17ac0f619b083f403">SPI0_NPCS3_PA22B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral B.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g00f18ebc34d595c17ac0f619b083f403"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7d60e612ebb251671f74a3f2b9f22488">SPI0_MISO_PA12A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g7d60e612ebb251671f74a3f2b9f22488"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8ec38f4ff0d2a9a2bd4689cbd28a3d5e">SPI0_MOSI_PA13A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g8ec38f4ff0d2a9a2bd4689cbd28a3d5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf2337f1554b7140621cbaca4aad71a7d">SPI0_SPCK_PA14A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port bit number on PIO-A Perpheral A.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf2337f1554b7140621cbaca4aad71a7d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g34fb41b7c3d3b6c647162b6d2a87f327">PA5_RXD0_A</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g984d14247d48359bf0d18488bca5b54b">PA6_TXD0_A</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9ad1df35386b4007565f38e2c6c2c66b">PA2_SCK0_B</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7e2ab61795c6802d8d6a99b2ead153e1">PA7_RTS0_A</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g12c16e3fa087e2dea3db5933f5e84a72">PA8_CTS0_A</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1f40d7202f5b7cf70a4fafd711b3e094">PA21_RXD1_A</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gec49b8ab03917b08112251b5bcc4822c">PA22_TXD1_A</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbaa4f1ce954ecbdb8293f096528525f3">PA23_SCK1_A</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd53aea9e7484ed9d97260b23cf14e87c">PA24_RTS1_A</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3088cd196deed8f567d8ef60cbaccc52">PA25_CTS1_A</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3a7b4bb8926b31fb75c3a04821789a25">PB26_DCD1_A</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf769806f8deb5ab89f24c687943c2269">PB28_DSR1_A</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2ddfc557020e4b8097180c50fed78a75">PB27_DTR1_A</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga30f04a75333f8f1d6c029b06e083090">PB29_RI1_A</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td colspan="2"><br><h2>SPI Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g7bb10308a7446b3581e34c92bbd7f5b9">PA12_SPI0_MISO_A</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0bc008493bb8e5bd59bf057d6dac590b">PA13_SPI0_MOSI_A</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g853c678f5bada504d61fe28d60ee1d5b">PA14_SPI0_SPCK_A</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd4dbd0252c64bcee654a1a5925ee08d5">PA11_SPI0_NPCS0_A</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g438be662a8c27fa5945bebd1988767f0">PA9_SPI0_NPCS1_B</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g635dc4f2e91d73e7923bf2671b3712e5">PA31_SPI0_NPCS1_A</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6407fb73314f8a1789a45ec53a8ee902">PA10_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2739d155b4adb56532da450bf6841a26">PB30_SPI0_NPCS2_B</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge3f30e066d5dfe9902248738b9733301">PA3_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0b87331ae653ae278618c9608d69ffb8">PA5_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb03dd21c4e79648c833c18e7af1e0673">PA22_SPI0_NPCS3_B</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>&nbsp;&nbsp;&nbsp;_BV(PA12_SPI0_MISO_A) | _BV(PA13_SPI0_MOSI_A) | _BV(PA14_SPI0_SPCK_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA11_SPI0_NPCS0_A)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA9_SPI0_NPCS1_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA10_SPI0_NPCS2_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd863bde822caa89e9db751b1b4b2d7ea">SPI0_CS2_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>&nbsp;&nbsp;&nbsp;_BV(PA3_SPI0_NPCS3_B)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a>&nbsp;&nbsp;&nbsp;PIOA_BASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#geb25b90de946708218b67045dd5414a3">SPI0_CS3_PSR_OFF</a>&nbsp;&nbsp;&nbsp;PIO_ASR_OFF</td></tr>

<tr><td colspan="2"><br><h2>Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g4e3adf7eae0df36fc1216c69fa9cd430">PA9_DRXD_A</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbf1db179a86e9c9c549a653a39246cc6">PA10_DTXD_A</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td colspan="2"><br><h2>Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2c2cc7ce8a20301a28d7d50e2979655e">PA17_TD_A</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g2c2cc7ce8a20301a28d7d50e2979655e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gb814228e950ab5625a3e49f4f7c2ee45">PA18_RD_A</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gb814228e950ab5625a3e49f4f7c2ee45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g5204c5287549a4515b10733bf1620cfb">PA16_TK_A</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g5204c5287549a4515b10733bf1620cfb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gc9f9a09168c482616f8d631a74d786fb">PA19_RK_A</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gc9f9a09168c482616f8d631a74d786fb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g41d07722e6c9f56427705cc33337f69d">PA15_TF_A</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g41d07722e6c9f56427705cc33337f69d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2b7612f25a174966c82cf9e06b4802dc">PA20_RF_A</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g2b7612f25a174966c82cf9e06b4802dc"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9ab8239820ad96e1197bd1afaea4390b">PA3_TWD_A</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g9ab8239820ad96e1197bd1afaea4390b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2efaffe608666c7edf585ccf9b9ebca7">PA4_TWCK_A</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#g2efaffe608666c7edf585ccf9b9ebca7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd7894ee254f1057cf6b9bede65dd96ac">PA0_TIOA0_B</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf144ba22dc68575e333398f850775fb5">PA1_TIOB0_B</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g6e9dbe7676f0d3085ac721eb4d2a0679">PA4_TCLK0_B</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g03fde99bb9c4091a4d1b0584b8f5b4ac">PA15_TIOA1_B</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf968d2cc778c0fe2c8c7681cb0378839">PA16_TIOB1_B</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1e99fd6dca75cf1a963c4c3163267440">PA28_TCLK1_B</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gdac17d6293dcbf481da32b6073d51423">PA26_TIOA2_B</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3caac03a028b45c17fd9c49ee6980502">PA27_TIOB2_B</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g2de5cedd180f4e986439232202b4423b">PA29_TCLK2_B</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td colspan="2"><br><h2>Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9e15b88022f711b57ca5c0a60c003ad4">PA6_PCK0_B</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3c35d1bde0476819a40605d7cd5fcd3e">PA17_PCK1_B</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gdc6efab9d4bbc381f2fcda8e423567e8">PA21_PCK1_B</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g48d8ecb7bfc698f959b8df806ae03fc8">PA18_PCK2_B</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g77ee8e6a8bcf0036b9e07f16ccf03864">PA31_PCK2_B</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td colspan="2"><br><h2>Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g87b3d101be96ae4aa191842aac8f4da2">PA19_FIQ_B</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g9ed087fef652b9855fee70380efbe6c4">PA20_IRQ0_B</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gbaa3d13fcb507ab936c1623a7c3ca12e">PA30_IRQ1_A</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td colspan="2"><br><h2>ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gf412009e64c285d3beaf81844fa9750f">PA8_ADTRG_B</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADC trigger pin.  <a href="group__xg_nut_arch_arm_at91_sam7x.html#gf412009e64c285d3beaf81844fa9750f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Peripheral Multiplexing</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gde24bef18e1143e20ed1ef96e0a40ff8">PA0_PWM0_A</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g3f1decf0b73d87642d7bec07b0f65879">PA23_PWM0_B</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g41e69d0a47e08ae939589e173a1d4d0b">PA1_PWM1_A</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g1312022b5ef18bafe5e4b722551b6737">PA24_PWM1_B</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#gd0792812dac99e14510d94e68b351265">PA2_PWM2_A</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9d4a3b9ae75ba1c4bfabfad1b803aa1">PA13_PWM2_B</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g31f7687f8e63c5e55a2e79d23944ae37">PA25_PWM2_B</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#ge71e7f0a94ca19f2b95aaefb1c7df8c1">PA7_PWM3_B</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam7x.html#g80541027490e9b654625d6c4879a71d5">PA14_PWM3_B</a>&nbsp;&nbsp;&nbsp;14</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
Change to sam7s.h By Justin Bennett, 2007/09/12<p>
<div class="fragment"><pre class="fragment">
 *
 * Revision 1.1  2007/09/12    jbennett
 * Branched from at91sam7x.h version 1.7
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="at91sam7s.h::FLASH_BASE" ref="23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&nbsp;&nbsp;&nbsp;0x100000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00051">51</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d35c1036b7f001b47306c58a18329400"></a><!-- doxytag: member="at91sam7s.h::RAM_BASE" ref="d35c1036b7f001b47306c58a18329400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAM_BASE&nbsp;&nbsp;&nbsp;0x200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00052">52</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91sam7s.h::TC_BASE" ref="06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&nbsp;&nbsp;&nbsp;0xFFFA0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer/counter base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00054">54</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5fded4883230158775d3eb6f987922be"></a><!-- doxytag: member="at91sam7s.h::UDP_BASE" ref="5fded4883230158775d3eb6f987922be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_BASE&nbsp;&nbsp;&nbsp;0xFFFB0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB device port base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00055">55</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="dc5197ae8715bf77a793b38331e3e94b"></a><!-- doxytag: member="at91sam7s.h::TWI_BASE" ref="dc5197ae8715bf77a793b38331e3e94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&nbsp;&nbsp;&nbsp;0xFFFB8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Two-wire interface base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00056">56</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91sam7s.h::USART0_BASE" ref="c0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&nbsp;&nbsp;&nbsp;0xFFFC0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00057">57</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91sam7s.h::USART1_BASE" ref="86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&nbsp;&nbsp;&nbsp;0xFFFC4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART 1 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00058">58</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>, and <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="7a62ac8f44be9303f9902c4dc6b9cee5"></a><!-- doxytag: member="at91sam7s.h::PWMC_BASE" ref="7a62ac8f44be9303f9902c4dc6b9cee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_BASE&nbsp;&nbsp;&nbsp;0xFFFCC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PWM controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00059">59</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b643f676ca8d6eae0b69f493697449b2"></a><!-- doxytag: member="at91sam7s.h::SSC_BASE" ref="b643f676ca8d6eae0b69f493697449b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_BASE&nbsp;&nbsp;&nbsp;0xFFFD4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial synchronous controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00060">60</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d06cb9e5985bd216a376f26f22303cd6"></a><!-- doxytag: member="at91sam7s.h::ADC_BASE" ref="d06cb9e5985bd216a376f26f22303cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&nbsp;&nbsp;&nbsp;0xFFFD8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ADC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00061">61</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="deaa49ab944c7dcae2a868b0450232c8"></a><!-- doxytag: member="at91sam7s.h::SPI0_BASE" ref="deaa49ab944c7dcae2a868b0450232c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&nbsp;&nbsp;&nbsp;0xFFFE0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI0 base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00062">62</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00096">At91Spi0Init()</a>, <a class="el" href="at91__spi_8c-source.html#l00257">At91SpiInit()</a>, <a class="el" href="at91__spi_8c-source.html#l00327">At91SpiInitChipSelects()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91sam7s.h::AIC_BASE" ref="73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&nbsp;&nbsp;&nbsp;0xFFFFF000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AIC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00064">64</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="942d53df0dfb2b8921ef4c7a61704c10"></a><!-- doxytag: member="at91sam7s.h::DBGU_BASE" ref="942d53df0dfb2b8921ef4c7a61704c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BASE&nbsp;&nbsp;&nbsp;0xFFFFF200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00065">65</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="54c038f709c7b1ceacc393de9789e401"></a><!-- doxytag: member="at91sam7s.h::PIOA_BASE" ref="54c038f709c7b1ceacc393de9789e401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOA_BASE&nbsp;&nbsp;&nbsp;0xFFFFF400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PIO A base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00066">66</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="at91sam7s.h::PMC_BASE" ref="4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PMC base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00067">67</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d19530570ec1dbb633f0cf23dca69024"></a><!-- doxytag: member="at91sam7s.h::RSTC_BASE" ref="d19530570ec1dbb633f0cf23dca69024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Resect controller register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00068">68</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f94adec5c52236a594efcca584d58dd4"></a><!-- doxytag: member="at91sam7s.h::RTT_BASE" ref="f94adec5c52236a594efcca584d58dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Realtime timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00069">69</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f00b86ba33a2cfe7bb100b4f01905f41"></a><!-- doxytag: member="at91sam7s.h::PIT_BASE" ref="f00b86ba33a2cfe7bb100b4f01905f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Periodic interval timer base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00070">70</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f99229879e6e3249a0ab9bcefcaf208b"></a><!-- doxytag: member="at91sam7s.h::WDT_BASE" ref="f99229879e6e3249a0ab9bcefcaf208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watch Dog register base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00071">71</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f61292b0e5c5bc4c19bb36503148aa34"></a><!-- doxytag: member="at91sam7s.h::VREG_BASE" ref="f61292b0e5c5bc4c19bb36503148aa34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_BASE&nbsp;&nbsp;&nbsp;0xFFFFFD60          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage regulator mode controller base address. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00072">72</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="09e33d5002e0b673237365ee9da38b77"></a><!-- doxytag: member="at91sam7s.h::MC_BASE" ref="09e33d5002e0b673237365ee9da38b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_BASE&nbsp;&nbsp;&nbsp;0xFFFFFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Memory controller base. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00073">73</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RPR_OFF" ref="9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00075">75</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="d417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RCR_OFF" ref="d417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&nbsp;&nbsp;&nbsp;0x00000104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00076">76</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TPR_OFF" ref="53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&nbsp;&nbsp;&nbsp;0x00000108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00077">77</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="cc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TCR_OFF" ref="cc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&nbsp;&nbsp;&nbsp;0x0000010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00078">78</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="18abbb766ae7630d80ef58533489acf9"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RNPR_OFF" ref="18abbb766ae7630d80ef58533489acf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNPR_OFF&nbsp;&nbsp;&nbsp;0x00000110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00079">79</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ea3a16fef442546c9de0ed7d936ca306"></a><!-- doxytag: member="at91sam7s.h::PERIPH_RNCR_OFF" ref="ea3a16fef442546c9de0ed7d936ca306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNCR_OFF&nbsp;&nbsp;&nbsp;0x00000114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00080">80</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="33c726860491bfa52d657db28820ac22"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TNPR_OFF" ref="33c726860491bfa52d657db28820ac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNPR_OFF&nbsp;&nbsp;&nbsp;0x00000118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next pointer register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00081">81</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="72382109184b7934b62da1522d5e3d4f"></a><!-- doxytag: member="at91sam7s.h::PERIPH_TNCR_OFF" ref="72382109184b7934b62da1522d5e3d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNCR_OFF&nbsp;&nbsp;&nbsp;0x0000011C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit next counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00082">82</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="df0969a953a3bccb702614a583258cc6"></a><!-- doxytag: member="at91sam7s.h::PERIPH_PTCR_OFF" ref="df0969a953a3bccb702614a583258cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTCR_OFF&nbsp;&nbsp;&nbsp;0x00000120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer control register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00083">83</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="9b8b8b39ce36ee513a98c01c8f120b75"></a><!-- doxytag: member="at91sam7s.h::PERIPH_PTSR_OFF" ref="9b8b8b39ce36ee513a98c01c8f120b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTSR_OFF&nbsp;&nbsp;&nbsp;0x00000124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PDC transfer status register offset. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00084">84</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="12b12457da932ae50e4d458ee84d74f8"></a><!-- doxytag: member="at91sam7s.h::PDC_RXTEN" ref="12b12457da932ae50e4d458ee84d74f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTEN&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00086">86</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="3dcf124d2fcec6d22229cc448e77327d"></a><!-- doxytag: member="at91sam7s.h::PDC_RXTDIS" ref="3dcf124d2fcec6d22229cc448e77327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTDIS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00087">87</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="e6665ed39ca65884beef3b32788f8ce8"></a><!-- doxytag: member="at91sam7s.h::PDC_TXTEN" ref="e6665ed39ca65884beef3b32788f8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTEN&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer enable. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00088">88</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="5cc11151483115a4839a482ce9558560"></a><!-- doxytag: member="at91sam7s.h::PDC_TXTDIS" ref="5cc11151483115a4839a482ce9558560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTDIS&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter transfer disable. 
<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00089">89</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

<p>Referenced by <a class="el" href="at91__spi_8c-source.html#l00617">At91SpiTransfer2()</a>.</p>

</div>
</div><p>
<a class="anchor" name="d49fdd639d2245c75c6b45c7d61e2548"></a><!-- doxytag: member="at91sam7s.h::DBGU_HAS_PDC" ref="d49fdd639d2245c75c6b45c7d61e2548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00091">91</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cfa7b7b88fa60dde8c8a6a5f810b1e9f"></a><!-- doxytag: member="at91sam7s.h::SPI_HAS_PDC" ref="cfa7b7b88fa60dde8c8a6a5f810b1e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00092">92</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0857e7c3721c00e65e379192bc3dd049"></a><!-- doxytag: member="at91sam7s.h::SSC_HAS_PDC" ref="0857e7c3721c00e65e379192bc3dd049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00093">93</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91sam7s.h::USART_HAS_PDC" ref="c8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00094">94</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2cddd14ad548eda82bff60187a62e37a"></a><!-- doxytag: member="at91sam7s.h::USART_HAS_MODE" ref="2cddd14ad548eda82bff60187a62e37a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_MODE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00095">95</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="169eb43a9587f3fbf6c5f87f9c8cf8d2"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_MULTIDRIVER" ref="169eb43a9587f3fbf6c5f87f9c8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_MULTIDRIVER          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00097">97</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0a5d1ad4bf6f92b4b612033cddd83185"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_PULLUP" ref="0a5d1ad4bf6f92b4b612033cddd83185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PULLUP          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00098">98</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="410aab2edfb45736f180a63a31b7488b"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_PERIPHERALSELECT" ref="410aab2edfb45736f180a63a31b7488b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PERIPHERALSELECT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00099">99</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="187a717abf2eb72d7c18c3a2e6035612"></a><!-- doxytag: member="at91sam7s.h::PIO_HAS_OUTPUTWRITEENABLE" ref="187a717abf2eb72d7c18c3a2e6035612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_OUTPUTWRITEENABLE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="at91sam7s_8h-source.html#l00100">100</a> of file <a class="el" href="at91sam7s_8h-source.html">at91sam7s.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
