<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="quad_bank_fir_sim/altera_avalon_sc_fifo.v" type="VERILOG" />
 <file path="quad_bank_fir_sim/auk_dspip_math_pkg_hpfir.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/auk_dspip_lib_pkg_hpfir.vhd" type="VHDL" />
 <file
   path="quad_bank_fir_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL" />
 <file
   path="quad_bank_fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL" />
 <file
   path="quad_bank_fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL" />
 <file path="quad_bank_fir_sim/auk_dspip_roundsat_hpfir.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/dspba_library_package.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/dspba_library.vhd" type="VHDL" />
 <file
   path="quad_bank_fir_sim/quad_bank_fir_rtl_u0_m0_wo0_wi0_ra1_count1_lut_lutmem.hex"
   type="HEX" />
 <file path="quad_bank_fir_sim/quad_bank_fir_rtl.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/quad_bank_fir_ast.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/quad_bank_fir.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/quad_bank_fir_nativelink.tcl" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_msim.tcl" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_tb.vhd" type="VHDL" />
 <file path="quad_bank_fir_sim/quad_bank_fir_mlab.m" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_model.m" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_coef_int.txt" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_input.txt" type="OTHER" />
 <file path="quad_bank_fir_sim/quad_bank_fir_param.txt" type="OTHER" />
 <topLevel name="quad_bank_fir" />
 <deviceFamily name="cycloneiii" />
</simPackage>
