Protel Design System Design Rule Check
PCB File : C:\PPG device\PPG_sensor\PPG_sensor.PcbDoc
Date     : 12/1/2021
Time     : 11:16:47 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=11.811mil) (Max=31.496mil) (Preferred=23.622mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.675mil < 10mil) Between Arc (2238.225mil,467.198mil) on Top Overlay And Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.675mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Arc (2331.496mil,1579.921mil) on Top Overlay And Pad D1-1(2321.654mil,1602.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.792mil < 10mil) Between Arc (2518.504mil,1630.118mil) on Top Overlay And Pad D1-1(2321.654mil,1602.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.792mil < 10mil) Between Arc (2518.504mil,1630.118mil) on Top Overlay And Pad D1-2(2321.654mil,1657.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Arc (2518.504mil,1630.118mil) on Top Overlay And Pad Y_LED1-2(2577.559mil,1651.792mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Arc (2518.504mil,486.221mil) on Top Overlay And Pad D6-1(2518.504mil,508.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2518.504mil,536.418mil) on Top Overlay And Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2518.504mil,536.418mil) on Top Overlay And Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (2518.504mil,536.418mil) on Top Overlay And Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2518.504mil,536.418mil) on Top Overlay And Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4215.945mil,1630.118mil) on Top Overlay And Pad U3-11(4264.567mil,1555.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.444mil < 10mil) Between Arc (575.591mil,1673.426mil) on Top Overlay And Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Arc (767.96mil,568.711mil) on Top Overlay And Pad G_LED5-2(713.674mil,653.619mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.71mil < 10mil) Between Arc (817.913mil,250.984mil) on Top Overlay And Pad R_LED4-2(839.567mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.319mil < 10mil) Between Arc (829.206mil,443.157mil) on Top Overlay And Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.319mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (829.206mil,443.157mil) on Top Overlay And Pad R_LED4-2(839.567mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.395mil < 10mil) Between Arc (861.024mil,1630.118mil) on Top Overlay And Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,1630.118mil) on Top Overlay And Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,1630.118mil) on Top Overlay And Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,1630.118mil) on Top Overlay And Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad G_LED4-1(839.37mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad G_LED4-2(882.677mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad G_LED5-1(744.297mil,684.242mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad G_LED5-2(713.674mil,653.619mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad R_LED4-1(882.874mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.024mil,536.418mil) on Top Overlay And Pad R_LED4-2(839.567mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad G_LED4-1(839.37mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad G_LED4-2(882.677mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad G_LED5-1(744.297mil,684.242mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.528mil < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad G_LED5-2(713.674mil,653.619mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.407mil < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad R_LED4-1(882.874mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Arc (861.221mil,536.417mil) on Top Overlay And Pad R_LED4-2(839.567mil,349.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (894.859mil,628.152mil) on Top Overlay And Pad G_LED4-2(882.677mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.307mil < 10mil) Between Arc (904.331mil,821.85mil) on Top Overlay And Pad G_LED4-2(882.677mil,723.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2223.228mil,1649.803mil)(2223.229mil,1579.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2225.197mil,1592.717mil)(2420.079mil,1592.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2242.913mil,1649.803mil)(2242.914mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2262.598mil,1579.921mil)(2262.598mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2282.283mil,1579.921mil)(2282.284mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2301.968mil,1579.921mil)(2301.969mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2321.653mil,1579.921mil)(2321.653mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2341.338mil,1649.803mil)(2341.338mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2361.023mil,1579.922mil)(2361.023mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2380.708mil,1649.803mil)(2380.709mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2400.393mil,1649.803mil)(2400.393mil,1579.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(2321.654mil,1602.559mil) on Top Layer And Track (2420.078mil,1579.922mil)(2420.079mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Text "G_LED1" (2245mil,1681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2223.228mil,1649.803mil)(2223.229mil,1579.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2225.197mil,1667.52mil)(2418.11mil,1667.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2233.071mil,1649.803mil)(2233.071mil,1630.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2242.913mil,1649.803mil)(2242.914mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2252.756mil,1630.118mil)(2252.756mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.558mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2262.598mil,1579.921mil)(2262.598mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2272.441mil,1630.118mil)(2272.441mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.989mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2282.283mil,1579.921mil)(2282.284mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.204mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2292.126mil,1649.803mil)(2292.126mil,1630.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.419mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2301.968mil,1579.921mil)(2301.969mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2311.811mil,1649.803mil)(2311.811mil,1630.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.849mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2321.653mil,1579.921mil)(2321.653mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2331.496mil,1649.803mil)(2331.496mil,1630.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.28mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2341.338mil,1649.803mil)(2341.338mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.494mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2351.181mil,1649.803mil)(2351.181mil,1630.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.71mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2361.023mil,1579.922mil)(2361.023mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.925mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2370.866mil,1630.118mil)(2370.866mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mil < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2380.708mil,1649.803mil)(2380.709mil,1579.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2390.551mil,1649.803mil)(2390.551mil,1630.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2400.393mil,1649.803mil)(2400.393mil,1579.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2410.236mil,1630.118mil)(2410.236mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2321.654mil,1657.677mil) on Top Layer And Track (2420.078mil,1579.922mil)(2420.079mil,1649.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2468.307mil,1718.701mil)(2538.189mil,1718.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2468.307mil,1738.386mil)(2538.189mil,1738.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.419mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2468.307mil,1797.441mil)(2538.189mil,1797.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.849mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2468.307mil,1817.126mil)(2538.189mil,1817.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1728.544mil)(2538.189mil,1728.544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1748.229mil)(2538.189mil,1748.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.774mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1767.914mil)(2538.189mil,1767.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.204mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1787.599mil)(2538.189mil,1787.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1807.284mil)(2538.189mil,1807.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1826.969mil)(2538.189mil,1826.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.494mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1846.654mil)(2538.189mil,1846.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.925mil < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1866.339mil)(2538.189mil,1866.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1886.024mil)(2538.189mil,1886.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2518.504mil,1905.709mil)(2538.189mil,1905.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2546.063mil,1817.126mil) on Top Layer And Track (2555.906mil,1720.67mil)(2555.906mil,1913.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(2518.504mil,508.858mil) on Top Layer And Text "D6" (2489mil,518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(2518.504mil,508.858mil) on Top Layer And Track (2479.134mil,493.111mil)(2479.134mil,579.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.514mil < 10mil) Between Pad D6-1(2518.504mil,508.858mil) on Top Layer And Track (2500.787mil,499.016mil)(2536.22mil,499.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-1(2518.504mil,508.858mil) on Top Layer And Track (2557.874mil,493.111mil)(2557.874mil,579.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.712mil < 10mil) Between Pad D6-2(2518.504mil,563.977mil) on Top Layer And Text "D6" (2489mil,518mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(2518.504mil,563.977mil) on Top Layer And Track (2479.134mil,493.111mil)(2479.134mil,579.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(2518.504mil,563.977mil) on Top Layer And Track (2500.787mil,573.819mil)(2536.221mil,573.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(2518.504mil,563.977mil) on Top Layer And Track (2557.874mil,493.111mil)(2557.874mil,579.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.67mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Text "G_LED4" (769.803mil,835.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.67mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.539mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (790.231mil,590.982mil)(826.422mil,627.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.539mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,625mil)(872.835mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,644.685mil)(872.835mil,644.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,664.37mil)(872.835mil,664.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,664.37mil)(872.835mil,664.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,684.055mil)(872.835mil,684.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,703.74mil)(872.835mil,703.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,723.425mil)(872.835mil,723.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,743.11mil)(872.835mil,743.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,762.795mil)(872.835mil,762.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,782.48mil)(872.835mil,782.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,802.165mil)(872.835mil,802.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (821.654mil,821.85mil)(872.835mil,821.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,634.842mil)(870.866mil,634.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,654.528mil)(870.866mil,654.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,674.212mil)(870.866mil,674.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,693.898mil)(870.866mil,693.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,713.583mil)(870.866mil,713.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,733.268mil)(870.866mil,733.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,752.953mil)(870.866mil,752.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,772.638mil)(870.866mil,772.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,792.323mil)(870.866mil,792.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad G_LED4-1(839.37mil,723.425mil) on Top Layer And Track (861.024mil,812.008mil)(870.866mil,812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,625mil)(872.835mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,644.685mil)(872.835mil,644.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,664.37mil)(872.835mil,664.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,664.37mil)(872.835mil,664.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,684.055mil)(872.835mil,684.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,703.74mil)(872.835mil,703.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,723.425mil)(872.835mil,723.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,743.11mil)(872.835mil,743.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,762.795mil)(872.835mil,762.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,782.48mil)(872.835mil,782.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,802.165mil)(872.835mil,802.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (821.654mil,821.85mil)(872.835mil,821.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,634.842mil)(870.866mil,634.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,654.528mil)(870.866mil,654.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,674.212mil)(870.866mil,674.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,693.898mil)(870.866mil,693.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,713.583mil)(870.866mil,713.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,733.268mil)(870.866mil,733.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,752.953mil)(870.866mil,752.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,772.638mil)(870.866mil,772.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,792.323mil)(870.866mil,792.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED4-2(882.677mil,723.425mil) on Top Layer And Track (861.024mil,812.008mil)(870.866mil,812.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (651.037mil,730.176mil)(687.227mil,766.366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (659.389mil,724.608mil)(666.348mil,731.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (664.956mil,716.256mil)(701.147mil,752.447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (673.308mil,710.689mil)(680.268mil,717.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (678.876mil,702.337mil)(715.066mil,738.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (678.876mil,702.337mil)(715.066mil,738.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (687.227mil,696.769mil)(694.187mil,703.729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (692.795mil,688.418mil)(728.986mil,724.608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (701.147mil,682.85mil)(708.106mil,689.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (706.715mil,674.498mil)(742.905mil,710.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (715.066mil,668.931mil)(722.026mil,675.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (720.634mil,660.579mil)(756.824mil,696.769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (728.986mil,655.011mil)(735.945mil,661.971mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (734.553mil,646.659mil)(770.744mil,682.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (742.905mil,641.092mil)(749.865mil,648.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (748.473mil,632.74mil)(784.663mil,668.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (756.824mil,627.172mil)(763.784mil,634.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (762.392mil,618.82mil)(798.583mil,655.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (770.744mil,613.253mil)(777.703mil,620.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (776.312mil,604.901mil)(812.502mil,641.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.595mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (784.663mil,599.333mil)(791.623mil,606.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (790.231mil,590.982mil)(826.422mil,627.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mil < 10mil) Between Pad G_LED5-1(744.297mil,684.242mil) on Top Layer And Track (821.654mil,625mil)(872.835mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.107mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Text "G_LED5" (588mil,689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.107mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (651.037mil,730.176mil)(687.227mil,766.366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.691mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (659.389mil,724.608mil)(666.348mil,731.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (664.956mil,716.256mil)(701.147mil,752.447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.582mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (673.308mil,710.689mil)(680.268mil,717.648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.567mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (678.876mil,702.337mil)(715.066mil,738.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.567mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (678.876mil,702.337mil)(715.066mil,738.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.472mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (687.227mil,696.769mil)(694.187mil,703.729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.458mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (692.795mil,688.418mil)(728.986mil,724.608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.363mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (701.147mil,682.85mil)(708.106mil,689.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.349mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (706.715mil,674.498mil)(742.905mil,710.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.254mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (715.066mil,668.931mil)(722.026mil,675.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.239mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (720.634mil,660.579mil)(756.824mil,696.769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.904mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (728.986mil,655.011mil)(735.945mil,661.971mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.13mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (734.553mil,646.659mil)(770.744mil,682.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (742.905mil,641.092mil)(749.865mil,648.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (748.473mil,632.74mil)(784.663mil,668.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (756.824mil,627.172mil)(763.784mil,634.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (762.392mil,618.82mil)(798.583mil,655.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (770.744mil,613.253mil)(777.703mil,620.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (776.312mil,604.901mil)(812.502mil,641.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.027mil < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (784.663mil,599.333mil)(791.623mil,606.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad G_LED5-2(713.674mil,653.619mil) on Top Layer And Track (790.231mil,590.982mil)(826.422mil,627.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2499.41mil,2633.973mil)(2499.41mil,2723.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2499.41mil,2633.973mil)(2549.41mil,2633.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2504.41mil,2673.973mil)(2504.41mil,2703.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2504.41mil,2673.973mil)(2544.41mil,2673.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2544.41mil,2673.973mil)(2544.41mil,2703.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R1-1(2524.41mil,2653.973mil) on Bottom Layer And Track (2549.41mil,2633.973mil)(2549.41mil,2743.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (1011.176mil,1704.453mil)(1046.531mil,1739.808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (947.537mil,1768.093mil)(1011.176mil,1704.453mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (965.214mil,1757.486mil)(986.427mil,1736.273mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (968.75mil,1817.59mil)(1046.531mil,1739.808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (986.427mil,1736.273mil)(1014.712mil,1764.557mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R11-1(1014.712mil,1736.273mil) on Bottom Layer And Track (993.498mil,1785.77mil)(1014.712mil,1764.557mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Text "H_R11" (979.331mil,1687.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (933.394mil,1782.235mil)(947.537mil,1768.093mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (933.394mil,1782.235mil)(968.75mil,1817.59mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (947.537mil,1768.093mil)(1011.176mil,1704.453mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (965.214mil,1757.486mil)(986.427mil,1736.273mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (965.214mil,1757.486mil)(993.498mil,1785.77mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (968.75mil,1817.59mil)(1046.531mil,1739.808mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R11-2(964.163mil,1786.828mil) on Bottom Layer And Track (993.498mil,1785.77mil)(1014.712mil,1764.557mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2499.41mil,2633.973mil)(2499.41mil,2723.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2499.41mil,2723.973mil)(2499.41mil,2743.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2499.41mil,2743.973mil)(2549.41mil,2743.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2504.41mil,2673.973mil)(2504.41mil,2703.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2504.41mil,2703.973mil)(2544.41mil,2703.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2544.41mil,2673.973mil)(2544.41mil,2703.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad H_R1-2(2524.414mil,2725.465mil) on Bottom Layer And Track (2549.41mil,2633.973mil)(2549.41mil,2743.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4385.236mil,409.57mil)(4385.236mil,519.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4385.236mil,409.57mil)(4435.236mil,409.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4390.236mil,449.57mil)(4390.236mil,479.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4390.236mil,449.57mil)(4430.236mil,449.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4430.236mil,449.57mil)(4430.236mil,479.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4435.236mil,409.57mil)(4435.236mil,429.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R23-2(4410.232mil,428.079mil) on Bottom Layer And Track (4435.236mil,429.57mil)(4435.236mil,519.57mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R24-2(4253.811mil,460.626mil) on Bottom Layer And Track (4202.32mil,440.63mil)(4232.32mil,440.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R24-2(4253.811mil,460.626mil) on Bottom Layer And Track (4202.32mil,480.63mil)(4232.32mil,480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R24-2(4253.811mil,460.626mil) on Bottom Layer And Track (4232.32mil,440.63mil)(4232.32mil,480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2375.591mil,1575.909mil)(2375.591mil,1685.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2375.591mil,1575.909mil)(2425.591mil,1575.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2380.591mil,1615.909mil)(2380.591mil,1645.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2380.591mil,1615.909mil)(2420.591mil,1615.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2420.591mil,1615.909mil)(2420.591mil,1645.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2425.591mil,1575.909mil)(2425.591mil,1595.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R4-2(2400.586mil,1594.417mil) on Bottom Layer And Track (2425.591mil,1595.909mil)(2425.591mil,1685.909mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2463.704mil,1790.748mil)(2573.704mil,1790.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2483.704mil,1740.748mil)(2573.704mil,1740.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2503.704mil,1745.748mil)(2533.704mil,1745.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2503.704mil,1785.748mil)(2533.704mil,1785.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2533.704mil,1745.748mil)(2533.704mil,1785.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad H_R6-1(2553.704mil,1765.748mil) on Bottom Layer And Track (2573.704mil,1740.748mil)(2573.704mil,1790.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2460.751mil,1436.614mil)(2460.751mil,1486.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2460.751mil,1436.614mil)(2480.751mil,1436.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2460.751mil,1486.614mil)(2570.751mil,1486.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2480.751mil,1436.614mil)(2570.751mil,1436.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2500.751mil,1441.614mil)(2500.751mil,1481.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2500.751mil,1441.614mil)(2530.751mil,1441.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad H_R7-2(2479.26mil,1461.619mil) on Bottom Layer And Track (2500.751mil,1481.614mil)(2530.751mil,1481.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mil < 10mil) Between Pad IR_LED1-1(2540.177mil,1659.646mil) on Top Layer And Track (2526.378mil,1646.851mil)(2526.378mil,1672.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.459mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Text "IR_LED2" (561mil,1522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (575.591mil,1590.748mil)(575.591mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.637mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (585.433mil,1630.118mil)(585.433mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.637mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (595.276mil,1590.748mil)(595.276mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (605.118mil,1639.961mil)(605.118mil,1630.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (614.961mil,1641.929mil)(614.961mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (624.803mil,1630.118mil)(624.803mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (634.646mil,1641.929mil)(634.646mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (644.488mil,1630.118mil)(644.488mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (654.331mil,1590.748mil)(654.331mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (664.173mil,1630.118mil)(664.173mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (674.016mil,1641.929mil)(674.016mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (683.858mil,1630.118mil)(683.858mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (693.701mil,1641.929mil)(693.701mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (703.543mil,1630.118mil)(703.543mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (713.386mil,1590.748mil)(713.386mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (723.229mil,1630.118mil)(723.229mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (733.071mil,1641.929mil)(733.071mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (733.071mil,1641.929mil)(733.071mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (742.913mil,1630.118mil)(742.913mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (752.756mil,1590.748mil)(752.756mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (762.598mil,1630.118mil)(762.598mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-1(674.016mil,1608.465mil) on Top Layer And Track (772.441mil,1641.929mil)(772.441mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (575.591mil,1590.748mil)(575.591mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (585.433mil,1630.118mil)(585.433mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (595.276mil,1590.748mil)(595.276mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (605.118mil,1639.961mil)(605.118mil,1630.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (614.961mil,1641.929mil)(614.961mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (624.803mil,1630.118mil)(624.803mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (634.646mil,1641.929mil)(634.646mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (644.488mil,1630.118mil)(644.488mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (654.331mil,1590.748mil)(654.331mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (664.173mil,1630.118mil)(664.173mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (674.016mil,1641.929mil)(674.016mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (683.858mil,1630.118mil)(683.858mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (693.701mil,1641.929mil)(693.701mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (703.543mil,1630.118mil)(703.543mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (713.386mil,1590.748mil)(713.386mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (723.229mil,1630.118mil)(723.229mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (733.071mil,1641.929mil)(733.071mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (733.071mil,1641.929mil)(733.071mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (742.913mil,1630.118mil)(742.913mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (752.756mil,1590.748mil)(752.756mil,1641.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (762.598mil,1630.118mil)(762.598mil,1639.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED2-2(674.016mil,1651.772mil) on Top Layer And Track (772.441mil,1641.929mil)(772.441mil,1590.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2250.278mil,438.1mil)(2269.865mil,390.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2260.125mil,440.048mil)(2263.892mil,430.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2268.465mil,445.633mil)(2288.051mil,398.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2278.312mil,447.581mil)(2282.078mil,438.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2286.652mil,453.166mil)(2306.238mil,405.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2296.498mil,455.114mil)(2300.265mil,446.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2304.838mil,460.699mil)(2324.425mil,413.414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2314.685mil,462.647mil)(2318.451mil,453.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2323.025mil,468.232mil)(2342.611mil,420.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2332.872mil,470.18mil)(2336.638mil,461.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2341.211mil,475.765mil)(2360.798mil,428.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2351.058mil,477.713mil)(2354.825mil,468.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2359.398mil,483.298mil)(2378.984mil,436.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2369.245mil,485.246mil)(2373.011mil,476.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2377.585mil,490.832mil)(2397.171mil,443.546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2387.431mil,492.779mil)(2391.198mil,483.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2395.771mil,498.365mil)(2415.358mil,451.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2395.771mil,498.365mil)(2415.358mil,451.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2405.618mil,500.313mil)(2409.384mil,491.219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2413.958mil,505.898mil)(2433.544mil,458.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.599mil < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2423.805mil,507.846mil)(2427.571mil,498.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.599mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-1(2354.018mil,444.848mil) on Top Layer And Track (2432.144mil,513.431mil)(2451.731mil,466.146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2250.278mil,438.1mil)(2269.865mil,390.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.691mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2260.125mil,440.048mil)(2263.892mil,430.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2268.465mil,445.633mil)(2288.051mil,398.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.582mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2278.312mil,447.581mil)(2282.078mil,438.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.567mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2286.652mil,453.166mil)(2306.238mil,405.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.472mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2296.498mil,455.114mil)(2300.265mil,446.021mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.458mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2304.838mil,460.699mil)(2324.425mil,413.414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.458mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.363mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2314.685mil,462.647mil)(2318.451mil,453.554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.349mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2323.025mil,468.232mil)(2342.611mil,420.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.254mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2332.872mil,470.18mil)(2336.638mil,461.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.239mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2341.211mil,475.765mil)(2360.798mil,428.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2351.058mil,477.713mil)(2354.825mil,468.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.13mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2359.398mil,483.298mil)(2378.984mil,436.013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2369.245mil,485.246mil)(2373.011mil,476.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2377.585mil,490.832mil)(2397.171mil,443.546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2387.431mil,492.779mil)(2391.198mil,483.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2395.771mil,498.365mil)(2415.358mil,451.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2395.771mil,498.365mil)(2415.358mil,451.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2405.618mil,500.313mil)(2409.384mil,491.219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2413.958mil,505.898mil)(2433.544mil,458.613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.027mil < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2423.805mil,507.846mil)(2427.571mil,498.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED3-2(2337.445mil,484.858mil) on Top Layer And Track (2432.144mil,513.431mil)(2451.731mil,466.146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.289mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Text "IR_LED5" (551mil,377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.289mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (631.55mil,362.424mil)(667.741mil,326.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (645.469mil,376.344mil)(681.66mil,340.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (659.389mil,390.263mil)(695.579mil,354.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (659.389mil,390.263mil)(695.579mil,354.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.637mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (666.348mil,341.545mil)(673.308mil,334.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.637mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (673.308mil,404.183mil)(709.499mil,367.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (680.268mil,355.465mil)(687.228mil,348.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (687.227mil,418.102mil)(723.418mil,381.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (694.187mil,369.384mil)(701.147mil,362.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (701.147mil,432.022mil)(737.338mil,395.831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (708.107mil,383.303mil)(715.066mil,376.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (715.066mil,445.941mil)(751.257mil,409.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (722.026mil,397.223mil)(728.986mil,390.263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (728.986mil,459.86mil)(765.176mil,423.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (735.946mil,411.142mil)(742.905mil,404.183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (742.905mil,473.78mil)(779.096mil,437.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (749.865mil,425.062mil)(756.825mil,418.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (756.825mil,487.699mil)(793.015mil,451.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (763.784mil,438.981mil)(770.744mil,432.022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (770.744mil,501.619mil)(806.935mil,465.428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.369mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (772.638mil,548.229mil)(772.638mil,497.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (777.704mil,452.901mil)(784.664mil,445.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad IR_LED5-1(713.675mil,419.494mil) on Top Layer And Track (791.623mil,466.82mil)(798.583mil,459.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.255mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Text "IR_LED5" (551mil,377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (631.55mil,362.424mil)(667.741mil,326.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (645.469mil,376.344mil)(681.66mil,340.153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (659.389mil,390.263mil)(695.579mil,354.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (659.389mil,390.263mil)(695.579mil,354.073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (666.348mil,341.545mil)(673.308mil,334.586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.969mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (673.308mil,404.183mil)(709.499mil,367.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (680.268mil,355.465mil)(687.228mil,348.505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (687.227mil,418.102mil)(723.418mil,381.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (694.187mil,369.384mil)(701.147mil,362.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.258mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (701.147mil,432.022mil)(737.338mil,395.831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (708.107mil,383.303mil)(715.066mil,376.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.387mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (715.066mil,445.941mil)(751.257mil,409.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (722.026mil,397.223mil)(728.986mil,390.263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.516mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (728.986mil,459.86mil)(765.176mil,423.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (735.946mil,411.142mil)(742.905mil,404.183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.644mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (742.905mil,473.78mil)(779.096mil,437.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.411mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (749.865mil,425.062mil)(756.825mil,418.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.411mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (756.825mil,487.699mil)(793.015mil,451.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.54mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (763.784mil,438.981mil)(770.744mil,432.022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.54mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (770.744mil,501.619mil)(806.935mil,465.428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.668mil < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (777.704mil,452.901mil)(784.664mil,445.941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IR_LED5-2(744.297mil,388.872mil) on Top Layer And Track (791.623mil,466.82mil)(798.583mil,459.86mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2477.287mil,2485.63mil)(2587.287mil,2485.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2497.287mil,2435.63mil)(2587.287mil,2435.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2517.287mil,2440.63mil)(2547.287mil,2440.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2517.287mil,2480.63mil)(2547.287mil,2480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2547.287mil,2440.63mil)(2547.287mil,2480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad P_R1-1(2567.287mil,2460.63mil) on Bottom Layer And Track (2587.287mil,2435.63mil)(2587.287mil,2485.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2477.287mil,2435.63mil)(2477.287mil,2485.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2477.287mil,2435.63mil)(2497.287mil,2435.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2477.287mil,2485.63mil)(2587.287mil,2485.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2497.287mil,2435.63mil)(2587.287mil,2435.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2517.287mil,2440.63mil)(2517.287mil,2480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2517.287mil,2440.63mil)(2547.287mil,2440.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad P_R1-2(2495.795mil,2460.635mil) on Bottom Layer And Track (2517.287mil,2480.63mil)(2547.287mil,2480.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2343.73mil,166.477mil)(2426.879mil,132.036mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2344.387mil,220.325mil)(2446.013mil,178.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2364.121mil,163.443mil)(2391.838mil,151.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2379.428mil,200.398mil)(2407.145mil,188.917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.22mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2391.838mil,151.962mil)(2407.145mil,188.917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.22mil < 10mil) Between Pad P_R17-1(2417.969mil,162.786mil) on Bottom Layer And Track (2426.879mil,132.036mil)(2446.013mil,178.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2325.252mil,174.131mil)(2343.73mil,166.477mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2325.252mil,174.131mil)(2344.387mil,220.325mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2343.73mil,166.477mil)(2426.879mil,132.036mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2344.387mil,220.325mil)(2446.013mil,178.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2364.121mil,163.443mil)(2379.428mil,200.398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.978mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2364.121mil,163.443mil)(2391.838mil,151.962mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad P_R17-2(2351.921mil,190.149mil) on Bottom Layer And Track (2379.428mil,200.398mil)(2407.145mil,188.917mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2833.613mil,364.269mil)(2875.708mil,465.895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2853.539mil,399.31mil)(2865.02mil,427.027mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.22mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2865.02mil,427.027mil)(2901.975mil,411.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.22mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2875.708mil,465.895mil)(2921.902mil,446.761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2887.46mil,363.612mil)(2921.902mil,446.761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R19-1(2891.151mil,437.851mil) on Bottom Layer And Track (2890.495mil,384.003mil)(2901.975mil,411.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2833.613mil,364.269mil)(2875.708mil,465.895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2833.613mil,364.269mil)(2879.807mil,345.135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2853.539mil,399.31mil)(2865.02mil,427.027mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2853.539mil,399.31mil)(2890.495mil,384.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2879.807mil,345.135mil)(2887.46mil,363.612mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2887.46mil,363.612mil)(2921.902mil,446.761mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad P_R19-2(2863.788mil,371.803mil) on Bottom Layer And Track (2890.495mil,384.003mil)(2901.975mil,411.72mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Text "P_R6" (2554.134mil,1284.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2466.65mil,1224.016mil)(2466.65mil,1274.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2466.65mil,1224.016mil)(2576.65mil,1224.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2466.65mil,1274.016mil)(2556.65mil,1274.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2506.65mil,1229.016mil)(2506.65mil,1269.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2506.65mil,1229.016mil)(2536.65mil,1229.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad P_R6-1(2486.65mil,1249.016mil) on Bottom Layer And Track (2506.65mil,1269.016mil)(2536.65mil,1269.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(1842.52mil,533.268mil) on Bottom Layer And Track (1802.953mil,291.339mil)(1802.953mil,533.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(1842.52mil,533.268mil) on Bottom Layer And Track (1802.953mil,533.268mil)(1802.953mil,775.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(1842.52mil,533.268mil) on Bottom Layer And Track (1802.959mil,533.274mil)(1895.086mil,533.274mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(1842.52mil,533.268mil) on Bottom Layer And Track (1895.086mil,291.276mil)(1895.086mil,533.274mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-3(1842.52mil,533.268mil) on Bottom Layer And Track (1895.086mil,291.276mil)(1895.086mil,775.19mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-5(1842.52mil,333.268mil) on Bottom Layer And Track (1802.953mil,291.339mil)(1802.953mil,533.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-5(1842.52mil,333.268mil) on Bottom Layer And Track (1802.953mil,333.268mil)(1895.086mil,333.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-5(1842.52mil,333.268mil) on Bottom Layer And Track (1895.086mil,291.276mil)(1895.086mil,533.274mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P12-5(1842.52mil,333.268mil) on Bottom Layer And Track (1895.086mil,291.276mil)(1895.086mil,775.19mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad P15-2(1537.008mil,633.268mil) on Bottom Layer And Track (1484.456mil,291.276mil)(1484.456mil,775.19mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad P15-2(1537.008mil,633.268mil) on Bottom Layer And Track (1484.456mil,633.268mil)(1576.575mil,633.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-2(1537.008mil,633.268mil) on Bottom Layer And Track (1576.575mil,291.339mil)(1576.575mil,775.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad P5-4(1947.638mil,1526.969mil) on Bottom Layer And Track (1895.086mil,1384.977mil)(1895.086mil,1626.975mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad P5-4(1947.638mil,1526.969mil) on Bottom Layer And Track (1895.086mil,1384.977mil)(1895.086mil,1868.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.948mil < 10mil) Between Pad P5-4(1947.638mil,1526.969mil) on Bottom Layer And Track (1895.086mil,1526.969mil)(1987.205mil,1526.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-4(1947.638mil,1526.969mil) on Bottom Layer And Track (1987.205mil,1385.04mil)(1987.205mil,1868.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-5(1842.52mil,1426.969mil) on Bottom Layer And Track (1802.953mil,1385.04mil)(1802.953mil,1626.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-5(1842.52mil,1426.969mil) on Bottom Layer And Track (1802.953mil,1426.969mil)(1895.086mil,1426.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-5(1842.52mil,1426.969mil) on Bottom Layer And Track (1895.086mil,1384.977mil)(1895.086mil,1626.975mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-5(1842.52mil,1426.969mil) on Bottom Layer And Track (1895.086mil,1384.977mil)(1895.086mil,1868.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,250.984mil)(900.591mil,250.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,270.67mil)(900.591mil,270.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,290.355mil)(900.591mil,290.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,310.04mil)(900.591mil,310.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,329.725mil)(900.591mil,329.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,349.41mil)(900.591mil,349.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,369.095mil)(900.591mil,369.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,388.78mil)(900.591mil,388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,408.465mil)(900.591mil,408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,408.465mil)(900.591mil,408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,428.15mil)(900.591mil,428.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (849.409mil,447.835mil)(900.591mil,447.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.238mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,260.827mil)(861.221mil,260.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.223mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,280.512mil)(861.22mil,280.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.208mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,300.197mil)(861.221mil,300.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.193mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,319.882mil)(861.221mil,319.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.178mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,339.567mil)(861.221mil,339.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.163mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,359.252mil)(861.221mil,359.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.163mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.148mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,378.937mil)(861.221mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.148mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,398.622mil)(861.221mil,398.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.118mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,418.307mil)(861.221mil,418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.103mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (851.378mil,437.992mil)(861.221mil,437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.336mil < 10mil) Between Pad R_LED4-1(882.874mil,349.409mil) on Top Layer And Track (896.019mil,445.941mil)(932.21mil,482.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,250.984mil)(900.591mil,250.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,270.67mil)(900.591mil,270.67mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.538mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,290.355mil)(900.591mil,290.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.293mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,310.04mil)(900.591mil,310.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.048mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,329.725mil)(900.591mil,329.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,349.41mil)(900.591mil,349.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.558mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,369.095mil)(900.591mil,369.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,388.78mil)(900.591mil,388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,408.465mil)(900.591mil,408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,408.465mil)(900.591mil,408.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,428.15mil)(900.591mil,428.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (849.409mil,447.835mil)(900.591mil,447.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.867mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,260.827mil)(861.221mil,260.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.622mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,280.512mil)(861.22mil,280.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.377mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,300.197mil)(861.221mil,300.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.131mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,319.882mil)(861.221mil,319.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.886mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,339.567mil)(861.221mil,339.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.641mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,359.252mil)(861.221mil,359.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,378.937mil)(861.221mil,378.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,398.622mil)(861.221mil,398.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,418.307mil)(861.221mil,418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mil < 10mil) Between Pad R_LED4-2(839.567mil,349.409mil) on Top Layer And Track (851.378mil,437.992mil)(861.221mil,437.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.681mil < 10mil) Between Pad SW1-1(766.535mil,2409.646mil) on Multi-Layer And Track (687.806mil,2416.545mil)(737.02mil,2416.545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.752mil < 10mil) Between Pad SW1-1(766.535mil,2409.646mil) on Multi-Layer And Track (797.046mil,2416.535mil)(834.449mil,2416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.056mil < 10mil) Between Pad SW1-2(864.961mil,2409.646mil) on Multi-Layer And Track (797.046mil,2416.535mil)(834.449mil,2416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.552mil < 10mil) Between Pad SW1-2(864.961mil,2409.646mil) on Multi-Layer And Track (895.471mil,2416.535mil)(932.874mil,2416.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.845mil < 10mil) Between Pad U1-1(2479.124mil,2620.079mil) on Top Layer And Track (2513.386mil,2606.299mil)(2539.37mil,2606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-6(4154.331mil,413.386mil) on Top Layer And Track (4142.52mil,383.465mil)(4142.52mil,679.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U4-6(4154.331mil,413.386mil) on Top Layer And Track (4142.52mil,383.465mil)(4296.063mil,383.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad U4-7(4284.252mil,413.386mil) on Top Layer And Track (4142.52mil,383.465mil)(4296.063mil,383.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-7(4284.252mil,413.386mil) on Top Layer And Track (4296.063mil,383.465mil)(4296.064mil,679.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room PPG_sensor (Bounding Region = (0mil, 1060mil, 37030mil, 8660.118mil) (InComponentClass('PPG_sensor'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02