# CPU
A 5 stage pipeline CPU on MIPS instruction sets written in 2015 spring.

Features: Three-level cache, fully bypassing, 2-level GAP branch predictor.
