Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  1 01:39:16 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_out_mod/my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49)
-------------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.186        0.000                      0                   40        0.308        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.186        0.000                      0                   40        0.308        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 2.083ns (72.820%)  route 0.777ns (27.180%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.954 r  MY_DIV/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.954    MY_DIV/count_reg[24]_i_1_n_6
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[25]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y8          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 1.979ns (71.795%)  route 0.777ns (28.205%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.631    MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.850 r  MY_DIV/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.850    MY_DIV/count_reg[24]_i_1_n_7
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[24]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y8          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 1.966ns (71.661%)  route 0.777ns (28.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.837 r  MY_DIV/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.837    MY_DIV/count_reg[20]_i_1_n_6
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[21]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.958ns (71.578%)  route 0.777ns (28.422%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.829 r  MY_DIV/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.829    MY_DIV/count_reg[20]_i_1_n_4
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[23]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.882ns (70.766%)  route 0.777ns (29.234%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.753 r  MY_DIV/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.753    MY_DIV/count_reg[20]_i_1_n_5
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[22]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.862ns (70.544%)  route 0.777ns (29.456%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.733 r  MY_DIV/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.733    MY_DIV/count_reg[20]_i_1_n_7
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.793    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[20]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)        0.109    15.140    MY_DIV/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.849ns (70.399%)  route 0.777ns (29.601%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.720 r  MY_DIV/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.720    MY_DIV/count_reg[16]_i_1_n_6
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.453    14.794    MY_DIV/clk
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[17]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)        0.109    15.141    MY_DIV/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.841ns (70.308%)  route 0.777ns (29.692%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.712 r  MY_DIV/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.712    MY_DIV/count_reg[16]_i_1_n_4
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.453    14.794    MY_DIV/clk
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[19]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)        0.109    15.141    MY_DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.765ns (69.421%)  route 0.777ns (30.579%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.636 r  MY_DIV/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.636    MY_DIV/count_reg[16]_i_1_n_5
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.453    14.794    MY_DIV/clk
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[18]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)        0.109    15.141    MY_DIV/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.745ns (69.178%)  route 0.777ns (30.822%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.572     5.093    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.777     6.389    MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.046 r  MY_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.046    MY_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.163 r  MY_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    MY_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  MY_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.280    MY_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  MY_DIV/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    MY_DIV/count_reg[12]_i_1__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.616 r  MY_DIV/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.616    MY_DIV/count_reg[16]_i_1_n_7
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.453    14.794    MY_DIV/clk
    SLICE_X56Y6          FDRE                                         r  MY_DIV/count_reg[16]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y6          FDRE (Setup_fdre_C_D)        0.109    15.141    MY_DIV/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    my_out_mod/my_univ_sseg/CLK_DIV/count_reg_n_0_[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  my_out_mod/my_univ_sseg/CLK_DIV/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    my_out_mod/my_univ_sseg/CLK_DIV/count[0]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y22         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.569     1.452    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 f  MY_DIV/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.779    MY_DIV/count_reg_n_0_[0]
    SLICE_X56Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  MY_DIV/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.824    MY_DIV/count[0]_i_2__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  MY_DIV/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.894    MY_DIV/count_reg[0]_i_1__0_n_7
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.965    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[0]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X56Y2          FDRE (Hold_fdre_C_D)         0.134     1.586    MY_DIV/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.568     1.451    MY_DIV/clk
    SLICE_X56Y4          FDRE                                         r  MY_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  MY_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.788    MY_DIV/count_reg_n_0_[11]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  MY_DIV/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    MY_DIV/count_reg[8]_i_1__0_n_4
    SLICE_X56Y4          FDRE                                         r  MY_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.964    MY_DIV/clk
    SLICE_X56Y4          FDRE                                         r  MY_DIV/count_reg[11]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y4          FDRE (Hold_fdre_C_D)         0.134     1.585    MY_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.568     1.451    MY_DIV/clk
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  MY_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.173     1.788    MY_DIV/count_reg_n_0_[7]
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  MY_DIV/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.897    MY_DIV/count_reg[4]_i_1__0_n_4
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.964    MY_DIV/clk
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.134     1.585    MY_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.569     1.452    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  MY_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.789    MY_DIV/count_reg_n_0_[3]
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.898 r  MY_DIV/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.898    MY_DIV/count_reg[0]_i_1__0_n_4
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.965    MY_DIV/clk
    SLICE_X56Y2          FDRE                                         r  MY_DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X56Y2          FDRE (Hold_fdre_C_D)         0.134     1.586    MY_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MY_DIV/count_reg[20]/Q
                         net (fo=1, routed)           0.170     1.785    MY_DIV/count_reg_n_0_[20]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  MY_DIV/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    MY_DIV/count_reg[20]_i_1_n_7
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    MY_DIV/clk
    SLICE_X56Y7          FDRE                                         r  MY_DIV/count_reg[20]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y7          FDRE (Hold_fdre_C_D)         0.134     1.584    MY_DIV/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    MY_DIV/clk
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MY_DIV/count_reg[24]/Q
                         net (fo=1, routed)           0.170     1.785    MY_DIV/count_reg_n_0_[24]
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  MY_DIV/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    MY_DIV/count_reg[24]_i_1_n_7
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    MY_DIV/clk
    SLICE_X56Y8          FDRE                                         r  MY_DIV/count_reg[24]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.134     1.584    MY_DIV/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    my_out_mod/my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y23         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.170     1.800    my_out_mod/my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    my_out_mod/my_univ_sseg/CLK_DIV/clk
    SLICE_X64Y24         FDRE                                         r  my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    my_out_mod/my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 MY_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MY_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.279ns (58.753%)  route 0.196ns (41.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.568     1.451    MY_DIV/clk
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  MY_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.196     1.811    MY_DIV/count_reg_n_0_[4]
    SLICE_X56Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  MY_DIV/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.926    MY_DIV/count_reg[4]_i_1__0_n_7
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.964    MY_DIV/clk
    SLICE_X56Y3          FDRE                                         r  MY_DIV/count_reg[4]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.134     1.585    MY_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y2    MY_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y4    MY_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y4    MY_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    MY_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    MY_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    MY_DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    MY_DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    MY_DIV/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    MY_DIV/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   my_out_mod/my_univ_sseg/CLK_DIV/count_reg[9]/C



