#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Wed Sep 07 10:46:38 2016
# Process ID: 10228
# Log file: C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/impl_1/uub_proto2_wrapper.vdi
# Journal file: C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uub_proto2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0_board.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_uartlite_0_0/uub_proto2_axi_uartlite_0_0.xdc] for cell 'uub_proto2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_proc_sys_reset_0_0/uub_proto2_proc_sys_reset_0_0.xdc] for cell 'uub_proto2_i/zync_block/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_processing_system7_0_0/uub_proto2_processing_system7_0_0.xdc] for cell 'uub_proto2_i/zync_block/processing_system7_0/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_cdma_0_0/uub_proto2_axi_cdma_0_0.xdc] for cell 'uub_proto2_i/zync_block/axi_cdma_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_0_0/uub_proto2_axi_gpio_0_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0_board.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_axi_gpio_1_0/uub_proto2_axi_gpio_1_0.xdc] for cell 'uub_proto2_i/WP1_ADC_CONTROL/axi_gpio_1/U0'
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/uub_proto_wrapper.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/uub_proto_wrapper.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/vivado_uub.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/vivado_uub.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/Timing_contraints_uub.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/Timing_contraints_uub.xdc:17]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1470.281 ; gain = 609.180
Finished Parsing XDC File [C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/constrs_1/imports/constraints/Timing_contraints_uub.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_0/uub_proto2_auto_ds_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_1/uub_proto2_auto_ds_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_2/uub_proto2_auto_ds_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_3/uub_proto2_auto_ds_3_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_4/uub_proto2_auto_ds_4_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_5/uub_proto2_auto_ds_5_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_6/uub_proto2_auto_ds_6_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/m06_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_0/uub_proto2_auto_us_0_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_1/uub_proto2_auto_us_1_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_7/uub_proto2_auto_ds_7_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_8/uub_proto2_auto_ds_8_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_9/uub_proto2_auto_ds_9_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_10/uub_proto2_auto_ds_10_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_11/uub_proto2_auto_ds_11_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_12/uub_proto2_auto_ds_12_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_13/uub_proto2_auto_ds_13_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m07_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_14/uub_proto2_auto_ds_14_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m08_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_15/uub_proto2_auto_ds_15_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m09_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_16/uub_proto2_auto_ds_16_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m10_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_17/uub_proto2_auto_ds_17_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m11_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_18/uub_proto2_auto_ds_18_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m12_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_19/uub_proto2_auto_ds_19_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m13_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/uub_proto2_auto_ds_20_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_20/uub_proto2_auto_ds_20_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m14_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/uub_proto2_auto_ds_21_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_21/uub_proto2_auto_ds_21_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m15_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/uub_proto2_auto_ds_22_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_22/uub_proto2_auto_ds_22_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m16_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/uub_proto2_auto_ds_23_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_23/uub_proto2_auto_ds_23_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m17_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/uub_proto2_auto_ds_24_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_24/uub_proto2_auto_ds_24_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m18_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/uub_proto2_auto_ds_25_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_25/uub_proto2_auto_ds_25_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m19_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/uub_proto2_auto_ds_26_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_ds_26/uub_proto2_auto_ds_26_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/m20_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.srcs/sources_1/bd/uub_proto2/ip/uub_proto2_auto_us_2/uub_proto2_auto_us_2_clocks.xdc] for cell 'uub_proto2_i/zync_block/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'uub_proto2_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 402 instances were transformed.
  (Flop,Flop) => IDDR: 60 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 341 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1470.332 ; gain = 1250.715
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -251 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1470.332 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f754b739

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1479.945 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 3255 cells.
Phase 2 Constant Propagation | Checksum: 15e65b1f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1479.945 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 11474 unconnected nets.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 9956 unconnected cells.
Phase 3 Sweep | Checksum: 1465bed15

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.945 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1479.945 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1465bed15

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 1479.945 ; gain = 0.000
Implement Debug Cores | Checksum: 82ba7878
Logic Optimization | Checksum: 82ba7878

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 124 BRAM(s) out of a total of 124 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 248
Ending PowerOpt Patch Enables Task | Checksum: 122becedf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1706.277 ; gain = 0.000
Ending Power Optimization Task | Checksum: 122becedf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.277 ; gain = 226.332
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 1706.277 ; gain = 235.945
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1706.277 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.277 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/impl_1/uub_proto2_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1706.277 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -251 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/wea_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[3] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6] (net: uub_proto2_i/WP1_ADC_CONTROL/blk_mem_gen_1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (uub_proto2_i/WP1_ADC_CONTROL/WP1_ADC_Control_0/U0/conteggio_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 260 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ffc19dd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1706.277 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1706.277 ; gain = 0.000
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1706.277 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 19be561c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.277 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus P6X with more than one IO standard is found. Components associated with this bus are: 
	P6X[5] of IOStandard LVCMOS25
	P6X[4] of IOStandard LVCMOS25
	P6X[3] of IOStandard LVCMOS25
	P6X[2] of IOStandard LVCMOS25
	P6X[1] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 19be561c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1706.277 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 19be561c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1706.277 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 390a4e34

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1706.277 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 79898c1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1706.277 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: fb43038e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1706.277 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 939bcdeb

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 2035.820 ; gain = 329.543
Phase 2.2 Build Placer Netlist Model | Checksum: 939bcdeb

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 2035.820 ; gain = 329.543

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 939bcdeb

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 2035.820 ; gain = 329.543
Phase 2.3 Constrain Clocks/Macros | Checksum: 939bcdeb

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 2035.820 ; gain = 329.543
Phase 2 Placer Initialization | Checksum: 939bcdeb

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 2035.820 ; gain = 329.543

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 173f2e000

Time (s): cpu = 00:02:52 ; elapsed = 00:02:09 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 173f2e000

Time (s): cpu = 00:02:53 ; elapsed = 00:02:09 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 3fbb19a7

Time (s): cpu = 00:03:20 ; elapsed = 00:02:27 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 11c69b848

Time (s): cpu = 00:03:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 11c69b848

Time (s): cpu = 00:03:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 43ace823

Time (s): cpu = 00:03:29 ; elapsed = 00:02:33 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 68f002da

Time (s): cpu = 00:03:30 ; elapsed = 00:02:33 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: a9594ce2

Time (s): cpu = 00:03:58 ; elapsed = 00:02:58 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: a9594ce2

Time (s): cpu = 00:03:58 ; elapsed = 00:02:58 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: a9594ce2

Time (s): cpu = 00:03:59 ; elapsed = 00:02:59 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: a9594ce2

Time (s): cpu = 00:03:59 ; elapsed = 00:02:59 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 4.6 Small Shape Detail Placement | Checksum: a9594ce2

Time (s): cpu = 00:04:00 ; elapsed = 00:02:59 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: a9594ce2

Time (s): cpu = 00:04:03 ; elapsed = 00:03:02 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 4 Detail Placement | Checksum: a9594ce2

Time (s): cpu = 00:04:03 ; elapsed = 00:03:03 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 175b45583

Time (s): cpu = 00:04:04 ; elapsed = 00:03:04 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 175b45583

Time (s): cpu = 00:04:04 ; elapsed = 00:03:04 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: f6e24877

Time (s): cpu = 00:04:24 ; elapsed = 00:03:16 . Memory (MB): peak = 2126.148 ; gain = 419.871
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: f6e24877

Time (s): cpu = 00:04:25 ; elapsed = 00:03:16 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 5.2.2 Post Placement Optimization | Checksum: f6e24877

Time (s): cpu = 00:04:25 ; elapsed = 00:03:17 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 5.2 Post Commit Optimization | Checksum: f6e24877

Time (s): cpu = 00:04:25 ; elapsed = 00:03:17 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: f6e24877

Time (s): cpu = 00:04:25 ; elapsed = 00:03:17 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: f6e24877

Time (s): cpu = 00:04:26 ; elapsed = 00:03:17 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: f6e24877

Time (s): cpu = 00:04:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 5.5 Placer Reporting | Checksum: f6e24877

Time (s): cpu = 00:04:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2126.148 ; gain = 419.871

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18cd061f7

Time (s): cpu = 00:04:26 ; elapsed = 00:03:18 . Memory (MB): peak = 2126.148 ; gain = 419.871
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18cd061f7

Time (s): cpu = 00:04:27 ; elapsed = 00:03:18 . Memory (MB): peak = 2126.148 ; gain = 419.871
Ending Placer Task | Checksum: 11784e406

Time (s): cpu = 00:04:27 ; elapsed = 00:03:18 . Memory (MB): peak = 2126.148 ; gain = 419.871
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:36 ; elapsed = 00:03:25 . Memory (MB): peak = 2126.148 ; gain = 419.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 2126.148 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2126.148 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2126.148 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2126.148 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2126.148 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -251 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus P6X[5:1] with more than one IO standard is found. Components associated with this bus are:  P6X[5] of IOStandard LVCMOS25; P6X[4] of IOStandard LVCMOS25; P6X[3] of IOStandard LVCMOS25; P6X[2] of IOStandard LVCMOS25; P6X[1] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124c43979

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2126.148 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 124c43979

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2126.148 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 124c43979

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2126.148 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c86f246f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 2126.148 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.573  | TNS=0.000  | WHS=-0.347 | THS=-1870.692|

Phase 2 Router Initialization | Checksum: 192e995ca

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2130.875 ; gain = 4.727

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f2390104

Time (s): cpu = 00:02:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2130.875 ; gain = 4.727

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10172
 Number of Nodes with overlaps = 773
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1206fab4f

Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 2130.875 ; gain = 4.727
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13dbdbab5

Time (s): cpu = 00:03:10 ; elapsed = 00:01:56 . Memory (MB): peak = 2136.223 ; gain = 10.074

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e4dcc1cf

Time (s): cpu = 00:03:43 ; elapsed = 00:02:20 . Memory (MB): peak = 2136.605 ; gain = 10.457
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6ee730c

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 2136.605 ; gain = 10.457
Phase 4 Rip-up And Reroute | Checksum: 1b6ee730c

Time (s): cpu = 00:03:45 ; elapsed = 00:02:21 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e637155

Time (s): cpu = 00:03:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2136.605 ; gain = 10.457
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17e637155

Time (s): cpu = 00:03:50 ; elapsed = 00:02:24 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e637155

Time (s): cpu = 00:03:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2136.605 ; gain = 10.457
Phase 5 Delay and Skew Optimization | Checksum: 17e637155

Time (s): cpu = 00:03:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1974cd442

Time (s): cpu = 00:03:57 ; elapsed = 00:02:29 . Memory (MB): peak = 2136.605 ; gain = 10.457
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 16fdc6475

Time (s): cpu = 00:03:57 ; elapsed = 00:02:29 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.816 %
  Global Horizontal Routing Utilization  = 22.9386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a5689ed8

Time (s): cpu = 00:03:58 ; elapsed = 00:02:30 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a5689ed8

Time (s): cpu = 00:03:58 ; elapsed = 00:02:30 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e178fa1b

Time (s): cpu = 00:04:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2136.605 ; gain = 10.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e178fa1b

Time (s): cpu = 00:04:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2136.605 ; gain = 10.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:03 ; elapsed = 00:02:35 . Memory (MB): peak = 2136.605 ; gain = 10.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:12 ; elapsed = 00:02:40 . Memory (MB): peak = 2136.605 ; gain = 10.457
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2136.605 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2136.605 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/2015.2/progetti/uub_nitz_assiro/uub_proto2.runs/impl_1/uub_proto2_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2136.605 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2136.605 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2145.262 ; gain = 8.656
INFO: [Common 17-206] Exiting Vivado at Wed Sep 07 10:56:44 2016...
