#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1580041b0 .scope module, "main_tb" "main_tb" 2 3;
 .timescale -9 -12;
v0x15801d820_0 .var "clk", 0 0;
v0x15801d8b0_0 .var "reset", 0 0;
S_0x158004320 .scope module, "uut" "main" 2 6, 3 3 0, S_0x1580041b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x15801f940 .functor BUFZ 32, L_0x15801f560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15801b350_0 .net "addr26", 25 0, L_0x15801ead0;  1 drivers
v0x15801b420_0 .net "alu_ctrl", 4 0, v0x158016580_0;  1 drivers
v0x15801b4b0_0 .net "alu_result", 31 0, v0x158014a30_0;  1 drivers
v0x15801b580_0 .net "alu_src", 0 0, v0x158016620_0;  1 drivers
v0x15801b610_0 .net "bool_eq", 0 0, v0x158014ae0_0;  1 drivers
v0x15801b720_0 .net "bool_gt", 0 0, v0x158014b90_0;  1 drivers
v0x15801b7f0_0 .net "bool_gte", 0 0, v0x158014c30_0;  1 drivers
v0x15801b8c0_0 .net "bool_gtu", 0 0, v0x158014d10_0;  1 drivers
v0x15801b990_0 .net "bool_lt", 0 0, v0x158014db0_0;  1 drivers
v0x15801baa0_0 .net "bool_lte", 0 0, v0x158014e50_0;  1 drivers
v0x15801bb70_0 .net "bool_ltu", 0 0, v0x158014ef0_0;  1 drivers
v0x15801bc00_0 .net "branch_eq", 0 0, v0x1580166b0_0;  1 drivers
v0x15801bcd0_0 .net "branch_gt", 0 0, v0x158016750_0;  1 drivers
v0x15801bda0_0 .net "branch_gte", 0 0, v0x158016870_0;  1 drivers
v0x15801be70_0 .net "branch_gtu", 0 0, v0x158016910_0;  1 drivers
v0x15801bf40_0 .net "branch_lt", 0 0, v0x1580169b0_0;  1 drivers
v0x15801c010_0 .net "branch_lte", 0 0, v0x158016a50_0;  1 drivers
v0x15801c1a0_0 .net "branch_ltu", 0 0, v0x158016af0_0;  1 drivers
v0x15801c230_0 .net "branch_ne", 0 0, v0x158016b90_0;  1 drivers
o0x140031720 .functor BUFZ 1, C4<z>; HiZ drive
v0x15801c2c0_0 .net "branch_neq", 0 0, o0x140031720;  0 drivers
v0x15801c350_0 .net "clk", 0 0, v0x15801d820_0;  1 drivers
o0x140031420 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15801c460_0 .net "d", 31 0, o0x140031420;  0 drivers
v0x15801c4f0_0 .net "data1", 31 0, L_0x15801f940;  1 drivers
v0x15801c580_0 .net "data2", 31 0, L_0x15801f9f0;  1 drivers
v0x15801c610_0 .net "hi", 31 0, v0x158015150_0;  1 drivers
v0x15801c6a0_0 .net "imm16", 15 0, L_0x15801e9f0;  1 drivers
v0x15801c730_0 .net "imm_se", 31 0, L_0x15801ee60;  1 drivers
v0x15801c7c0_0 .net "imm_ze", 31 0, L_0x15801f160;  1 drivers
v0x15801c850_0 .net "instruction", 31 0, L_0x15801dde0;  1 drivers
v0x15801c960_0 .net "jump", 0 0, v0x158017120_0;  1 drivers
v0x15801c9f0_0 .net "jump_reg", 0 0, v0x1580171b0_0;  1 drivers
v0x15801ca80_0 .net "link", 0 0, v0x158017240_0;  1 drivers
v0x15801cb10_0 .net "lo", 31 0, v0x1580152b0_0;  1 drivers
v0x15801c0a0_0 .net "mem_read", 0 0, v0x1580172d0_0;  1 drivers
v0x15801cda0_0 .net "mem_to_reg", 0 0, v0x158017360_0;  1 drivers
v0x15801ce30_0 .net "mem_write", 0 0, v0x1580173f0_0;  1 drivers
v0x15801cec0_0 .net "next_pc", 31 0, v0x15801a3b0_0;  1 drivers
v0x15801cf50_0 .net "pc_out", 31 0, v0x158018f90_0;  1 drivers
v0x15801d020_0 .net "rd", 4 0, L_0x15801e850;  1 drivers
v0x15801d0f0_0 .net "read_data", 31 0, v0x158015a70_0;  1 drivers
v0x15801d180_0 .net "read_data1", 31 0, L_0x15801f560;  1 drivers
v0x15801d210_0 .net "read_data2", 31 0, L_0x15801f890;  1 drivers
v0x15801d2a0_0 .net "reg_dst", 0 0, v0x158017660_0;  1 drivers
v0x15801d370_0 .net "reg_write", 0 0, v0x158017700_0;  1 drivers
v0x15801d440_0 .net "reset", 0 0, v0x15801d8b0_0;  1 drivers
v0x15801d4d0_0 .net "rs", 4 0, L_0x15801e6f0;  1 drivers
v0x15801d5a0_0 .net "rt", 4 0, L_0x15801e7a0;  1 drivers
v0x15801d670_0 .net "shamt", 4 0, L_0x15801e900;  1 drivers
o0x140031480 .functor BUFZ 1, C4<z>; HiZ drive
v0x15801d700_0 .net "we", 0 0, o0x140031480;  0 drivers
v0x15801d790_0 .net "write_data1", 31 0, L_0x15801f240;  1 drivers
L_0x15801de90 .part v0x158018f90_0, 0, 10;
L_0x15801df30 .part v0x158018f90_0, 0, 10;
L_0x15801f240 .functor MUXZ 32, v0x158014a30_0, v0x158015a70_0, v0x158017360_0, C4<>;
L_0x15801f9f0 .functor MUXZ 32, L_0x15801f890, L_0x15801ee60, v0x158016620_0, C4<>;
S_0x158004530 .scope module, "alu" "ALU" 3 48, 4 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "alu_ctrl";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data2";
    .port_info 4 /OUTPUT 32 "lo";
    .port_info 5 /OUTPUT 32 "hi";
    .port_info 6 /OUTPUT 32 "alu_result";
    .port_info 7 /OUTPUT 1 "bool_eq";
    .port_info 8 /OUTPUT 1 "bool_gt";
    .port_info 9 /OUTPUT 1 "bool_lt";
    .port_info 10 /OUTPUT 1 "bool_gte";
    .port_info 11 /OUTPUT 1 "bool_lte";
    .port_info 12 /OUTPUT 1 "bool_gtu";
    .port_info 13 /OUTPUT 1 "bool_ltu";
v0x158004970_0 .net "alu_ctrl", 4 0, v0x158016580_0;  alias, 1 drivers
v0x158014a30_0 .var "alu_result", 31 0;
v0x158014ae0_0 .var "bool_eq", 0 0;
v0x158014b90_0 .var "bool_gt", 0 0;
v0x158014c30_0 .var "bool_gte", 0 0;
v0x158014d10_0 .var "bool_gtu", 0 0;
v0x158014db0_0 .var "bool_lt", 0 0;
v0x158014e50_0 .var "bool_lte", 0 0;
v0x158014ef0_0 .var "bool_ltu", 0 0;
v0x158015000_0 .net "data1", 31 0, L_0x15801f940;  alias, 1 drivers
v0x1580150a0_0 .net "data2", 31 0, L_0x15801f9f0;  alias, 1 drivers
v0x158015150_0 .var "hi", 31 0;
v0x158015200_0 .net "instruction", 31 0, L_0x15801dde0;  alias, 1 drivers
v0x1580152b0_0 .var "lo", 31 0;
E_0x1580048c0 .event anyedge, v0x158014a30_0, v0x1580150a0_0, v0x158015000_0;
E_0x158004910 .event anyedge, v0x1580150a0_0, v0x158015000_0, v0x158004970_0;
S_0x1580154b0 .scope module, "data_memory" "Data_memory" 3 50, 5 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 32 "read_data";
v0x158015700_0 .net "address", 31 0, v0x158014a30_0;  alias, 1 drivers
v0x1580157b0_0 .net "clk", 0 0, v0x15801d820_0;  alias, 1 drivers
v0x158015840_0 .net "mem_read", 0 0, v0x1580172d0_0;  alias, 1 drivers
v0x1580158f0_0 .net "mem_write", 0 0, v0x1580173f0_0;  alias, 1 drivers
v0x158015990 .array "memory", 1023 0, 31 0;
v0x158015a70_0 .var "read_data", 31 0;
v0x158015b20_0 .net "write_data", 31 0, L_0x15801f890;  alias, 1 drivers
E_0x158004700 .event posedge, v0x1580157b0_0;
S_0x158015c60 .scope module, "decode" "Decode" 3 35, 6 23 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "shamt";
    .port_info 5 /OUTPUT 16 "imm16";
    .port_info 6 /OUTPUT 32 "imm_se";
    .port_info 7 /OUTPUT 32 "imm_ze";
    .port_info 8 /OUTPUT 26 "addr26";
    .port_info 9 /OUTPUT 1 "reg_dst";
    .port_info 10 /OUTPUT 1 "alu_src";
    .port_info 11 /OUTPUT 1 "mem_to_reg";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 1 "branch_eq";
    .port_info 16 /OUTPUT 1 "branch_ne";
    .port_info 17 /OUTPUT 1 "branch_gt";
    .port_info 18 /OUTPUT 1 "branch_gte";
    .port_info 19 /OUTPUT 1 "branch_lt";
    .port_info 20 /OUTPUT 1 "branch_lte";
    .port_info 21 /OUTPUT 1 "branch_gtu";
    .port_info 22 /OUTPUT 1 "branch_ltu";
    .port_info 23 /OUTPUT 1 "jump";
    .port_info 24 /OUTPUT 1 "jump_reg";
    .port_info 25 /OUTPUT 1 "link";
    .port_info 26 /OUTPUT 5 "alu_ctrl";
L_0x15801e6f0 .functor BUFZ 5, L_0x15801e130, C4<00000>, C4<00000>, C4<00000>;
L_0x15801e7a0 .functor BUFZ 5, L_0x15801e1d0, C4<00000>, C4<00000>, C4<00000>;
L_0x15801e850 .functor BUFZ 5, L_0x15801e370, C4<00000>, C4<00000>, C4<00000>;
L_0x15801e900 .functor BUFZ 5, L_0x15801e410, C4<00000>, C4<00000>, C4<00000>;
L_0x15801e9f0 .functor BUFZ 16, L_0x15801e550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15801ead0 .functor BUFZ 26, L_0x15801e630, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x1580161d0_0 .net *"_ivl_29", 0 0, L_0x15801ebc0;  1 drivers
v0x158016270_0 .net *"_ivl_30", 15 0, L_0x15801ecb0;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x158016320_0 .net/2u *"_ivl_34", 15 0, L_0x1400680a0;  1 drivers
v0x1580163e0_0 .net "addr26", 25 0, L_0x15801ead0;  alias, 1 drivers
v0x158016490_0 .net "addr_f", 25 0, L_0x15801e630;  1 drivers
v0x158016580_0 .var "alu_ctrl", 4 0;
v0x158016620_0 .var "alu_src", 0 0;
v0x1580166b0_0 .var "branch_eq", 0 0;
v0x158016750_0 .var "branch_gt", 0 0;
v0x158016870_0 .var "branch_gte", 0 0;
v0x158016910_0 .var "branch_gtu", 0 0;
v0x1580169b0_0 .var "branch_lt", 0 0;
v0x158016a50_0 .var "branch_lte", 0 0;
v0x158016af0_0 .var "branch_ltu", 0 0;
v0x158016b90_0 .var "branch_ne", 0 0;
v0x158016c30_0 .net "funct", 5 0, L_0x15801e4b0;  1 drivers
v0x158016ce0_0 .net "imm16", 15 0, L_0x15801e9f0;  alias, 1 drivers
v0x158016e70_0 .net "imm_f", 15 0, L_0x15801e550;  1 drivers
v0x158016f00_0 .net "imm_se", 31 0, L_0x15801ee60;  alias, 1 drivers
v0x158016fb0_0 .net "imm_ze", 31 0, L_0x15801f160;  alias, 1 drivers
v0x158017060_0 .net "instr", 31 0, L_0x15801dde0;  alias, 1 drivers
v0x158017120_0 .var "jump", 0 0;
v0x1580171b0_0 .var "jump_reg", 0 0;
v0x158017240_0 .var "link", 0 0;
v0x1580172d0_0 .var "mem_read", 0 0;
v0x158017360_0 .var "mem_to_reg", 0 0;
v0x1580173f0_0 .var "mem_write", 0 0;
v0x158017480_0 .net "opcode", 5 0, L_0x15801e090;  1 drivers
v0x158017510_0 .net "rd", 4 0, L_0x15801e850;  alias, 1 drivers
v0x1580175b0_0 .net "rd_f", 4 0, L_0x15801e370;  1 drivers
v0x158017660_0 .var "reg_dst", 0 0;
v0x158017700_0 .var "reg_write", 0 0;
v0x1580177a0_0 .net "rs", 4 0, L_0x15801e6f0;  alias, 1 drivers
v0x158016d90_0 .net "rs_f", 4 0, L_0x15801e130;  1 drivers
v0x158017a30_0 .net "rt", 4 0, L_0x15801e7a0;  alias, 1 drivers
v0x158017ac0_0 .net "rt_f", 4 0, L_0x15801e1d0;  1 drivers
v0x158017b60_0 .net "shamt", 4 0, L_0x15801e900;  alias, 1 drivers
v0x158017c10_0 .net "shamt_f", 4 0, L_0x15801e410;  1 drivers
E_0x158016190 .event anyedge, v0x158017480_0, v0x158016c30_0;
L_0x15801e090 .part L_0x15801dde0, 26, 6;
L_0x15801e130 .part L_0x15801dde0, 21, 5;
L_0x15801e1d0 .part L_0x15801dde0, 16, 5;
L_0x15801e370 .part L_0x15801dde0, 11, 5;
L_0x15801e410 .part L_0x15801dde0, 6, 5;
L_0x15801e4b0 .part L_0x15801dde0, 0, 6;
L_0x15801e550 .part L_0x15801dde0, 0, 16;
L_0x15801e630 .part L_0x15801dde0, 0, 26;
L_0x15801ebc0 .part L_0x15801e550, 15, 1;
LS_0x15801ecb0_0_0 .concat [ 1 1 1 1], L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0;
LS_0x15801ecb0_0_4 .concat [ 1 1 1 1], L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0;
LS_0x15801ecb0_0_8 .concat [ 1 1 1 1], L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0;
LS_0x15801ecb0_0_12 .concat [ 1 1 1 1], L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0, L_0x15801ebc0;
L_0x15801ecb0 .concat [ 4 4 4 4], LS_0x15801ecb0_0_0, LS_0x15801ecb0_0_4, LS_0x15801ecb0_0_8, LS_0x15801ecb0_0_12;
L_0x15801ee60 .concat [ 16 16 0 0], L_0x15801e550, L_0x15801ecb0;
L_0x15801f160 .concat [ 16 16 0 0], L_0x15801e550, L_0x1400680a0;
S_0x158017f50 .scope module, "instruction_memory" "Instruction_memory" 3 32, 7 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 10 "dpra";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 32 "dpo";
P_0x158018110 .param/l "INSTR_MEM_HEIGHT" 0 7 12, +C4<00000000000000000000010000000000>;
L_0x15801dde0 .functor BUFZ 32, L_0x15801d980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x158018230_0 .net *"_ivl_0", 31 0, L_0x15801d980;  1 drivers
L_0x140068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1580182d0_0 .net *"_ivl_11", 1 0, L_0x140068058;  1 drivers
v0x158018370_0 .net *"_ivl_2", 9 0, L_0x15801db20;  1 drivers
v0x158018400_0 .net *"_ivl_4", 7 0, L_0x15801da20;  1 drivers
L_0x140068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x158018490_0 .net *"_ivl_6", 1 0, L_0x140068010;  1 drivers
v0x158018560_0 .net *"_ivl_8", 11 0, L_0x15801dc80;  1 drivers
v0x158018610_0 .net "a", 9 0, L_0x15801de90;  1 drivers
v0x1580186c0_0 .net "clk", 0 0, v0x15801d820_0;  alias, 1 drivers
v0x158018750_0 .net "d", 31 0, o0x140031420;  alias, 0 drivers
v0x158018870_0 .net "dpo", 31 0, L_0x15801dde0;  alias, 1 drivers
v0x158018910_0 .net "dpra", 9 0, L_0x15801df30;  1 drivers
v0x1580189c0 .array "instr_mem", 0 1023, 31 0;
v0x158018a60_0 .net "we", 0 0, o0x140031480;  alias, 0 drivers
L_0x15801d980 .array/port v0x1580189c0, L_0x15801dc80;
L_0x15801da20 .part L_0x15801df30, 2, 8;
L_0x15801db20 .concat [ 8 2 0 0], L_0x15801da20, L_0x140068010;
L_0x15801dc80 .concat [ 10 2 0 0], L_0x15801db20, L_0x140068058;
S_0x158018b90 .scope module, "pc" "PC" 3 21, 8 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x158018e30_0 .net "clk", 0 0, v0x15801d820_0;  alias, 1 drivers
v0x158018f00_0 .net "next_pc", 31 0, v0x15801a3b0_0;  alias, 1 drivers
v0x158018f90_0 .var "pc_out", 31 0;
v0x158019030_0 .net "reset", 0 0, v0x15801d8b0_0;  alias, 1 drivers
E_0x158018df0 .event posedge, v0x158019030_0, v0x1580157b0_0;
S_0x158019130 .scope module, "pc_update" "PC_update" 3 37, 9 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch_eq";
    .port_info 2 /INPUT 1 "branch_neq";
    .port_info 3 /INPUT 1 "branch_gt";
    .port_info 4 /INPUT 1 "branch_gte";
    .port_info 5 /INPUT 1 "branch_lt";
    .port_info 6 /INPUT 1 "branch_lte";
    .port_info 7 /INPUT 1 "branch_gtu";
    .port_info 8 /INPUT 1 "branch_ltu";
    .port_info 9 /INPUT 32 "instruction";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 1 "bool_eq";
    .port_info 12 /INPUT 1 "bool_gt";
    .port_info 13 /INPUT 1 "bool_lt";
    .port_info 14 /INPUT 1 "bool_gte";
    .port_info 15 /INPUT 1 "bool_lte";
    .port_info 16 /INPUT 1 "bool_gtu";
    .port_info 17 /INPUT 1 "bool_ltu";
    .port_info 18 /OUTPUT 32 "pc_out";
v0x158019640_0 .net "bool_eq", 0 0, v0x158014ae0_0;  alias, 1 drivers
v0x1580196e0_0 .net "bool_gt", 0 0, v0x158014b90_0;  alias, 1 drivers
v0x158019790_0 .net "bool_gte", 0 0, v0x158014c30_0;  alias, 1 drivers
v0x158019860_0 .net "bool_gtu", 0 0, v0x158014d10_0;  alias, 1 drivers
v0x158019910_0 .net "bool_lt", 0 0, v0x158014db0_0;  alias, 1 drivers
v0x1580199e0_0 .net "bool_lte", 0 0, v0x158014e50_0;  alias, 1 drivers
v0x158019a90_0 .net "bool_ltu", 0 0, v0x158014ef0_0;  alias, 1 drivers
v0x158019b40_0 .net "branch_eq", 0 0, v0x1580166b0_0;  alias, 1 drivers
v0x158019bf0_0 .net "branch_gt", 0 0, v0x158016750_0;  alias, 1 drivers
v0x158019d20_0 .net "branch_gte", 0 0, v0x158016870_0;  alias, 1 drivers
v0x158019db0_0 .net "branch_gtu", 0 0, v0x158016910_0;  alias, 1 drivers
v0x158019e40_0 .net "branch_lt", 0 0, v0x1580169b0_0;  alias, 1 drivers
v0x158019ef0_0 .net "branch_lte", 0 0, v0x158016a50_0;  alias, 1 drivers
v0x158019fa0_0 .net "branch_ltu", 0 0, v0x158016af0_0;  alias, 1 drivers
v0x15801a050_0 .net "branch_neq", 0 0, o0x140031720;  alias, 0 drivers
v0x15801a0e0_0 .net "instruction", 31 0, L_0x15801dde0;  alias, 1 drivers
v0x15801a170_0 .net "jump", 0 0, v0x158017120_0;  alias, 1 drivers
v0x15801a320_0 .net "pc_in", 31 0, v0x158018f90_0;  alias, 1 drivers
v0x15801a3b0_0 .var "pc_out", 31 0;
E_0x158019560/0 .event anyedge, v0x158017120_0, v0x158015200_0, v0x1580166b0_0, v0x158014ae0_0;
E_0x158019560/1 .event anyedge, v0x158018f90_0, v0x15801a050_0, v0x158016750_0, v0x158014b90_0;
E_0x158019560/2 .event anyedge, v0x158016870_0, v0x158014c30_0, v0x1580169b0_0, v0x158014db0_0;
E_0x158019560/3 .event anyedge, v0x158016a50_0, v0x158014e50_0, v0x158016910_0, v0x158014d10_0;
E_0x158019560/4 .event anyedge, v0x158016af0_0, v0x158014ef0_0;
E_0x158019560 .event/or E_0x158019560/0, E_0x158019560/1, E_0x158019560/2, E_0x158019560/3, E_0x158019560/4;
S_0x15801a4f0 .scope module, "registers" "Registers" 3 43, 10 3 0, S_0x158004320;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 1 "reg_dst";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /INPUT 1 "clk";
L_0x15801f560 .functor BUFZ 32, L_0x15801f360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15801f890 .functor BUFZ 32, L_0x15801f650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15801a7e0_0 .net *"_ivl_0", 31 0, L_0x15801f360;  1 drivers
v0x15801a8a0_0 .net *"_ivl_10", 6 0, L_0x15801f6f0;  1 drivers
L_0x140068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x158019300_0 .net *"_ivl_13", 1 0, L_0x140068130;  1 drivers
v0x15801a970_0 .net *"_ivl_2", 6 0, L_0x15801f400;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15801aa20_0 .net *"_ivl_5", 1 0, L_0x1400680e8;  1 drivers
v0x15801ab10_0 .net *"_ivl_8", 31 0, L_0x15801f650;  1 drivers
v0x15801abc0_0 .net "clk", 0 0, v0x15801d820_0;  alias, 1 drivers
v0x15801ac50_0 .net "rd", 4 0, L_0x15801e850;  alias, 1 drivers
v0x15801acf0_0 .net "read_data1", 31 0, L_0x15801f560;  alias, 1 drivers
v0x15801ae10_0 .net "read_data2", 31 0, L_0x15801f890;  alias, 1 drivers
v0x15801aed0_0 .net "reg_dst", 0 0, v0x158017660_0;  alias, 1 drivers
v0x15801af60_0 .net "reg_write", 0 0, v0x158017700_0;  alias, 1 drivers
v0x15801aff0 .array "registers", 31 0, 31 0;
v0x15801b080_0 .net "rs", 4 0, L_0x15801e6f0;  alias, 1 drivers
v0x15801b130_0 .net "rt", 4 0, L_0x15801e7a0;  alias, 1 drivers
v0x15801b1e0_0 .net "write_data", 31 0, L_0x15801f240;  alias, 1 drivers
L_0x15801f360 .array/port v0x15801aff0, L_0x15801f400;
L_0x15801f400 .concat [ 5 2 0 0], L_0x15801e6f0, L_0x1400680e8;
L_0x15801f650 .array/port v0x15801aff0, L_0x15801f6f0;
L_0x15801f6f0 .concat [ 5 2 0 0], L_0x15801e7a0, L_0x140068130;
    .scope S_0x158018b90;
T_0 ;
    %wait E_0x158018df0;
    %load/vec4 v0x158019030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x158018f90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x158018f00_0;
    %assign/vec4 v0x158018f90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x158017f50;
T_1 ;
    %pushi/vec4 536936459, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1580189c0, 4, 0;
    %pushi/vec4 539099166, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1580189c0, 4, 0;
    %pushi/vec4 2228248, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1580189c0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1580189c0, 4, 0;
    %pushi/vec4 2885877764, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1580189c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x158015c60;
T_2 ;
    %wait E_0x158016190;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %store/vec4 v0x158017240_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1580171b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158017120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1580169b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1580166b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1580173f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1580172d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158017360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %load/vec4 v0x158017480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %jmp T_2.22;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %load/vec4 v0x158016c30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %jmp T_2.36;
T_2.23 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.24 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.25 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.26 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.27 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.28 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.29 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.30 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.31 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.32 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.33 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.36;
T_2.34 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %jmp T_2.36;
T_2.36 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158017660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1580172d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1580173f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1580166b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016b90_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016750_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016870_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1580169b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016a50_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016af0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158016910_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x158016580_0, 0, 5;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017120_0, 0, 1;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158017700_0, 0, 1;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x158016c30_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1580171b0_0, 0, 1;
T_2.37 ;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x158019130;
T_3 ;
    %wait E_0x158019560;
    %load/vec4 v0x15801a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 26, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x158019b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x158019640_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15801a050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x158019640_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x158019bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x1580196e0_0;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x158019d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x158019790_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x158019e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v0x158019910_0;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x158019ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.19, 9;
    %load/vec4 v0x1580199e0_0;
    %and;
T_3.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x158019db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.22, 9;
    %load/vec4 v0x158019860_0;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x158019fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %load/vec4 v0x158019a90_0;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %load/vec4 v0x15801a0e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x15801a3b0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x15801a320_0;
    %addi 4, 0, 32;
    %store/vec4 v0x15801a3b0_0, 0, 32;
T_3.24 ;
T_3.21 ;
T_3.18 ;
T_3.15 ;
T_3.12 ;
T_3.9 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15801a4f0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15801aff0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x15801a4f0;
T_5 ;
    %wait E_0x158004700;
    %load/vec4 v0x15801af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15801aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15801b1e0_0;
    %load/vec4 v0x15801ac50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15801aff0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15801b1e0_0;
    %load/vec4 v0x15801b130_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15801aff0, 0, 4;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15801a4f0;
T_6 ;
    %vpi_call 10 60 "$monitor", "Register 0: %d, Register 1: %d, Register 2: %d, Register 3: %d", &A<v0x15801aff0, 0>, &A<v0x15801aff0, 1>, &A<v0x15801aff0, 2>, &A<v0x15801aff0, 3> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x158004530;
T_7 ;
    %wait E_0x158004910;
    %load/vec4 v0x158004970_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %add;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %add;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %sub;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %sub;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %and;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %or;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %xor;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0x158015000_0;
    %load/vec4 v0x1580150a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x1580150a0_0;
    %load/vec4 v0x158015200_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x1580150a0_0;
    %load/vec4 v0x158015200_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x1580150a0_0;
    %load/vec4 v0x158015200_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x158015200_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x158014a30_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x158015000_0;
    %pad/u 64;
    %load/vec4 v0x1580150a0_0;
    %pad/u 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v0x1580152b0_0, 0, 32;
    %store/vec4 v0x158015150_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x158004530;
T_8 ;
    %wait E_0x1580048c0;
    %load/vec4 v0x158014a30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/s 1;
    %store/vec4 v0x158014ae0_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %pad/s 1;
    %store/vec4 v0x158014b90_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %pad/s 1;
    %store/vec4 v0x158014db0_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/s 1;
    %store/vec4 v0x158014c30_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 1;
    %store/vec4 v0x158014e50_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 1;
    %store/vec4 v0x158014d10_0, 0, 1;
    %load/vec4 v0x158014a30_0;
    %cmpi/u 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %pad/s 1;
    %store/vec4 v0x158014ef0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1580154b0;
T_9 ;
    %wait E_0x158004700;
    %load/vec4 v0x1580158f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x158015b20_0;
    %load/vec4 v0x158015700_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158015990, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1580154b0;
T_10 ;
    %wait E_0x158004700;
    %load/vec4 v0x158015840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x158015700_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x158015990, 4;
    %assign/vec4 v0x158015a70_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1580041b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15801d8b0_0, 0, 1;
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15801d8b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1580041b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15801d820_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1580041b0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x15801d820_0;
    %inv;
    %store/vec4 v0x15801d820_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1580041b0;
T_14 ;
    %delay 66000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "main.v";
    "ALU.v";
    "Data_Memory.v";
    "decode.v";
    "Instruction_Memory.v";
    "PC.v";
    "PC_update.v";
    "Registers.v";
