{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609163423166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609163423167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 28 14:50:23 2020 " "Processing started: Mon Dec 28 14:50:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609163423167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163423167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TempControllerRoom -c TempControllerRoom " "Command: quartus_map --read_settings_files=on --write_settings_files=off TempControllerRoom -c TempControllerRoom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163423167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609163424097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609163424097 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc.qsys " "Elaborating Platform Designer system entity \"soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609163435942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:40 Progress: Loading TempControllerRoom_FPGA/soc.qsys " "2020.12.28.14:50:40 Progress: Loading TempControllerRoom_FPGA/soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163440984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:41 Progress: Reading input file " "2020.12.28.14:50:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163441985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:42 Progress: Adding altpll_0 \[altpll 20.1\] " "2020.12.28.14:50:42 Progress: Adding altpll_0 \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163442074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module altpll_0 " "2020.12.28.14:50:43 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding clk_0 \[clock_source 20.1\] " "2020.12.28.14:50:43 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module clk_0 " "2020.12.28.14:50:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding core0 \[altera_nios2_gen2 20.1\] " "2020.12.28.14:50:43 Progress: Adding core0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module core0 " "2020.12.28.14:50:43 Progress: Parameterizing module core0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_0 \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_0 " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_1_adc \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_1_adc \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_1_adc " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_1_adc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm0_main \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm0_main \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm0_main " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm0_main" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm0_prescaler \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm0_prescaler \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm0_prescaler " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm0_prescaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm1_main \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm1_main \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm1_main " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm1_main" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm1_prescaler \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_2_pwm1_prescaler \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm1_prescaler " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_2_pwm1_prescaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_3_mem_readport \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_3_mem_readport \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_3_mem_readport " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_3_mem_readport" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding gpio_3_mem_writeport \[altera_avalon_pio 20.1\] " "2020.12.28.14:50:43 Progress: Adding gpio_3_mem_writeport \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module gpio_3_mem_writeport " "2020.12.28.14:50:43 Progress: Parameterizing module gpio_3_mem_writeport" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2020.12.28.14:50:43 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module sdram_controller_0 " "2020.12.28.14:50:43 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding timer_0 \[altera_avalon_timer 20.1\] " "2020.12.28.14:50:43 Progress: Adding timer_0 \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module timer_0 " "2020.12.28.14:50:43 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Adding uart_0 \[altera_avalon_uart 20.1\] " "2020.12.28.14:50:43 Progress: Adding uart_0 \[altera_avalon_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing module uart_0 " "2020.12.28.14:50:43 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Building connections " "2020.12.28.14:50:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Parameterizing connections " "2020.12.28.14:50:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:43 Progress: Validating " "2020.12.28.14:50:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163443768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.28.14:50:45 Progress: Done reading input file " "2020.12.28.14:50:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163445181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_1_adc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_1_adc: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_2_pwm0_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_2_pwm0_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_2_pwm1_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_2_pwm1_main: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.gpio_3_mem_readport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.gpio_3_mem_readport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447212 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Soc.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163447214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc: Generating soc \"soc\" for QUARTUS_SYNTH " "Soc: Generating soc \"soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163448469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"soc\" instantiated altpll \"altpll_0\" " "Altpll_0: \"soc\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163461131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Core0: \"soc\" instantiated altera_nios2_gen2 \"core0\" " "Core0: \"soc\" instantiated altera_nios2_gen2 \"core0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: Starting RTL generation for module 'soc_gpio_0' " "Gpio_0: Starting RTL generation for module 'soc_gpio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0004_gpio_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0004_gpio_0_gen//soc_gpio_0_component_configuration.pl  --do_build_sim=0  \] " "Gpio_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0004_gpio_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0004_gpio_0_gen//soc_gpio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: Done RTL generation for module 'soc_gpio_0' " "Gpio_0: Done RTL generation for module 'soc_gpio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_0: \"soc\" instantiated altera_avalon_pio \"gpio_0\" " "Gpio_0: \"soc\" instantiated altera_avalon_pio \"gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: Starting RTL generation for module 'soc_gpio_1_adc' " "Gpio_1_adc: Starting RTL generation for module 'soc_gpio_1_adc'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_1_adc --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0005_gpio_1_adc_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0005_gpio_1_adc_gen//soc_gpio_1_adc_component_configuration.pl  --do_build_sim=0  \] " "Gpio_1_adc:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_1_adc --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0005_gpio_1_adc_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0005_gpio_1_adc_gen//soc_gpio_1_adc_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163462983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: Done RTL generation for module 'soc_gpio_1_adc' " "Gpio_1_adc: Done RTL generation for module 'soc_gpio_1_adc'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_1_adc: \"soc\" instantiated altera_avalon_pio \"gpio_1_adc\" " "Gpio_1_adc: \"soc\" instantiated altera_avalon_pio \"gpio_1_adc\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_main: Starting RTL generation for module 'soc_gpio_2_pwm0_main' " "Gpio_2_pwm0_main: Starting RTL generation for module 'soc_gpio_2_pwm0_main'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_main:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_main --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0006_gpio_2_pwm0_main_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0006_gpio_2_pwm0_main_gen//soc_gpio_2_pwm0_main_component_configuration.pl  --do_build_sim=0  \] " "Gpio_2_pwm0_main:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_main --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0006_gpio_2_pwm0_main_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0006_gpio_2_pwm0_main_gen//soc_gpio_2_pwm0_main_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_main: Done RTL generation for module 'soc_gpio_2_pwm0_main' " "Gpio_2_pwm0_main: Done RTL generation for module 'soc_gpio_2_pwm0_main'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_main: \"soc\" instantiated altera_avalon_pio \"gpio_2_pwm0_main\" " "Gpio_2_pwm0_main: \"soc\" instantiated altera_avalon_pio \"gpio_2_pwm0_main\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_prescaler: Starting RTL generation for module 'soc_gpio_2_pwm0_prescaler' " "Gpio_2_pwm0_prescaler: Starting RTL generation for module 'soc_gpio_2_pwm0_prescaler'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_prescaler:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_prescaler --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0007_gpio_2_pwm0_prescaler_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0007_gpio_2_pwm0_prescaler_gen//soc_gpio_2_pwm0_prescaler_component_configuration.pl  --do_build_sim=0  \] " "Gpio_2_pwm0_prescaler:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_2_pwm0_prescaler --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0007_gpio_2_pwm0_prescaler_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0007_gpio_2_pwm0_prescaler_gen//soc_gpio_2_pwm0_prescaler_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163463754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_prescaler: Done RTL generation for module 'soc_gpio_2_pwm0_prescaler' " "Gpio_2_pwm0_prescaler: Done RTL generation for module 'soc_gpio_2_pwm0_prescaler'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_2_pwm0_prescaler: \"soc\" instantiated altera_avalon_pio \"gpio_2_pwm0_prescaler\" " "Gpio_2_pwm0_prescaler: \"soc\" instantiated altera_avalon_pio \"gpio_2_pwm0_prescaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_readport: Starting RTL generation for module 'soc_gpio_3_mem_readport' " "Gpio_3_mem_readport: Starting RTL generation for module 'soc_gpio_3_mem_readport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_readport:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_readport --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0008_gpio_3_mem_readport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0008_gpio_3_mem_readport_gen//soc_gpio_3_mem_readport_component_configuration.pl  --do_build_sim=0  \] " "Gpio_3_mem_readport:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_readport --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0008_gpio_3_mem_readport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0008_gpio_3_mem_readport_gen//soc_gpio_3_mem_readport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_readport: Done RTL generation for module 'soc_gpio_3_mem_readport' " "Gpio_3_mem_readport: Done RTL generation for module 'soc_gpio_3_mem_readport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_readport: \"soc\" instantiated altera_avalon_pio \"gpio_3_mem_readport\" " "Gpio_3_mem_readport: \"soc\" instantiated altera_avalon_pio \"gpio_3_mem_readport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_writeport: Starting RTL generation for module 'soc_gpio_3_mem_writeport' " "Gpio_3_mem_writeport: Starting RTL generation for module 'soc_gpio_3_mem_writeport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_writeport:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_writeport --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0009_gpio_3_mem_writeport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0009_gpio_3_mem_writeport_gen//soc_gpio_3_mem_writeport_component_configuration.pl  --do_build_sim=0  \] " "Gpio_3_mem_writeport:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_gpio_3_mem_writeport --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0009_gpio_3_mem_writeport_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0009_gpio_3_mem_writeport_gen//soc_gpio_3_mem_writeport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_writeport: Done RTL generation for module 'soc_gpio_3_mem_writeport' " "Gpio_3_mem_writeport: Done RTL generation for module 'soc_gpio_3_mem_writeport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_3_mem_writeport: \"soc\" instantiated altera_avalon_pio \"gpio_3_mem_writeport\" " "Gpio_3_mem_writeport: \"soc\" instantiated altera_avalon_pio \"gpio_3_mem_writeport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'soc_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'soc_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram_controller_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0010_sdram_controller_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0010_sdram_controller_0_gen//soc_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram_controller_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0010_sdram_controller_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0010_sdram_controller_0_gen//soc_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163464887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'soc_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'soc_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'soc_timer_0' " "Timer_0: Starting RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0011_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0011_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0011_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0011_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'soc_timer_0' " "Timer_0: Done RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'soc_uart_0' " "Uart_0: Starting RTL generation for module 'soc_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_uart_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0012_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0012_uart_0_gen//soc_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_uart_0 --dir=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0012_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/gabri/AppData/Local/Temp/alt8624_452670635649005955.dir/0012_uart_0_gen//soc_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163465890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'soc_uart_0' " "Uart_0: Done RTL generation for module 'soc_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163466497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"soc\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"soc\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609163466528 ""}
