#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  6 14:31:04 2024
# Process ID: 1569216
# Current directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga
# Command line: vivado -mode tcl -source fpga-par.tcl -tclargs torus 32
# Log file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.log
# Journal file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.jou
# Running On: ECEUBUNTU2, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 25, Host memory: 403748 MB
#-----------------------------------------------------------
source fpga-par.tcl
# set top [lindex $argv 0]
# set datawidth [lindex $argv 1]
# create_project -force par ./par -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# add_files ../rtl/torus_xbar_1b.sv
# add_files ../rtl/dor.sv
# add_files ../rtl/dor_bp.sv
# add_files ../rtl/dor_credit.sv
# add_files ../rtl/torus_switch.sv
# add_files ../rtl/torus_switch_bp.sv
# add_files ../rtl/torus_switch_credit.sv
# add_files ../rtl/common_pkg.sv
# add_files ../rtl/credit_bp_rx.sv
# add_files ../rtl/credit_bp_tx.sv
# add_files ../rtl/noc_if.sv
# add_files ../rtl/shadow_reg_combi.sv
# add_files ../rtl/fifo32.sv
# add_files ../rtl/low_swing_rx.sv
# add_files ../rtl/low_swing_tx.sv
# add_files ../rtl/torus.sv
# add_files ../rtl/torus_bp.sv
# add_files ../rtl/torus_credit.sv
# add_files ../rtl/token_bucket.sv
# add_files ../rtl/client_for_synth.sv
# add_files torus.xdc
# add_files floorplan.xdc
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.793 ; gain = 16.008 ; free physical = 314220 ; free virtual = 373373
# set_property top $top [current_fileset]
# set_property generic "D_W=$datawidth" [current_fileset]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Dec  6 14:31:24 2024] Launched synth_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Dec  6 14:31:24 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log torus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source torus.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus.tcl -notrace
Command: synth_design -top torus -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1569416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 311940 ; free virtual = 371093
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'torus' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus.sv:1]
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'low_swing_rx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_rx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'low_swing_tx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_tx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'client' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'token_bucket' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'token_bucket' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'client' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'torus_xbar_1b' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'torus_xbar_1b' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dor' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dor__parameterized14' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dor__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch__parameterized14' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'torus' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus.sv:1]
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2s in module torus_xbar_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2e in module torus_xbar_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[1] in module dor is either unconnected or has no load
WARNING: [Synth 8-7129] Port n_x[0] in module dor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312896 ; free virtual = 372052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312893 ; free virtual = 372049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312893 ; free virtual = 372049
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 312886 ; free virtual = 372041
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:140]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:181]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:188]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:194]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:276]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:317]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:358]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:365]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:371]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:453]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:494]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:535]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:542]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:630]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:671]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:719]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:725]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:807]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:848]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:889]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:895]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:984]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1025]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1066]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1072]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1161]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1202]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1243]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1338]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1379]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1420]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1427]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1474]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1515]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1556]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1597]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1604]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1651]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1692]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1774]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1781]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1828]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1869]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1910]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1951]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1958]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2005]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2046]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2087]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2128]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2135]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2182]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2223]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2305]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2311]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2312]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2359]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2400]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2441]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2482]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2488]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2489]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2536]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2577]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2618]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2659]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2665]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2666]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2713]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2754]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2795]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/torus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/torus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312718 ; free virtual = 371873
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312717 ; free virtual = 371873
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312854 ; free virtual = 372010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312854 ; free virtual = 372010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312854 ; free virtual = 372010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312845 ; free virtual = 372002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 48    
+---XORs : 
	   2 Input      2 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 80    
	                5 Bit    Registers := 16    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 176   
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 2064  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312813 ; free virtual = 371977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312695 ; free virtual = 371859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312653 ; free virtual = 371817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312655 ; free virtual = 371819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312650 ; free virtual = 371815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312650 ; free virtual = 371815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312653 ; free virtual = 371817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312653 ; free virtual = 371817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312653 ; free virtual = 371818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312654 ; free virtual = 371819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    48|
|2     |LUT2 |    46|
|3     |LUT3 |    15|
|4     |LUT4 |   126|
|5     |LUT5 |   164|
|6     |LUT6 |   163|
|7     |FDRE |   496|
|8     |FDSE |    32|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312654 ; free virtual = 371819
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312706 ; free virtual = 371871
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312706 ; free virtual = 371871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312805 ; free virtual = 371970
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.816 ; gain = 0.000 ; free physical = 312747 ; free virtual = 371912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7eeb8b80
INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.816 ; gain = 64.031 ; free physical = 312866 ; free virtual = 372031
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/torus.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file torus_utilization_synth.rpt -pb torus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:32:18 2024...
[Fri Dec  6 14:32:29 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 314187 ; free virtual = 373342
# launch_runs impl_1 -jobs 4
[Fri Dec  6 14:32:29 2024] Launched impl_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Dec  6 14:32:29 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log torus.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source torus.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus.tcl -notrace
Command: link_design -top torus -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 313478 ; free virtual = 372634
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:59]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:140]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:181]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:188]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:194]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:276]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:317]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:358]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:365]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:371]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:453]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:494]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:535]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:542]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:630]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:671]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:719]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:725]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:807]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:848]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:889]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:895]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:984]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1025]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1066]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1072]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1161]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1202]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1243]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1338]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1379]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1420]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1427]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1474]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1515]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1556]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1597]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1604]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1651]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1692]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1774]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1781]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1828]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1869]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1910]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1951]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1958]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2005]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2046]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2087]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2128]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2135]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2182]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2223]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2305]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2311]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2312]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2359]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2400]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2441]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2482]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2488]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2489]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2536]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2577]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2618]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2659]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2665]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2666]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2713]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2754]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2795]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.793 ; gain = 0.000 ; free physical = 313341 ; free virtual = 372497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 206 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.793 ; gain = 56.027 ; free physical = 313341 ; free virtual = 372498
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2946.824 ; gain = 64.031 ; free physical = 313330 ; free virtual = 372487

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1204d8565

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.824 ; gain = 0.000 ; free physical = 312860 ; free virtual = 372017

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10d100b82

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.965 ; gain = 0.000 ; free physical = 312684 ; free virtual = 371840
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10d100b82

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3182.965 ; gain = 0.000 ; free physical = 312684 ; free virtual = 371840
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d100b82

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3182.965 ; gain = 0.000 ; free physical = 312684 ; free virtual = 371840
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10d100b82

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3214.980 ; gain = 32.016 ; free physical = 312683 ; free virtual = 371839
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10d100b82

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3214.980 ; gain = 32.016 ; free physical = 312683 ; free virtual = 371839
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10d100b82

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3214.980 ; gain = 32.016 ; free physical = 312683 ; free virtual = 371839
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              32  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.980 ; gain = 0.000 ; free physical = 312683 ; free virtual = 371839
Ending Logic Optimization Task | Checksum: 10d100b82

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3214.980 ; gain = 32.016 ; free physical = 312683 ; free virtual = 371839

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10d100b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.980 ; gain = 0.000 ; free physical = 312682 ; free virtual = 371839

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10d100b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.980 ; gain = 0.000 ; free physical = 312682 ; free virtual = 371839

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.980 ; gain = 0.000 ; free physical = 312682 ; free virtual = 371839
Ending Netlist Obfuscation Task | Checksum: 10d100b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.980 ; gain = 0.000 ; free physical = 312682 ; free virtual = 371839
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 206 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3214.980 ; gain = 332.188 ; free physical = 312682 ; free virtual = 371839
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_drc_opted.rpt -pb torus_drc_opted.pb -rpx torus_drc_opted.rpx
Command: report_drc -file torus_drc_opted.rpt -pb torus_drc_opted.pb -rpx torus_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/zfsspare/opt/Vivado/2022.1/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312608 ; free virtual = 371764
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 654daa8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312608 ; free virtual = 371764
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312608 ; free virtual = 371764

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67aee257

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312635 ; free virtual = 371792

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6de68f44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312650 ; free virtual = 371807

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6de68f44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312650 ; free virtual = 371807
Phase 1 Placer Initialization | Checksum: 6de68f44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312649 ; free virtual = 371806

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 107bac43d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312644 ; free virtual = 371801

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d1c7f29f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312644 ; free virtual = 371801

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d1c7f29f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312644 ; free virtual = 371801

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10b06b3ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775
Phase 2.4 Global Placement Core | Checksum: 9de241f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312617 ; free virtual = 371774
Phase 2 Global Placement | Checksum: 9de241f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8fd4b8f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7839aa54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f5f467d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9e1f7f37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3352.508 ; gain = 0.000 ; free physical = 312618 ; free virtual = 371775

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19a82b99f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1866c367c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23e413f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773
Phase 3 Detail Placement | Checksum: 23e413f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd0c9b0c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.167 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c8047063

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312615 ; free virtual = 371772
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 229d3c7f8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312616 ; free virtual = 371773
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd0c9b0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.167. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25b6ec080

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773
Phase 4.1 Post Commit Optimization | Checksum: 25b6ec080

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312616 ; free virtual = 371773

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25b6ec080

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25b6ec080

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774
Phase 4.3 Placer Reporting | Checksum: 25b6ec080

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312617 ; free virtual = 371774

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2af6a3c2f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774
Ending Placer Task | Checksum: 1d60ce2b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3358.445 ; gain = 5.938 ; free physical = 312617 ; free virtual = 371774
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 207 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312641 ; free virtual = 371800
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file torus_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312632 ; free virtual = 371790
INFO: [runtcl-4] Executing : report_utilization -file torus_utilization_placed.rpt -pb torus_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file torus_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312642 ; free virtual = 371800
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 208 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3358.445 ; gain = 0.000 ; free physical = 312611 ; free virtual = 371771
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dcca8b9e ConstDB: 0 ShapeSum: f9425714 RouteDB: 0
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: f6b26f29 NumContArr: 8fa75414 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 18659c33d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.141 ; gain = 64.695 ; free physical = 312577 ; free virtual = 371737

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18659c33d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3431.141 ; gain = 72.695 ; free physical = 312542 ; free virtual = 371701

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18659c33d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3431.141 ; gain = 72.695 ; free physical = 312542 ; free virtual = 371701
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d8df4b5d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3446.023 ; gain = 87.578 ; free physical = 312541 ; free virtual = 371700
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.252  | TNS=0.000  | WHS=0.104  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 791
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 791
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ee8eb0a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312538 ; free virtual = 371697

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ee8eb0a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312538 ; free virtual = 371697
Phase 3 Initial Routing | Checksum: 193641de8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312534 ; free virtual = 371693

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1002d3fc8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693
Phase 4 Rip-up And Reroute | Checksum: 1002d3fc8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1002d3fc8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1002d3fc8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693
Phase 5 Delay and Skew Optimization | Checksum: 1002d3fc8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a79b67ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.009  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a79b67ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693
Phase 6 Post Hold Fix | Checksum: 1a79b67ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371693

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.243399 %
  Global Horizontal Routing Utilization  = 0.147228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: db99279f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312533 ; free virtual = 371692

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: db99279f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3447.023 ; gain = 88.578 ; free physical = 312532 ; free virtual = 371691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 106f59b76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3463.031 ; gain = 104.586 ; free physical = 312532 ; free virtual = 371691

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.009  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 106f59b76

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3463.031 ; gain = 104.586 ; free physical = 312532 ; free virtual = 371692
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3463.031 ; gain = 104.586 ; free physical = 312571 ; free virtual = 371730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 211 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3463.031 ; gain = 104.586 ; free physical = 312571 ; free virtual = 371730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3463.031 ; gain = 0.000 ; free physical = 312566 ; free virtual = 371727
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_drc_routed.rpt -pb torus_drc_routed.pb -rpx torus_drc_routed.rpx
Command: report_drc -file torus_drc_routed.rpt -pb torus_drc_routed.pb -rpx torus_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file torus_methodology_drc_routed.rpt -pb torus_methodology_drc_routed.pb -rpx torus_methodology_drc_routed.rpx
Command: report_methodology -file torus_methodology_drc_routed.rpt -pb torus_methodology_drc_routed.pb -rpx torus_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file torus_power_routed.rpt -pb torus_power_summary_routed.pb -rpx torus_power_routed.rpx
Command: report_power -file torus_power_routed.rpt -pb torus_power_summary_routed.pb -rpx torus_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 212 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file torus_route_status.rpt -pb torus_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file torus_timing_summary_routed.rpt -pb torus_timing_summary_routed.pb -rpx torus_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file torus_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file torus_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file torus_bus_skew_routed.rpt -pb torus_bus_skew_routed.pb -rpx torus_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:33:24 2024...
[Fri Dec  6 14:33:39 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 314242 ; free virtual = 373403
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 313903 ; free virtual = 373064
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y19:SLICE_X45Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:4]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y16:SLICE_X34Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:11]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y17:SLICE_X36Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].west_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:59]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[28].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[29].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[30].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[31].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[32].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[33].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[34].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[35].east_tx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y35:SLICE_X45Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:103]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[20].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[21].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[22].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[23].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[24].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[25].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[26].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[27].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y17:SLICE_X45Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:140]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y93:SLICE_X45Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:181]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y90:SLICE_X34Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:188]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y91:SLICE_X36Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:194]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y109:SLICE_X45Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:276]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y91:SLICE_X45Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:317]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y130:SLICE_X45Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:358]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y127:SLICE_X34Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:365]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y128:SLICE_X36Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:371]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y128:SLICE_X45Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:453]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y146:SLICE_X45Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:494]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y56:SLICE_X45Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:535]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X26Y53:SLICE_X34Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:542]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X35Y54:SLICE_X36Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:548]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y54:SLICE_X45Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:630]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X37Y72:SLICE_X45Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:671]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y19:SLICE_X89Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:712]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y16:SLICE_X78Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:719]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y17:SLICE_X80Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:725]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y35:SLICE_X89Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:807]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y17:SLICE_X89Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:848]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y93:SLICE_X89Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:889]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:895]
WARNING: [Place 30-609] SLICE_X78Y110:SLICE_X70Y90 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y90:SLICE_X78Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-609] SLICE_X70Y90:SLICE_X79Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:896]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y91:SLICE_X80Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:902]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y109:SLICE_X89Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:984]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y91:SLICE_X89Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1025]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y130:SLICE_X89Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1066]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1072]
WARNING: [Place 30-609] SLICE_X78Y147:SLICE_X70Y127 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y127:SLICE_X78Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-609] SLICE_X70Y127:SLICE_X79Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1073]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y128:SLICE_X80Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1079]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y128:SLICE_X89Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1161]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y146:SLICE_X89Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1202]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y56:SLICE_X89Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1243]
WARNING: [Place 30-609] SLICE_X78Y73:SLICE_X70Y53 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X70Y53:SLICE_X78Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-609] SLICE_X70Y53:SLICE_X79Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1250]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X79Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X79Y54:SLICE_X80Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1256]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y54:SLICE_X89Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1338]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X81Y72:SLICE_X89Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1379]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y19:SLICE_X111Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1420]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y16:SLICE_X100Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1427]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y17:SLICE_X102Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1474]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y35:SLICE_X111Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1515]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y17:SLICE_X111Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1556]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y93:SLICE_X111Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1597]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y90:SLICE_X100Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1604]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y91:SLICE_X102Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1651]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y109:SLICE_X111Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1692]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y91:SLICE_X111Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1733]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y130:SLICE_X111Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1774]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y127:SLICE_X100Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1781]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y128:SLICE_X102Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1828]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y128:SLICE_X111Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1869]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y146:SLICE_X111Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1910]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y56:SLICE_X111Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1951]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X92Y53:SLICE_X100Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1958]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X101Y54:SLICE_X102Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2005]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y54:SLICE_X111Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2046]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X103Y72:SLICE_X111Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2087]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y19:SLICE_X67Y34 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2128]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y16:SLICE_X56Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2135]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y17:SLICE_X58Y35 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2182]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y35:SLICE_X67Y36 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2223]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y17:SLICE_X67Y18 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2264]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y93:SLICE_X67Y108 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2305]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y90 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2311]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y90:SLICE_X56Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2312]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y91 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y91 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Place 30-609] SLICE_X68Y91:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2318]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y91:SLICE_X58Y109 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2359]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y109:SLICE_X67Y110 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2400]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y91:SLICE_X67Y92 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2441]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y130:SLICE_X67Y145 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2482]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y127 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2488]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y127:SLICE_X56Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2489]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y128 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y128 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Place 30-609] SLICE_X68Y128:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2495]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y128:SLICE_X58Y146 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2536]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y128:SLICE_X67Y129 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2577]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y146:SLICE_X67Y147 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2618]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y56:SLICE_X67Y71 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2659]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y53 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2665]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X48Y53:SLICE_X56Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2666]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y54 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y54 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Place 30-609] SLICE_X68Y54:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2672]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X57Y54:SLICE_X58Y72 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2713]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y54:SLICE_X67Y55 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2754]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: SLICE_X59Y72:SLICE_X67Y73 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2795]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 313752 ; free virtual = 372913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.812 ; gain = 39.660 ; free physical = 313751 ; free virtual = 372912
# write_verilog -force -mode funcsim fpga-post-synth.$top.$datawidth.v
# open_run impl_1 -name impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 313742 ; free virtual = 372903
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3115.328 ; gain = 0.000 ; free physical = 313145 ; free virtual = 372306
Restored from archive | CPU: 0.070000 secs | Memory: 1.067879 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3115.328 ; gain = 0.000 ; free physical = 313145 ; free virtual = 372306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.328 ; gain = 0.000 ; free physical = 313145 ; free virtual = 372307
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.328 ; gain = 232.516 ; free physical = 313145 ; free virtual = 372307
# write_verilog -force -mode timesim -sdf_anno true -sdf_file fpga-post-par.$top.$datawidth.sdf fpga-post-par.$top.$datawidth.v
# write_sdf -force fpga-post-par.$top.$datawidth.sdf
# report_utilization -file fpga-post-par-utilization.$top.$datawidth.txt
# report_timing -file fpga-post-par-timing.$top.$datawidth.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:33:54 2024...
