
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+25 (git sha1 c1ec625f4, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: apiodir/top.v
Parsing SystemVerilog input from `apiodir/top.v' to AST representation.
verilog frontend filename apiodir/top.v
Generating RTLIL representation for module `\top'.
apiodir/top.v:61: Warning: Identifier `\clk180' is implicitly declared.
Note: Assuming pure combinatorial block at apiodir/top.v:200.1-202.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: apiodir/sdram.v
Parsing SystemVerilog input from `apiodir/sdram.v' to AST representation.
verilog frontend filename apiodir/sdram.v
apiodir/sdram.v:81: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\sdram'.
Warning: Replacing memory \r_dqdata with list of registers. See apiodir/sdram.v:331
Warning: Replacing memory \r_write_data with list of registers. See apiodir/sdram.v:222
Warning: Replacing memory \r_read_data with list of registers. See apiodir/sdram.v:115
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: pll.v
Parsing SystemVerilog input from `pll.v' to AST representation.
verilog frontend filename pll.v
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh
Generating RTLIL representation for module `\CCU2C'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Replacing existing module `\CCU2C' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh:3.1-61.10.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh
Replacing existing module `\LUT4' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:4.1-16.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\$__ABC9_LUT5' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:22.1-30.10.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Replacing existing blackbox module `\$__ABC9_LUT6' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:36.1-45.10.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:51.1-61.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing module `\L6MUX21' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:65.1-72.10.
Generating RTLIL representation for module `\L6MUX21'.
Replacing existing blackbox module `\TRELLIS_RAM16X2' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:76.1-113.10.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Replacing existing module `\PFUMX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:117.1-124.10.
Generating RTLIL representation for module `\PFUMX'.
Replacing existing module `\TRELLIS_DPR16X4' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:128.1-169.10.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Replacing existing module `\DPR16X4C' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:174.1-233.10.
Generating RTLIL representation for module `\DPR16X4C'.
Replacing existing module `\LUT2' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:238.1-242.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing module `\TRELLIS_FF' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:249.1-314.10.
Generating RTLIL representation for module `\TRELLIS_FF'.
Replacing existing blackbox module `\TRELLIS_IO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:318.1-344.10.
Generating RTLIL representation for module `\TRELLIS_IO'.
Replacing existing blackbox module `\INV' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:348.1-350.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\TRELLIS_COMB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:354.1-395.10.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Replacing existing blackbox module `\VLO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:398.1-400.10.
Generating RTLIL representation for module `\VLO'.
Replacing existing blackbox module `\VHI' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:402.1-404.10.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \pll
Used module:     \sdram

10.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \pll
Used module:     \sdram
Removed 0 unused modules.

11. Executing SYNTH_LATTICE pass.

11.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Replacing existing module `\LUT4' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:4.1-16.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\$__ABC9_LUT5' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:22.1-30.10.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Replacing existing blackbox module `\$__ABC9_LUT6' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:36.1-45.10.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:51.1-61.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing module `\L6MUX21' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:65.1-72.10.
Generating RTLIL representation for module `\L6MUX21'.
Replacing existing blackbox module `\TRELLIS_RAM16X2' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:76.1-113.10.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Replacing existing module `\PFUMX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:117.1-124.10.
Generating RTLIL representation for module `\PFUMX'.
Replacing existing module `\TRELLIS_DPR16X4' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:128.1-169.10.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Replacing existing module `\DPR16X4C' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:174.1-233.10.
Generating RTLIL representation for module `\DPR16X4C'.
Replacing existing module `\LUT2' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:238.1-242.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing module `\TRELLIS_FF' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:249.1-314.10.
Generating RTLIL representation for module `\TRELLIS_FF'.
Replacing existing blackbox module `\TRELLIS_IO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:318.1-344.10.
Generating RTLIL representation for module `\TRELLIS_IO'.
Replacing existing blackbox module `\INV' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:348.1-350.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\TRELLIS_COMB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:354.1-395.10.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Replacing existing blackbox module `\VLO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:398.1-400.10.
Generating RTLIL representation for module `\VLO'.
Replacing existing blackbox module `\VHI' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:402.1-404.10.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Replacing existing module `\CCU2C' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10.
Generating RTLIL representation for module `\CCU2C'.
Replacing existing blackbox module `\DP16KD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v:5.1-219.10.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Replacing existing blackbox module `\GSR' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:4.1-6.10.
Generating RTLIL representation for module `\GSR'.
Replacing existing blackbox module `\PUR' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:9.1-12.10.
Generating RTLIL representation for module `\PUR'.
Replacing existing blackbox module `\SGSR' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:15.1-18.10.
Generating RTLIL representation for module `\SGSR'.
Replacing existing blackbox module `\PDPW16KD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:21.1-208.10.
Generating RTLIL representation for module `\PDPW16KD'.
Replacing existing blackbox module `\MULT18X18D' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:211.1-470.10.
Generating RTLIL representation for module `\MULT18X18D'.
Replacing existing blackbox module `\ALU54B' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:473.1-970.10.
Generating RTLIL representation for module `\ALU54B'.
Replacing existing blackbox module `\CLKDIVF' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:973.1-980.10.
Generating RTLIL representation for module `\CLKDIVF'.
Replacing existing blackbox module `\PCSCLKDIV' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:983.1-992.10.
Generating RTLIL representation for module `\PCSCLKDIV'.
Replacing existing blackbox module `\DCSC' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:995.1-1003.10.
Generating RTLIL representation for module `\DCSC'.
Replacing existing blackbox module `\DCCA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1006.1-1010.10.
Generating RTLIL representation for module `\DCCA'.
Replacing existing blackbox module `\ECLKSYNCB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1013.1-1017.10.
Generating RTLIL representation for module `\ECLKSYNCB'.
Replacing existing blackbox module `\ECLKBRIDGECS' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1020.1-1025.10.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Replacing existing blackbox module `\DELAYF' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1028.1-1037.10.
Generating RTLIL representation for module `\DELAYF'.
Replacing existing blackbox module `\DELAYG' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1040.1-1045.10.
Generating RTLIL representation for module `\DELAYG'.
Replacing existing blackbox module `\USRMCLK' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1048.1-1051.10.
Generating RTLIL representation for module `\USRMCLK'.
Replacing existing blackbox module `\DQSBUFM' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1054.1-1098.10.
Generating RTLIL representation for module `\DQSBUFM'.
Replacing existing blackbox module `\DDRDLLA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1101.1-1118.10.
Generating RTLIL representation for module `\DDRDLLA'.
Replacing existing blackbox module `\DLLDELD' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1121.1-1129.10.
Generating RTLIL representation for module `\DLLDELD'.
Replacing existing blackbox module `\IDDRX1F' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1132.1-1139.10.
Generating RTLIL representation for module `\IDDRX1F'.
Replacing existing blackbox module `\IDDRX2F' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1142.1-1153.10.
Generating RTLIL representation for module `\IDDRX2F'.
Replacing existing blackbox module `\IDDR71B' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1156.1-1170.10.
Generating RTLIL representation for module `\IDDR71B'.
Replacing existing blackbox module `\IDDRX2DQA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1173.1-1191.10.
Generating RTLIL representation for module `\IDDRX2DQA'.
Replacing existing blackbox module `\ODDRX1F' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1201.10.
Generating RTLIL representation for module `\ODDRX1F'.
Replacing existing blackbox module `\ODDRX2F' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1204.1-1214.10.
Generating RTLIL representation for module `\ODDRX2F'.
Replacing existing blackbox module `\ODDR71B' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1217.1-1230.10.
Generating RTLIL representation for module `\ODDR71B'.
Replacing existing blackbox module `\OSHX2A' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1233.1-1241.10.
Generating RTLIL representation for module `\OSHX2A'.
Replacing existing blackbox module `\TSHX2DQA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1244.1-1254.10.
Generating RTLIL representation for module `\TSHX2DQA'.
Replacing existing blackbox module `\TSHX2DQSA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1257.1-1267.10.
Generating RTLIL representation for module `\TSHX2DQSA'.
Replacing existing blackbox module `\ODDRX2DQA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1270.1-1281.10.
Generating RTLIL representation for module `\ODDRX2DQA'.
Replacing existing blackbox module `\ODDRX2DQSB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1284.1-1295.10.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Replacing existing blackbox module `\EHXPLLL' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1298.1-1357.10.
Generating RTLIL representation for module `\EHXPLLL'.
Replacing existing blackbox module `\DTR' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1360.1-1371.10.
Generating RTLIL representation for module `\DTR'.
Replacing existing blackbox module `\OSCG' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1374.1-1377.10.
Generating RTLIL representation for module `\OSCG'.
Replacing existing blackbox module `\EXTREFB' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1380.1-1389.10.
Generating RTLIL representation for module `\EXTREFB'.
Replacing existing blackbox module `\JTAGG' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1392.1-1414.10.
Generating RTLIL representation for module `\JTAGG'.
Replacing existing blackbox module `\DCUA' at /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1417.1-1980.10.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

11.3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

11.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \pll
Used module:     \sdram

11.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \pll
Used module:     \sdram
Removed 0 unused modules.

11.4. Executing PROC pass (convert processes to netlists).

11.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$apiodir/sdram.v:329$119 in module sdram.
Marked 9 switch rules as full_case in process $proc$apiodir/sdram.v:112$54 in module sdram.
Marked 2 switch rules as full_case in process $proc$apiodir/top.v:204$21 in module top.
Marked 5 switch rules as full_case in process $proc$apiodir/top.v:77$5 in module top.
Removed a total of 0 dead cases.

11.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 23 assignments to connections.

11.4.4. Executing PROC_INIT pass (extract init attributes).

11.4.5. Executing PROC_ARST pass (detect async resets in processes).

11.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~40 debug messages>

11.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sdram.$proc$apiodir/sdram.v:329$119'.
     1/2: $0\r_dqdata[1][15:0]
     2/2: $0\r_dqdata[0][15:0]
Creating decoders for process `\sdram.$proc$apiodir/sdram.v:112$54'.
     1/52: $0\SDRAM_A[12:0] [12:11]
     2/52: $3$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$106
     3/52: $3$memwr$\active_row$apiodir/sdram.v:251$33_DATA[12:0]$105
     4/52: $3$memwr$\active_row$apiodir/sdram.v:251$33_ADDR[1:0]$104
     5/52: $3$bitselwrite$pos$apiodir/sdram.v:252$24[1:0]$103
     6/52: $3$lookahead\active_flags$53[3:0]$98
     7/52: $0\SDRAM_A[12:0] [10]
     8/52: $2$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$88
     9/52: $2$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$87
    10/52: $2$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$86
    11/52: $2$lookahead\active_flags$53[3:0]$93
    12/52: $0\SDRAM_A[12:0] [9:0]
    13/52: $4$lookahead\active_flags$53[3:0]$107
    14/52: $2$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$89
    15/52: $2$memwr$\active_row$apiodir/sdram.v:251$33_DATA[12:0]$91
    16/52: $2$memwr$\active_row$apiodir/sdram.v:251$33_ADDR[1:0]$90
    17/52: $2$bitselwrite$pos$apiodir/sdram.v:252$24[1:0]$85
    18/52: $1$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$72
    19/52: $1$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$71
    20/52: $1$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$70
    21/52: $1$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$69
    22/52: $0\cntref[7:0]
    23/52: $0\cnt[2:0]
    24/52: $1$lookahead\active_flags$53[3:0]$80
    25/52: $1$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$79
    26/52: $1$memwr$\active_row$apiodir/sdram.v:251$33_DATA[12:0]$78
    27/52: $1$memwr$\active_row$apiodir/sdram.v:251$33_ADDR[1:0]$77
    28/52: $1$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$76
    29/52: $1$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$75
    30/52: $1$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$74
    31/52: $1$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$73
    32/52: $1$bitselwrite$pos$apiodir/sdram.v:252$24[1:0]$68
    33/52: $0\r_write_data[1][15:0]
    34/52: $0\r_write_data[0][15:0]
    35/52: $0\r_read_data[1][15:0]
    36/52: $0\r_read_data[0][15:0]
    37/52: $0\r_data_width[1:0]
    38/52: $0\r_addr[23:0]
    39/52: $0\r_write[0:0]
    40/52: $0\dq_en[0:0]
    41/52: $0\dq[15:0]
    42/52: $0\dqm[1:0]
    43/52: $0\command[3:0]
    44/52: $0\status[9:0]
    45/52: $0\cntlong_en[0:0]
    46/52: $0\cntref_en[0:0]
    47/52: $0\cnt8ref_en[0:0]
    48/52: $0\cnt_en[0:0]
    49/52: $0\ready[0:0]
    50/52: $0\SDRAM_BA[1:0]
    51/52: $2$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$92
    52/52: $0\SDRAM_CKE[0:0]
Creating decoders for process `\sdram.$proc$apiodir/sdram.v:66$38'.
Creating decoders for process `\sdram.$proc$apiodir/sdram.v:61$34'.
Creating decoders for process `\top.$proc$apiodir/top.v:204$21'.
     1/2: $0\debugstatus[3:0]
     2/2: $0\debugline[7:0]
Creating decoders for process `\top.$proc$apiodir/top.v:200$20'.
Creating decoders for process `\top.$proc$apiodir/top.v:77$5'.
     1/12: $5\cnt[3:0]
     2/12: $4\cnt[3:0]
     3/12: $3\cnt[3:0]
     4/12: $2\cnt[3:0]
     5/12: $1\cnt[3:0]
     6/12: $0\r_read_data[31:0]
     7/12: $0\cnt32_en[0:0]
     8/12: $0\addr[23:0]
     9/12: $0\write_data[31:0]
    10/12: $0\rst[0:0]
    11/12: $0\write[0:0]
    12/12: $0\enable[0:0]
Creating decoders for process `\top.$proc$apiodir/top.v:67$1'.

11.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\r_dq' from process `\top.$proc$apiodir/top.v:200$20'.

11.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sdram.\r_dqdata[0]' using process `\sdram.$proc$apiodir/sdram.v:329$119'.
  created $dff cell `$procdff$1598' with negative edge clock.
Creating register for signal `\sdram.\r_dqdata[1]' using process `\sdram.$proc$apiodir/sdram.v:329$119'.
  created $dff cell `$procdff$1599' with negative edge clock.
Creating register for signal `\sdram.\SDRAM_CKE' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\sdram.\SDRAM_A' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\sdram.\SDRAM_BA' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\sdram.\ready' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\sdram.\cnt' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\sdram.\cnt_en' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\sdram.\cnt8ref_en' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\sdram.\cntref_en' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\sdram.\cntref' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\sdram.\cntlong_en' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\sdram.\status' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\sdram.\command' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\sdram.\dqm' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\sdram.\dq' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\sdram.\dq_en' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\sdram.\active_flags' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\sdram.\r_write' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\sdram.\r_addr' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\sdram.\r_data_width' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\sdram.$bitselwrite$pos$apiodir/sdram.v:252$24' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\sdram.\r_read_data[0]' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\sdram.\r_read_data[1]' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\sdram.\r_write_data[0]' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\sdram.\r_write_data[1]' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:118$25_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:118$26_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:118$27_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:118$28_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:133$29_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:133$30_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:133$31_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:133$32_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:251$33_ADDR' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:251$33_DATA' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\sdram.$memwr$\active_row$apiodir/sdram.v:251$33_EN' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\sdram.$lookahead\active_flags$53' using process `\sdram.$proc$apiodir/sdram.v:112$54'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\sdram.\cnt8ref' using process `\sdram.$proc$apiodir/sdram.v:66$38'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\sdram.\cntlong' using process `\sdram.$proc$apiodir/sdram.v:66$38'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\sdram.\if_init_delay' using process `\sdram.$proc$apiodir/sdram.v:61$34'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\sdram.\if_refresh' using process `\sdram.$proc$apiodir/sdram.v:61$34'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\sdram.\if_8ref' using process `\sdram.$proc$apiodir/sdram.v:61$34'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\top.\debugline' using process `\top.$proc$apiodir/top.v:204$21'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\top.\debugstatus' using process `\top.$proc$apiodir/top.v:204$21'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\top.\enable' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\top.\write' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\top.\rst' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\top.\write_data' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\top.\addr' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\top.\cnt32_en' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\top.\r_read_data' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\top.\cnt' using process `\top.$proc$apiodir/top.v:77$5'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\top.\cnt32' using process `\top.$proc$apiodir/top.v:67$1'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\top.\cnt32_full' using process `\top.$proc$apiodir/top.v:67$1'.
  created $dff cell `$procdff$1652' with positive edge clock.

11.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sdram.$proc$apiodir/sdram.v:329$119'.
Removing empty process `sdram.$proc$apiodir/sdram.v:329$119'.
Found and cleaned up 19 empty switches in `\sdram.$proc$apiodir/sdram.v:112$54'.
Removing empty process `sdram.$proc$apiodir/sdram.v:112$54'.
Removing empty process `sdram.$proc$apiodir/sdram.v:66$38'.
Removing empty process `sdram.$proc$apiodir/sdram.v:61$34'.
Found and cleaned up 2 empty switches in `\top.$proc$apiodir/top.v:204$21'.
Removing empty process `top.$proc$apiodir/top.v:204$21'.
Removing empty process `top.$proc$apiodir/top.v:200$20'.
Found and cleaned up 18 empty switches in `\top.$proc$apiodir/top.v:77$5'.
Removing empty process `top.$proc$apiodir/top.v:77$5'.
Removing empty process `top.$proc$apiodir/top.v:67$1'.
Cleaned up 40 empty switches.

11.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module sdram.
<suppressed ~54 debug messages>
Optimizing module top.
<suppressed ~40 debug messages>

11.5. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module sdram.
<suppressed ~2 debug messages>

11.6. Executing TRIBUF pass.

11.7. Executing DEMINOUT pass (demote inout ports to input or output).

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 251 unused wires.
<suppressed ~34 debug messages>

11.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\led [2] is used but has no driver.
Warning: Wire top.\led [1] is used but has no driver.
Warning: Wire top.\led [0] is used but has no driver.
Found and reported 3 problems.

11.11. Executing OPT pass (performing simple optimizations).

11.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~561 debug messages>
Removed a total of 187 cells.

11.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\ram.$procmux$1378.
    dead port 2/2 on $mux $flatten\ram.$procmux$699.
    dead port 1/2 on $mux $flatten\ram.$procmux$702.
    dead port 2/2 on $mux $flatten\ram.$procmux$711.
    dead port 1/2 on $mux $flatten\ram.$procmux$714.
    dead port 2/2 on $mux $flatten\ram.$procmux$723.
    dead port 1/2 on $mux $flatten\ram.$procmux$726.
    dead port 2/2 on $mux $flatten\ram.$procmux$752.
    dead port 1/2 on $mux $flatten\ram.$procmux$755.
    dead port 1/2 on $mux $flatten\ram.$procmux$806.
    dead port 1/2 on $mux $flatten\ram.$procmux$820.
    dead port 1/2 on $mux $flatten\ram.$procmux$834.
    dead port 1/2 on $mux $flatten\ram.$procmux$845.
    dead port 2/2 on $mux $flatten\ram.$procmux$883.
    dead port 1/2 on $mux $flatten\ram.$procmux$886.
    dead port 1/2 on $mux $flatten\ram.$procmux$900.
    dead port 1/2 on $mux $flatten\ram.$procmux$909.
    dead port 1/2 on $mux $flatten\ram.$procmux$918.
    dead port 2/2 on $mux $procmux$1413.
    dead port 2/2 on $mux $procmux$1416.
    dead port 2/2 on $mux $procmux$1425.
    dead port 2/2 on $mux $procmux$1428.
    dead port 2/2 on $mux $procmux$1439.
    dead port 2/2 on $mux $procmux$1442.
    dead port 2/2 on $mux $procmux$1482.
Removed 25 multiplexer ports.
<suppressed ~294 debug messages>

11.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1310: { $flatten\ram.$procmux$1200_CMP $auto$opt_reduce.cc:137:opt_pmux$1665 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1351: $auto$opt_reduce.cc:137:opt_pmux$1667
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$697:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$procmux$697_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$697_Y [0]
      New connections: $flatten\ram.$procmux$697_Y [12:1] = { $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] $flatten\ram.$procmux$697_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$803:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$procmux$803_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$803_Y [0]
      New connections: $flatten\ram.$procmux$803_Y [12:1] = { $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] $flatten\ram.$procmux$803_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$817:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$procmux$817_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$817_Y [0]
      New connections: $flatten\ram.$procmux$817_Y [12:1] = { $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] $flatten\ram.$procmux$817_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$831:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$procmux$831_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$831_Y [0]
      New connections: $flatten\ram.$procmux$831_Y [12:1] = { $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] $flatten\ram.$procmux$831_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$897:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$procmux$897_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$897_Y [0]
      New connections: $flatten\ram.$procmux$897_Y [12:1] = { $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] $flatten\ram.$procmux$897_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$930:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$28_EN[12:0]$59 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$933:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$27_EN[12:0]$58 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$936:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$26_EN[12:0]$57 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$939:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:118$25_EN[12:0]$56 [0] }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1173: { $flatten\ram.$procmux$1118_CMP $auto$opt_reduce.cc:137:opt_pmux$1669 }
    New ctrl vector for $pmux cell $procmux$1518: { $auto$opt_reduce.cc:137:opt_pmux$1675 $auto$opt_reduce.cc:137:opt_pmux$1673 $auto$opt_reduce.cc:137:opt_pmux$1671 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1191: { $flatten\ram.$procmux$1118_CMP $auto$opt_reduce.cc:137:opt_pmux$1677 }
    New ctrl vector for $pmux cell $procmux$1569: { $auto$opt_reduce.cc:137:opt_pmux$1681 $auto$opt_reduce.cc:137:opt_pmux$1679 }
    New ctrl vector for $pmux cell $procmux$1581: { $auto$opt_reduce.cc:137:opt_pmux$1685 $auto$opt_reduce.cc:137:opt_pmux$1683 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1002:
      Old ports: A=$flatten\ram.$2$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$88, B=13'0000000000000, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62
      New ports: A=$flatten\ram.$procmux$803_Y [0], B=1'0, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$31_EN[12:0]$62 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1005:
      Old ports: A=$flatten\ram.$2$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$87, B=13'0000000000000, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61
      New ports: A=$flatten\ram.$procmux$817_Y [0], B=1'0, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$30_EN[12:0]$61 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1008:
      Old ports: A=$flatten\ram.$2$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$86, B=13'0000000000000, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60
      New ports: A=$flatten\ram.$procmux$831_Y [0], B=1'0, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$29_EN[12:0]$60 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1375:
      Old ports: A=13'0000000000000, B=$flatten\ram.$3$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$106, Y=$flatten\ram.$procmux$1375_Y
      New ports: A=1'0, B=$flatten\ram.$procmux$697_Y [0], Y=$flatten\ram.$procmux$1375_Y [0]
      New connections: $flatten\ram.$procmux$1375_Y [12:1] = { $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] $flatten\ram.$procmux$1375_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$999:
      Old ports: A=$flatten\ram.$2$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$89, B=13'0000000000000, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63
      New ports: A=$flatten\ram.$procmux$897_Y [0], B=1'0, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:133$32_EN[12:0]$63 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$990:
      Old ports: A=$flatten\ram.$2$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$92, B=13'0000000000000, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66
      New ports: A=$flatten\ram.$procmux$1375_Y [0], B=1'0, Y=$flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0]
      New connections: $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [12:1] = { $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] $flatten\ram.$0$memwr$\active_row$apiodir/sdram.v:251$33_EN[12:0]$66 [0] }
  Optimizing cells in module \top.
Performed a total of 22 changes.

11.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

11.11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 237 unused wires.
<suppressed ~1 debug messages>

11.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~252 debug messages>

11.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1213: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1200_CMP $flatten\ram.$procmux$1024_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1689 $auto$opt_reduce.cc:137:opt_pmux$1687 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1340: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1195_CMP $flatten\ram.$procmux$1190_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1691 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$669: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1693 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$763: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1190_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1695 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$853: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1195_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1697 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$959: { $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1024_CMP $flatten\ram.$procmux$1183_CMP $auto$opt_reduce.cc:137:opt_pmux$1701 $auto$opt_reduce.cc:137:opt_pmux$1699 }
    New ctrl vector for $pmux cell $procmux$1490: { $procmux$1480_CMP $auto$opt_reduce.cc:137:opt_pmux$1703 }
    New ctrl vector for $pmux cell $procmux$1505: $auto$opt_reduce.cc:137:opt_pmux$1705
  Optimizing cells in module \top.
Performed a total of 8 changes.

11.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

11.11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

11.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.11.16. Rerunning OPT passes. (Maybe there is more to do..)

11.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~232 debug messages>

11.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.11.20. Executing OPT_DFF pass (perform DFF optimizations).

11.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.11.23. Finished fast OPT passes. (There is nothing left to do.)

11.12. Executing FSM pass (extract and optimize FSM).

11.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.addr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.cnt.
Not marking top.ram.command as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking top.ram.dqm as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking top.ram.r_data_width as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.ram.status.
Not marking top.write_data as FSM state register:
    Users of register don't seem to benefit from recoding.

11.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cnt' from module `\top'.
  found $dff cell for state register: $procdff$1650
  root of input selection tree: $0\cnt[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \locked
  found state code: 4'0000
  found ctrl input: $procmux$1448_CMP
  found ctrl input: $procmux$1414_CMP
  found ctrl input: $procmux$1452_CMP
  found ctrl input: $procmux$1426_CMP
  found ctrl input: $procmux$1456_CMP
  found ctrl input: $procmux$1440_CMP
  found ctrl input: $procmux$1460_CMP
  found ctrl input: $procmux$1463_CMP
  found ctrl input: $procmux$1466_CMP
  found ctrl input: $procmux$1469_CMP
  found ctrl input: $procmux$1472_CMP
  found ctrl input: $procmux$1475_CMP
  found ctrl input: $procmux$1478_CMP
  found ctrl input: $procmux$1479_CMP
  found ctrl input: $procmux$1480_CMP
  found ctrl input: \cnt32_full
  found ctrl input: \ram.ready
  found state code: 4'1110
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found state code: 4'1000
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $procmux$1414_CMP
  found ctrl output: $procmux$1426_CMP
  found ctrl output: $procmux$1440_CMP
  found ctrl output: $procmux$1448_CMP
  found ctrl output: $procmux$1452_CMP
  found ctrl output: $procmux$1456_CMP
  found ctrl output: $procmux$1460_CMP
  found ctrl output: $procmux$1463_CMP
  found ctrl output: $procmux$1466_CMP
  found ctrl output: $procmux$1469_CMP
  found ctrl output: $procmux$1472_CMP
  found ctrl output: $procmux$1475_CMP
  found ctrl output: $procmux$1478_CMP
  found ctrl output: $procmux$1479_CMP
  found ctrl output: $procmux$1480_CMP
  ctrl inputs: { \ram.ready \cnt32_full \locked }
  ctrl outputs: { $procmux$1480_CMP $procmux$1479_CMP $procmux$1478_CMP $procmux$1475_CMP $procmux$1472_CMP $procmux$1469_CMP $procmux$1466_CMP $procmux$1463_CMP $procmux$1460_CMP $procmux$1456_CMP $procmux$1452_CMP $procmux$1448_CMP $procmux$1440_CMP $procmux$1426_CMP $procmux$1414_CMP $0\cnt[3:0] }
  transition:     4'0000 3'--0 ->     4'0000 19'1000000000000000000
  transition:     4'0000 3'--1 ->     4'0001 19'1000000000000000001
  transition:     4'1000 3'--0 ->     4'0000 19'0000000010000000000
  transition:     4'1000 3'0-1 ->     4'1000 19'0000000010000001000
  transition:     4'1000 3'1-1 ->     4'1001 19'0000000010000001001
  transition:     4'0100 3'--0 ->     4'0000 19'0000100000000000000
  transition:     4'0100 3'0-1 ->     4'0100 19'0000100000000000100
  transition:     4'0100 3'1-1 ->     4'0101 19'0000100000000000101
  transition:     4'1100 3'--0 ->     4'0000 19'0000000000100000000
  transition:     4'1100 3'-01 ->     4'1100 19'0000000000100001100
  transition:     4'1100 3'-11 ->     4'1101 19'0000000000100001101
  transition:     4'0010 3'--0 ->     4'0000 19'0010000000000000000
  transition:     4'0010 3'0-1 ->     4'0010 19'0010000000000000010
  transition:     4'0010 3'1-1 ->     4'0011 19'0010000000000000011
  transition:     4'1010 3'--0 ->     4'0000 19'0000000001000000000
  transition:     4'1010 3'-01 ->     4'1010 19'0000000001000001010
  transition:     4'1010 3'-11 ->     4'1011 19'0000000001000001011
  transition:     4'0110 3'--0 ->     4'0000 19'0000001000000000000
  transition:     4'0110 3'0-1 ->     4'0110 19'0000001000000000110
  transition:     4'0110 3'1-1 ->     4'0111 19'0000001000000000111
  transition:     4'1110 3'--0 ->     4'0000 19'0000000000010000000
  transition:     4'1110 3'-01 ->     4'1110 19'0000000000010001110
  transition:     4'1110 3'-11 ->     4'0000 19'0000000000010000000
  transition:     4'0001 3'--0 ->     4'0000 19'0100000000000000000
  transition:     4'0001 3'--1 ->     4'0010 19'0100000000000000010
  transition:     4'1001 3'--0 ->     4'0000 19'0000000000001000000
  transition:     4'1001 3'0-1 ->     4'1010 19'0000000000001001010
  transition:     4'1001 3'1-1 ->     4'1001 19'0000000000001001001
  transition:     4'0101 3'--0 ->     4'0000 19'0000010000000000000
  transition:     4'0101 3'0-1 ->     4'0110 19'0000010000000000110
  transition:     4'0101 3'1-1 ->     4'0101 19'0000010000000000101
  transition:     4'1101 3'--0 ->     4'0000 19'0000000000000010000
  transition:     4'1101 3'0-1 ->     4'1110 19'0000000000000011110
  transition:     4'1101 3'1-1 ->     4'1101 19'0000000000000011101
  transition:     4'0011 3'--0 ->     4'0000 19'0001000000000000000
  transition:     4'0011 3'0-1 ->     4'0100 19'0001000000000000100
  transition:     4'0011 3'1-1 ->     4'0011 19'0001000000000000011
  transition:     4'1011 3'--0 ->     4'0000 19'0000000000000100000
  transition:     4'1011 3'0-1 ->     4'1100 19'0000000000000101100
  transition:     4'1011 3'1-1 ->     4'1011 19'0000000000000101011
  transition:     4'0111 3'--0 ->     4'0000 19'0000000100000000000
  transition:     4'0111 3'0-1 ->     4'1000 19'0000000100000001000
  transition:     4'0111 3'1-1 ->     4'0111 19'0000000100000000111
Extracting FSM `\ram.status' from module `\top'.
  found $dff cell for state register: $flatten\ram.$procdff$1610
  root of input selection tree: $flatten\ram.$0\status[9:0]
  found reset state: 10'0000000000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$1687
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$1689
  found ctrl input: $flatten\ram.$procmux$1183_CMP
  found ctrl input: $flatten\ram.$procmux$1024_CMP
  found ctrl input: $flatten\ram.$procmux$1200_CMP
  found ctrl input: $flatten\ram.$procmux$1051_CMP
  found state code: 10'0010000000
  found ctrl input: $flatten\ram.$gt$apiodir/sdram.v:180$97_Y
  found ctrl input: $flatten\ram.$procmux$1117_CMP
  found state code: 10'0000001000
  found ctrl input: $flatten\ram.$gt$apiodir/sdram.v:205$99_Y
  found ctrl input: $flatten\ram.$procmux$1048_CMP
  found ctrl input: $flatten\ram.$gt$apiodir/sdram.v:258$116_Y
  found ctrl input: $flatten\ram.$procmux$1137_CMP
  found ctrl input: \ram.r_write
  found state code: 10'0000100000
  found state code: 10'0001000000
  found ctrl input: \ram.if_refresh
  found ctrl input: $flatten\ram.$procmux$1229_CMP
  found ctrl input: $flatten\ram.$procmux$1230_CMP
  found ctrl input: $flatten\ram.$procmux$1231_CMP
  found state code: 10'0000010000
  found state code: 10'0000000100
  found ctrl input: $flatten\ram.$eq$apiodir/sdram.v:154$95_Y
  found ctrl input: $flatten\ram.$gt$apiodir/sdram.v:159$96_Y
  found state code: 10'0000000010
  found ctrl input: \ram.if_init_delay
  found state code: 10'0000000001
  found state code: 10'0000000000
  found ctrl output: $flatten\ram.$procmux$1311_CMP
  found ctrl output: $flatten\ram.$procmux$1200_CMP
  found ctrl output: $flatten\ram.$procmux$1195_CMP
  found ctrl output: $flatten\ram.$procmux$1190_CMP
  found ctrl output: $flatten\ram.$procmux$1183_CMP
  found ctrl output: $flatten\ram.$procmux$1120_CMP
  found ctrl output: $flatten\ram.$procmux$1051_CMP
  found ctrl output: $flatten\ram.$procmux$1050_CMP
  found ctrl output: $flatten\ram.$procmux$1024_CMP
  ctrl inputs: { \ram.if_init_delay \ram.if_refresh \ram.r_write $flatten\ram.$eq$apiodir/sdram.v:154$95_Y $flatten\ram.$gt$apiodir/sdram.v:159$96_Y $flatten\ram.$gt$apiodir/sdram.v:180$97_Y $flatten\ram.$gt$apiodir/sdram.v:205$99_Y $flatten\ram.$gt$apiodir/sdram.v:258$116_Y $flatten\ram.$procmux$1048_CMP $flatten\ram.$procmux$1117_CMP $flatten\ram.$procmux$1137_CMP $flatten\ram.$procmux$1229_CMP $flatten\ram.$procmux$1230_CMP $flatten\ram.$procmux$1231_CMP \rst $auto$opt_reduce.cc:137:opt_pmux$1687 $auto$opt_reduce.cc:137:opt_pmux$1689 }
  ctrl outputs: { $flatten\ram.$0\status[9:0] $flatten\ram.$procmux$1024_CMP $flatten\ram.$procmux$1050_CMP $flatten\ram.$procmux$1051_CMP $flatten\ram.$procmux$1120_CMP $flatten\ram.$procmux$1183_CMP $flatten\ram.$procmux$1190_CMP $flatten\ram.$procmux$1195_CMP $flatten\ram.$procmux$1200_CMP $flatten\ram.$procmux$1311_CMP }
  transition: 10'0000000000 17'0-------------0-- -> 10'0000000000 19'0000000000001000000
  transition: 10'0000000000 17'1-------------0-- -> 10'0000000001 19'0000000001001000000
  transition: 10'0000000000 17'--------------1-- -> 10'0000000000 19'0000000000001000000
  transition: 10'0010000000 17'--------------0-- -> 10'0010000000 19'0010000000000000001
  transition: 10'0010000000 17'--------------1-- -> 10'0000000000 19'0000000000000000001
  transition: 10'0001000000 17'-----0---0----0-0 -> 10'0001000000 19'0001000000000100000
  transition: 10'0001000000 17'-----0---1----0-0 -> 10'0000001000 19'0000001000000100000
  transition: 10'0001000000 17'-----1--------0-0 -> 10'0010000000 19'0010000000000100000
  transition: 10'0001000000 17'--------------1-- -> 10'0000000000 19'0000000000000100000
  transition: 10'0000100000 17'------0-0-----0-- -> 10'0000100000 19'0000100000010000000
  transition: 10'0000100000 17'------0-1-----0-- -> 10'0000001000 19'0000001000010000000
  transition: 10'0000100000 17'------1-------0-- -> 10'0010000000 19'0010000000010000000
  transition: 10'0000100000 17'--------------1-- -> 10'0000000000 19'0000000000010000000
  transition: 10'0000010000 17'-------0--0---0-- -> 10'0000010000 19'0000010000000010000
  transition: 10'0000010000 17'--0----0--1---0-- -> 10'0000100000 19'0000100000000010000
  transition: 10'0000010000 17'--1----0--1---0-- -> 10'0001000000 19'0001000000000010000
  transition: 10'0000010000 17'-------1------0-- -> 10'0010000000 19'0010000000000010000
  transition: 10'0000010000 17'--------------1-- -> 10'0000000000 19'0000000000000010000
  transition: 10'0000001000 17'-0---------0000-- -> 10'0000001000 19'0000001000100000000
  transition: 10'0000001000 17'-0-----------10-- -> 10'0000100000 19'0000100000100000000
  transition: 10'0000001000 17'-0----------1-0-- -> 10'0001000000 19'0001000000100000000
  transition: 10'0000001000 17'-0---------1--0-- -> 10'0000010000 19'0000010000100000000
  transition: 10'0000001000 17'-1------------0-- -> 10'0000000100 19'0000000100100000000
  transition: 10'0000001000 17'--------------1-- -> 10'0000000000 19'0000000000100000000
  transition: 10'0000000100 17'------0-0-----0-- -> 10'0000000100 19'0000000100000001000
  transition: 10'0000000100 17'------0-1-----0-- -> 10'0000001000 19'0000001000000001000
  transition: 10'0000000100 17'------1-------0-- -> 10'0010000000 19'0010000000000001000
  transition: 10'0000000100 17'--------------1-- -> 10'0000000000 19'0000000000000001000
  transition: 10'0000000010 17'-----0---0----0-0 -> 10'0000000010 19'0000000010000000100
  transition: 10'0000000010 17'-----0---1----0-0 -> 10'0000001000 19'0000001000000000100
  transition: 10'0000000010 17'-----1--------0-0 -> 10'0010000000 19'0010000000000000100
  transition: 10'0000000010 17'--------------1-- -> 10'0000000000 19'0000000000000000100
  transition: 10'0000000001 17'---00---------0-- -> 10'0000000001 19'0000000001000000010
  transition: 10'0000000001 17'---01---------0-- -> 10'0010000000 19'0010000000000000010
  transition: 10'0000000001 17'---1----------0-- -> 10'0000000010 19'0000000010000000010
  transition: 10'0000000001 17'--------------1-- -> 10'0000000000 19'0000000000000000010

11.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ram.status$1723' from module `\top'.
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$1687.
Optimizing FSM `$fsm$\cnt$1706' from module `\top'.

11.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 55 unused cells and 55 unused wires.
<suppressed ~56 debug messages>

11.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cnt$1706' from module `\top'.
  Removing unused output signal $0\cnt[3:0] [0].
  Removing unused output signal $0\cnt[3:0] [1].
  Removing unused output signal $0\cnt[3:0] [2].
  Removing unused output signal $0\cnt[3:0] [3].
  Removing unused output signal $procmux$1479_CMP.
Optimizing FSM `$fsm$\ram.status$1723' from module `\top'.
  Removing unused output signal $flatten\ram.$0\status[9:0] [0].
  Removing unused output signal $flatten\ram.$0\status[9:0] [1].
  Removing unused output signal $flatten\ram.$0\status[9:0] [2].
  Removing unused output signal $flatten\ram.$0\status[9:0] [3].
  Removing unused output signal $flatten\ram.$0\status[9:0] [4].
  Removing unused output signal $flatten\ram.$0\status[9:0] [5].
  Removing unused output signal $flatten\ram.$0\status[9:0] [6].
  Removing unused output signal $flatten\ram.$0\status[9:0] [7].
  Removing unused output signal $flatten\ram.$0\status[9:0] [8].
  Removing unused output signal $flatten\ram.$0\status[9:0] [9].

11.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cnt$1706' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------------1
  1000 -> -------------1-
  0100 -> ------------1--
  1100 -> -----------1---
  0010 -> ----------1----
  1010 -> ---------1-----
  0110 -> --------1------
  1110 -> -------1-------
  0001 -> ------1--------
  1001 -> -----1---------
  0101 -> ----1----------
  1101 -> ---1-----------
  0011 -> --1------------
  1011 -> -1-------------
  0111 -> 1--------------
Recoding FSM `$fsm$\ram.status$1723' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000000000 -> --------1
  0010000000 -> -------1-
  0001000000 -> ------1--
  0000100000 -> -----1---
  0000010000 -> ----1----
  0000001000 -> ---1-----
  0000000100 -> --1------
  0000000010 -> -1-------
  0000000001 -> 1--------

11.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cnt$1706' from module `top':
-------------------------------------

  Information on FSM $fsm$\cnt$1706 (\cnt):

  Number of input signals:    3
  Number of output signals:  14
  Number of state bits:      15

  Input signals:
    0: \locked
    1: \cnt32_full
    2: \ram.ready

  Output signals:
    0: $procmux$1414_CMP
    1: $procmux$1426_CMP
    2: $procmux$1440_CMP
    3: $procmux$1448_CMP
    4: $procmux$1452_CMP
    5: $procmux$1456_CMP
    6: $procmux$1460_CMP
    7: $procmux$1463_CMP
    8: $procmux$1466_CMP
    9: $procmux$1469_CMP
   10: $procmux$1472_CMP
   11: $procmux$1475_CMP
   12: $procmux$1478_CMP
   13: $procmux$1480_CMP

  State encoding:
    0: 15'--------------1  <RESET STATE>
    1: 15'-------------1-
    2: 15'------------1--
    3: 15'-----------1---
    4: 15'----------1----
    5: 15'---------1-----
    6: 15'--------1------
    7: 15'-------1-------
    8: 15'------1--------
    9: 15'-----1---------
   10: 15'----1----------
   11: 15'---1-----------
   12: 15'--1------------
   13: 15'-1-------------
   14: 15'1--------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 14'10000000000000
      1:     0 3'--1   ->     8 14'10000000000000
      2:     1 3'--0   ->     0 14'00000001000000
      3:     1 3'0-1   ->     1 14'00000001000000
      4:     1 3'1-1   ->     9 14'00000001000000
      5:     2 3'--0   ->     0 14'00010000000000
      6:     2 3'0-1   ->     2 14'00010000000000
      7:     2 3'1-1   ->    10 14'00010000000000
      8:     3 3'--0   ->     0 14'00000000010000
      9:     3 3'-01   ->     3 14'00000000010000
     10:     3 3'-11   ->    11 14'00000000010000
     11:     4 3'--0   ->     0 14'01000000000000
     12:     4 3'0-1   ->     4 14'01000000000000
     13:     4 3'1-1   ->    12 14'01000000000000
     14:     5 3'--0   ->     0 14'00000000100000
     15:     5 3'-01   ->     5 14'00000000100000
     16:     5 3'-11   ->    13 14'00000000100000
     17:     6 3'--0   ->     0 14'00000100000000
     18:     6 3'0-1   ->     6 14'00000100000000
     19:     6 3'1-1   ->    14 14'00000100000000
     20:     7 3'--0   ->     0 14'00000000001000
     21:     7 3'-11   ->     0 14'00000000001000
     22:     7 3'-01   ->     7 14'00000000001000
     23:     8 3'--0   ->     0 14'00000000000000
     24:     8 3'--1   ->     4 14'00000000000000
     25:     9 3'--0   ->     0 14'00000000000100
     26:     9 3'0-1   ->     5 14'00000000000100
     27:     9 3'1-1   ->     9 14'00000000000100
     28:    10 3'--0   ->     0 14'00001000000000
     29:    10 3'0-1   ->     6 14'00001000000000
     30:    10 3'1-1   ->    10 14'00001000000000
     31:    11 3'--0   ->     0 14'00000000000001
     32:    11 3'0-1   ->     7 14'00000000000001
     33:    11 3'1-1   ->    11 14'00000000000001
     34:    12 3'--0   ->     0 14'00100000000000
     35:    12 3'0-1   ->     2 14'00100000000000
     36:    12 3'1-1   ->    12 14'00100000000000
     37:    13 3'--0   ->     0 14'00000000000010
     38:    13 3'0-1   ->     3 14'00000000000010
     39:    13 3'1-1   ->    13 14'00000000000010
     40:    14 3'--0   ->     0 14'00000010000000
     41:    14 3'0-1   ->     1 14'00000010000000
     42:    14 3'1-1   ->    14 14'00000010000000

-------------------------------------

FSM `$fsm$\ram.status$1723' from module `top':
-------------------------------------

  Information on FSM $fsm$\ram.status$1723 (\ram.status):

  Number of input signals:   16
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: $auto$opt_reduce.cc:137:opt_pmux$1689
    1: \rst
    2: $flatten\ram.$procmux$1231_CMP
    3: $flatten\ram.$procmux$1230_CMP
    4: $flatten\ram.$procmux$1229_CMP
    5: $flatten\ram.$procmux$1137_CMP
    6: $flatten\ram.$procmux$1117_CMP
    7: $flatten\ram.$procmux$1048_CMP
    8: $flatten\ram.$gt$apiodir/sdram.v:258$116_Y
    9: $flatten\ram.$gt$apiodir/sdram.v:205$99_Y
   10: $flatten\ram.$gt$apiodir/sdram.v:180$97_Y
   11: $flatten\ram.$gt$apiodir/sdram.v:159$96_Y
   12: $flatten\ram.$eq$apiodir/sdram.v:154$95_Y
   13: \ram.r_write
   14: \ram.if_refresh
   15: \ram.if_init_delay

  Output signals:
    0: $flatten\ram.$procmux$1311_CMP
    1: $flatten\ram.$procmux$1200_CMP
    2: $flatten\ram.$procmux$1195_CMP
    3: $flatten\ram.$procmux$1190_CMP
    4: $flatten\ram.$procmux$1183_CMP
    5: $flatten\ram.$procmux$1120_CMP
    6: $flatten\ram.$procmux$1051_CMP
    7: $flatten\ram.$procmux$1050_CMP
    8: $flatten\ram.$procmux$1024_CMP

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'0-------------0-   ->     0 9'001000000
      1:     0 16'--------------1-   ->     0 9'001000000
      2:     0 16'1-------------0-   ->     8 9'001000000
      3:     1 16'--------------1-   ->     0 9'000000001
      4:     1 16'--------------0-   ->     1 9'000000001
      5:     2 16'--------------1-   ->     0 9'000100000
      6:     2 16'-----1--------00   ->     1 9'000100000
      7:     2 16'-----0---0----00   ->     2 9'000100000
      8:     2 16'-----0---1----00   ->     5 9'000100000
      9:     3 16'--------------1-   ->     0 9'010000000
     10:     3 16'------1-------0-   ->     1 9'010000000
     11:     3 16'------0-0-----0-   ->     3 9'010000000
     12:     3 16'------0-1-----0-   ->     5 9'010000000
     13:     4 16'--------------1-   ->     0 9'000010000
     14:     4 16'-------1------0-   ->     1 9'000010000
     15:     4 16'--1----0--1---0-   ->     2 9'000010000
     16:     4 16'--0----0--1---0-   ->     3 9'000010000
     17:     4 16'-------0--0---0-   ->     4 9'000010000
     18:     5 16'--------------1-   ->     0 9'100000000
     19:     5 16'-0----------1-0-   ->     2 9'100000000
     20:     5 16'-0-----------10-   ->     3 9'100000000
     21:     5 16'-0---------1--0-   ->     4 9'100000000
     22:     5 16'-0---------0000-   ->     5 9'100000000
     23:     5 16'-1------------0-   ->     6 9'100000000
     24:     6 16'--------------1-   ->     0 9'000001000
     25:     6 16'------1-------0-   ->     1 9'000001000
     26:     6 16'------0-1-----0-   ->     5 9'000001000
     27:     6 16'------0-0-----0-   ->     6 9'000001000
     28:     7 16'--------------1-   ->     0 9'000000100
     29:     7 16'-----1--------00   ->     1 9'000000100
     30:     7 16'-----0---1----00   ->     5 9'000000100
     31:     7 16'-----0---0----00   ->     7 9'000000100
     32:     8 16'--------------1-   ->     0 9'000000010
     33:     8 16'---01---------0-   ->     1 9'000000010
     34:     8 16'---1----------0-   ->     7 9'000000010
     35:     8 16'---00---------0-   ->     8 9'000000010

-------------------------------------

11.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cnt$1706' from module `\top'.
Mapping FSM `$fsm$\ram.status$1723' from module `\top'.

11.13. Executing OPT pass (performing simple optimizations).

11.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

11.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

11.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~201 debug messages>

11.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1651 ($dff) from module top (D = $add$apiodir/top.v:68$2_Y, Q = \cnt32, rval = 5'00000).
Adding EN signal on $procdff$1649 ($dff) from module top (D = $procmux$1490_Y, Q = \r_read_data).
Adding EN signal on $procdff$1648 ($dff) from module top (D = $procmux$1503_Y, Q = \cnt32_en).
Adding EN signal on $procdff$1647 ($dff) from module top (D = $procmux$1518_Y, Q = \addr).
Adding EN signal on $procdff$1646 ($dff) from module top (D = $procmux$1536_Y, Q = \write_data).
Adding EN signal on $procdff$1645 ($dff) from module top (D = $procmux$1556_Y, Q = \rst).
Adding EN signal on $procdff$1644 ($dff) from module top (D = $procmux$1569_Y, Q = \write).
Adding EN signal on $procdff$1643 ($dff) from module top (D = $procmux$1581_Y, Q = \enable).
Adding SRST signal on $procdff$1642 ($dff) from module top (D = $procmux$1395_Y, Q = \debugstatus, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$1996 ($sdff) from module top (D = $procmux$1395_Y, Q = \debugstatus).
Adding EN signal on $procdff$1641 ($dff) from module top (D = \r_read_data [7:0], Q = \debugline).
Adding SRST signal on $flatten\ram.$procdff$1637 ($dff) from module top (D = $flatten\ram.$add$apiodir/sdram.v:68$41_Y, Q = \ram.cntlong, rval = 13'0000000000000).
Adding SRST signal on $flatten\ram.$procdff$1636 ($dff) from module top (D = $flatten\ram.$add$apiodir/sdram.v:67$39_Y, Q = \ram.cnt8ref, rval = 6'000000).
Adding EN signal on $flatten\ram.$procdff$1623 ($dff) from module top (D = $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y, Q = \ram.r_write_data[1]).
Adding EN signal on $flatten\ram.$procdff$1622 ($dff) from module top (D = $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y, Q = \ram.r_write_data[0]).
Adding SRST signal on $flatten\ram.$procdff$1621 ($dff) from module top (D = $flatten\ram.$procmux$1049_Y, Q = \ram.r_read_data[1], rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2019 ($sdff) from module top (D = $flatten\ram.$procmux$1049_Y, Q = \ram.r_read_data[1]).
Adding SRST signal on $flatten\ram.$procdff$1620 ($dff) from module top (D = $flatten\ram.$procmux$1061_Y, Q = \ram.r_read_data[0], rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2027 ($sdff) from module top (D = $flatten\ram.$procmux$1061_Y, Q = \ram.r_read_data[0]).
Adding SRST signal on $flatten\ram.$procdff$1618 ($dff) from module top (D = $flatten\ram.$procmux$1077_Y, Q = \ram.r_data_width, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$2035 ($sdff) from module top (D = $flatten\ram.$procmux$1077_Y, Q = \ram.r_data_width).
Adding EN signal on $flatten\ram.$procdff$1617 ($dff) from module top (D = \addr, Q = \ram.r_addr).
Adding SRST signal on $flatten\ram.$procdff$1616 ($dff) from module top (D = $flatten\ram.$procmux$1108_Y, Q = \ram.r_write, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2052 ($sdff) from module top (D = $flatten\ram.$procmux$1108_Y, Q = \ram.r_write).
Adding SRST signal on $flatten\ram.$procdff$1615 ($dff) from module top (D = $flatten\ram.$2$lookahead\active_flags$53[3:0]$93, Q = \ram.active_flags, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$2062 ($sdff) from module top (D = $flatten\ram.$2$lookahead\active_flags$53[3:0]$93, Q = \ram.active_flags).
Adding SRST signal on $flatten\ram.$procdff$1614 ($dff) from module top (D = $flatten\ram.$procmux$1119_Y, Q = \ram.dq_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2072 ($sdff) from module top (D = $flatten\ram.$procmux$1119_Y, Q = \ram.dq_en).
Adding SRST signal on $flatten\ram.$procdff$1613 ($dff) from module top (D = $flatten\ram.$procmux$1139_Y, Q = \ram.dq, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2082 ($sdff) from module top (D = $flatten\ram.$procmux$1139_Y, Q = \ram.dq).
Adding SRST signal on $flatten\ram.$procdff$1612 ($dff) from module top (D = $flatten\ram.$procmux$1151_Y, Q = \ram.dqm, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$2090 ($sdff) from module top (D = $flatten\ram.$procmux$1151_Y, Q = \ram.dqm).
Adding SRST signal on $flatten\ram.$procdff$1611 ($dff) from module top (D = $flatten\ram.$procmux$1170_Y, Q = \ram.command, rval = 4'0111).
Adding EN signal on $auto$ff.cc:337:slice$2100 ($sdff) from module top (D = $flatten\ram.$procmux$1170_Y, Q = \ram.command).
Adding SRST signal on $flatten\ram.$procdff$1609 ($dff) from module top (D = $flatten\ram.$procmux$1270_Y, Q = \ram.cntlong_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2118 ($sdff) from module top (D = $flatten\ram.$procmux$1268_Y, Q = \ram.cntlong_en).
Adding SRST signal on $flatten\ram.$procdff$1608 ($dff) from module top (D = $flatten\ram.$procmux$949_Y, Q = \ram.cntref, rval = 8'00000000).
Adding SRST signal on $flatten\ram.$procdff$1607 ($dff) from module top (D = $flatten\ram.$procmux$1284_Y, Q = \ram.cntref_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2121 ($sdff) from module top (D = $flatten\ram.$procmux$1284_Y, Q = \ram.cntref_en).
Adding SRST signal on $flatten\ram.$procdff$1606 ($dff) from module top (D = $flatten\ram.$procmux$1301_Y, Q = \ram.cnt8ref_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2129 ($sdff) from module top (D = $flatten\ram.$procmux$1301_Y, Q = \ram.cnt8ref_en).
Adding SRST signal on $flatten\ram.$procdff$1605 ($dff) from module top (D = $flatten\ram.$procmux$1310_Y, Q = \ram.cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2137 ($sdff) from module top (D = $flatten\ram.$procmux$1310_Y, Q = \ram.cnt_en).
Adding SRST signal on $flatten\ram.$procdff$1604 ($dff) from module top (D = $flatten\ram.$procmux$959_Y, Q = \ram.cnt, rval = 3'000).
Adding SRST signal on $flatten\ram.$procdff$1603 ($dff) from module top (D = $flatten\ram.$procmux$1328_Y, Q = \ram.ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2146 ($sdff) from module top (D = $flatten\ram.$procmux$1328_Y, Q = \ram.ready).
Adding SRST signal on $flatten\ram.$procdff$1602 ($dff) from module top (D = $flatten\ram.$procmux$1340_Y, Q = \ram.SDRAM_BA, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$2154 ($sdff) from module top (D = $flatten\ram.$procmux$1340_Y, Q = \ram.SDRAM_BA).
Adding SRST signal on $flatten\ram.$procdff$1601 ($dff) from module top (D = { $flatten\ram.$procmux$669_Y $flatten\ram.$procmux$763_Y $flatten\ram.$procmux$853_Y }, Q = \ram.SDRAM_A, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2168 ($sdff) from module top (D = $flatten\ram.$procmux$669_Y, Q = \ram.SDRAM_A [12:11]).
Adding EN signal on $auto$ff.cc:337:slice$2168 ($sdff) from module top (D = $flatten\ram.$procmux$763_Y, Q = \ram.SDRAM_A [10]).
Adding EN signal on $auto$ff.cc:337:slice$2168 ($sdff) from module top (D = $flatten\ram.$procmux$853_Y, Q = \ram.SDRAM_A [9:0]).
Adding SRST signal on $flatten\ram.$procdff$1600 ($dff) from module top (D = $flatten\ram.$procmux$1389_Y, Q = \ram.SDRAM_CKE, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2200 ($sdff) from module top (D = 1'1, Q = \ram.SDRAM_CKE).
Adding SRST signal on $flatten\ram.$procdff$1599 ($dff) from module top (D = \SDRAM_DQ, Q = \ram.r_dqdata[1], rval = 16'0000000000000000).
Adding SRST signal on $flatten\ram.$procdff$1598 ($dff) from module top (D = \ram.r_dqdata[1], Q = \ram.r_dqdata[0], rval = 16'0000000000000000).

11.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 51 unused cells and 103 unused wires.
<suppressed ~52 debug messages>

11.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~25 debug messages>

11.13.9. Rerunning OPT passes. (Maybe there is more to do..)

11.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

11.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

11.13.13. Executing OPT_DFF pass (perform DFF optimizations).

11.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 30 unused wires.
<suppressed ~2 debug messages>

11.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.13.16. Rerunning OPT passes. (Maybe there is more to do..)

11.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

11.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.13.20. Executing OPT_DFF pass (perform DFF optimizations).

11.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.13.23. Finished fast OPT passes. (There is nothing left to do.)

11.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1653 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1654 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1655 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1656 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1657 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1658 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1659 (ram.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.$auto$proc_memwr.cc:45:proc_memwr$1660 (ram.active_row).
Removed top 29 bits (of 32) from port B of cell top.$flatten\ram.$mod$apiodir/sdram.v:143$94 ($mod).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2173 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2159 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$1965 ($ne).
Removed top 24 bits (of 32) from FF cell top.$auto$ff.cc:337:slice$1961 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1927 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1917 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1908 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1899 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1895 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1886 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1873 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1795 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1791 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$1396_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$procmux$1490 ($pmux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.$procmux$1201 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ram.$procmux$1198_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.$procmux$1156_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.$procmux$1137_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.$procmux$1117_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.$gt$apiodir/sdram.v:258$116 ($gt).
Converting cell top.$flatten\ram.$neg$apiodir/sdram.v:252$108 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell top.$flatten\ram.$neg$apiodir/sdram.v:252$108 ($neg).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.$gt$apiodir/sdram.v:180$97 ($gt).
Removed top 7 bits (of 8) from port B of cell top.$flatten\ram.$add$apiodir/sdram.v:122$83 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.$add$apiodir/sdram.v:121$81 ($add).
Removed top 24 bits (of 32) from mux cell top.$procmux$1488 ($mux).
Removed top 24 bits (of 32) from mux cell top.$flatten\ram.$ternary$apiodir/sdram.v:99$49 ($mux).
Removed top 8 bits (of 16) from FF cell top.$auto$ff.cc:337:slice$2028 ($sdffe).
Removed top 8 bits (of 16) from FF cell top.$auto$ff.cc:337:slice$2020 ($sdffe).
Removed top 8 bits (of 16) from mux cell top.$flatten\ram.$procmux$1061 ($pmux).
Removed top 8 bits (of 16) from mux cell top.$flatten\ram.$procmux$1049 ($pmux).
Removed top 8 bits (of 16) from mux cell top.$flatten\ram.$procmux$1059 ($mux).
Removed top 8 bits (of 16) from mux cell top.$flatten\ram.$procmux$1047 ($mux).
Removed top 8 bits (of 16) from FF cell top.$auto$ff.cc:337:slice$2203 ($sdff).
Removed top 8 bits (of 16) from FF cell top.$auto$ff.cc:337:slice$2202 ($sdff).
Removed top 8 bits (of 16) from wire top.$flatten\ram.$procmux$1047_Y.
Removed top 9 bits (of 16) from wire top.$flatten\ram.$procmux$1049_Y.
Removed top 9 bits (of 16) from wire top.$flatten\ram.$procmux$1059_Y.
Removed top 9 bits (of 16) from wire top.$flatten\ram.$procmux$1061_Y.
Removed top 1 bits (of 2) from wire top.$flatten\ram.$procmux$1077_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.$procmux$1201_Y.
Removed top 24 bits (of 32) from wire top.$procmux$1488_Y.
Removed top 24 bits (of 32) from wire top.$procmux$1490_Y.
Removed top 24 bits (of 32) from wire top.r_read_data.
Removed top 24 bits (of 32) from wire top.read_data.

11.15. Executing PEEPOPT pass (run peephole optimizers).

11.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

11.17. Executing SHARE pass (SAT-based resource sharing).

11.18. Executing TECHMAP pass (map to technology primitives).

11.18.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.18.2. Continuing TECHMAP pass.
Using template $paramod$303e3f000658d6df458da6f84a1d0d361a75ea6a\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$0ee2623578046d15e4bed43baecd0da93d138287\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$30f2d0776e49ae97a4405504d75c0e8c1a4fe1c1\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~178 debug messages>

11.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

11.21. Executing TECHMAP pass (map to technology primitives).

11.21.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

11.22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

11.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$apiodir/top.v:215$23 ($add).
  creating $macc model for $add$apiodir/top.v:68$2 ($add).
  creating $macc model for $flatten\ram.$add$apiodir/sdram.v:121$81 ($add).
  creating $macc model for $flatten\ram.$add$apiodir/sdram.v:122$83 ($add).
  creating $macc model for $flatten\ram.$add$apiodir/sdram.v:67$39 ($add).
  creating $macc model for $flatten\ram.$add$apiodir/sdram.v:68$41 ($add).
  creating $macc model for $flatten\ram.$neg$apiodir/sdram.v:252$108 ($neg).
  creating $alu model for $macc $flatten\ram.$neg$apiodir/sdram.v:252$108.
  creating $alu model for $macc $flatten\ram.$add$apiodir/sdram.v:68$41.
  creating $alu model for $macc $flatten\ram.$add$apiodir/sdram.v:67$39.
  creating $alu model for $macc $flatten\ram.$add$apiodir/sdram.v:122$83.
  creating $alu model for $macc $flatten\ram.$add$apiodir/sdram.v:121$81.
  creating $alu model for $macc $add$apiodir/top.v:68$2.
  creating $alu model for $macc $add$apiodir/top.v:215$23.
  creating $alu model for $flatten\ram.$ge$apiodir/sdram.v:62$35 ($ge): new $alu
  creating $alu model for $flatten\ram.$ge$apiodir/sdram.v:64$37 ($ge): new $alu
  creating $alu model for $flatten\ram.$gt$apiodir/sdram.v:159$96 ($gt): new $alu
  creating $alu model for $flatten\ram.$eq$apiodir/sdram.v:154$95 ($eq): merged with $flatten\ram.$gt$apiodir/sdram.v:159$96.
  creating $alu cell for $flatten\ram.$gt$apiodir/sdram.v:159$96, $flatten\ram.$eq$apiodir/sdram.v:154$95: $auto$alumacc.cc:512:replace_alu$2224
  creating $alu cell for $flatten\ram.$ge$apiodir/sdram.v:64$37: $auto$alumacc.cc:512:replace_alu$2235
  creating $alu cell for $flatten\ram.$ge$apiodir/sdram.v:62$35: $auto$alumacc.cc:512:replace_alu$2248
  creating $alu cell for $add$apiodir/top.v:215$23: $auto$alumacc.cc:512:replace_alu$2261
  creating $alu cell for $add$apiodir/top.v:68$2: $auto$alumacc.cc:512:replace_alu$2264
  creating $alu cell for $flatten\ram.$add$apiodir/sdram.v:121$81: $auto$alumacc.cc:512:replace_alu$2267
  creating $alu cell for $flatten\ram.$add$apiodir/sdram.v:122$83: $auto$alumacc.cc:512:replace_alu$2270
  creating $alu cell for $flatten\ram.$add$apiodir/sdram.v:67$39: $auto$alumacc.cc:512:replace_alu$2273
  creating $alu cell for $flatten\ram.$add$apiodir/sdram.v:68$41: $auto$alumacc.cc:512:replace_alu$2276
  creating $alu cell for $flatten\ram.$neg$apiodir/sdram.v:252$108: $auto$alumacc.cc:512:replace_alu$2279
  created 10 $alu and 0 $macc cells.

11.24. Executing OPT pass (performing simple optimizations).

11.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

11.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.24.6. Executing OPT_DFF pass (perform DFF optimizations).

11.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

11.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.24.9. Rerunning OPT passes. (Maybe there is more to do..)

11.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

11.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.24.13. Executing OPT_DFF pass (perform DFF optimizations).

11.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.24.16. Finished fast OPT passes. (There is nothing left to do.)

11.25. Executing MEMORY pass.

11.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

11.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.ram.active_row write port 0.
  Analyzing top.ram.active_row write port 1.
  Analyzing top.ram.active_row write port 2.
  Analyzing top.ram.active_row write port 3.
  Analyzing top.ram.active_row write port 4.
  Analyzing top.ram.active_row write port 5.
  Analyzing top.ram.active_row write port 6.
  Analyzing top.ram.active_row write port 7.
  Analyzing top.ram.active_row write port 8.

11.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram.active_row'[0] in module `\top': no output FF found.
Checking read port address `\ram.active_row'[0] in module `\top': merged address FF to cell.

11.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.ram.active_row by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 3, 6 (address 2'11).
  Merging ports 3, 7 (address 2'10).
  Merging ports 4, 5 (address 2'00).
Consolidating write ports of memory top.ram.active_row by address:
  Merging ports 1, 2 (address 2'10).
Consolidating write ports of memory top.ram.active_row by address:
Consolidating write ports of memory top.ram.active_row using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 52: ports 0, 1.
  Common input cone for all EN signals: 4 cells.
  Size of unconstrained SAT problem: 36 variables, 138 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

11.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.ram.active_row
<suppressed ~36 debug messages>

11.28. Executing TECHMAP pass (map to technology primitives).

11.28.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

11.28.2. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

11.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~100 debug messages>

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$1961 ($dffe) from module top (D = $auto$wreduce.cc:514:run$2210 [7:0], Q = \r_read_data, rval = 8'00000000).

11.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 41 unused wires.
<suppressed ~2 debug messages>

11.29.5. Rerunning OPT passes. (Removed registers in this run.)

11.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

11.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.29.8. Executing OPT_DFF pass (perform DFF optimizations).

11.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.29.10. Finished fast OPT passes.

11.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \ram.active_row in module \top:
  created 4 $dff cells and 0 static cells of width 13.
Extracted addr FF from read port 0 of top.ram.active_row: $\ram.active_row$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.

11.31. Executing OPT pass (performing simple optimizations).

11.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

11.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

11.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1077:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$2208
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$2208 [1]
      New connections: $auto$wreduce.cc:514:run$2208 [0] = 1'0
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1119: \ram.status [2]
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1167:
      Old ports: A=4'0100, B=4'0111, Y=$flatten\ram.$procmux$1167_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$1167_Y [0]
      New connections: $flatten\ram.$procmux$1167_Y [3:1] = { 2'01 $flatten\ram.$procmux$1167_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1173:
      Old ports: A=4'0111, B=4'0101, Y=$flatten\ram.$procmux$1173_Y
      New ports: A=1'1, B=1'0, Y=$flatten\ram.$procmux$1173_Y [1]
      New connections: { $flatten\ram.$procmux$1173_Y [3:2] $flatten\ram.$procmux$1173_Y [0] } = 3'011
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1180:
      Old ports: A=4'0010, B=4'0011, Y=$flatten\ram.$procmux$1180_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$1180_Y [0]
      New connections: $flatten\ram.$procmux$1180_Y [3:1] = 3'001
    Consolidated identical input bits for $pmux cell $flatten\ram.$procmux$1186:
      Old ports: A=4'0111, B=8'00100001, Y=$flatten\ram.$procmux$1186_Y
      New ports: A=3'111, B=6'010001, Y=$flatten\ram.$procmux$1186_Y [2:0]
      New connections: $flatten\ram.$procmux$1186_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1191:
      Old ports: A=4'0000, B=4'0111, Y=$flatten\ram.$procmux$1191_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$1191_Y [0]
      New connections: $flatten\ram.$procmux$1191_Y [3:1] = { 1'0 $flatten\ram.$procmux$1191_Y [0] $flatten\ram.$procmux$1191_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1197:
      Old ports: A=4'0001, B=4'0111, Y=$flatten\ram.$procmux$1197_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.$procmux$1197_Y [1]
      New connections: { $flatten\ram.$procmux$1197_Y [3:2] $flatten\ram.$procmux$1197_Y [0] } = { 1'0 $flatten\ram.$procmux$1197_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1201:
      Old ports: A=3'111, B=3'010, Y=$auto$wreduce.cc:514:run$2209 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$2209 [0]
      New connections: $auto$wreduce.cc:514:run$2209 [2:1] = { $auto$wreduce.cc:514:run$2209 [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$1340: { \ram.status [7] $auto$opt_reduce.cc:137:opt_pmux$2517 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$669: \ram.status [4]
    New ctrl vector for $pmux cell $flatten\ram.$procmux$763: { \ram.status [4] $auto$opt_reduce.cc:137:opt_pmux$1693 }
    New ctrl vector for $pmux cell $flatten\ram.$procmux$840: \ram.status [4]
    Consolidated identical input bits for $mux cell $flatten\ram.$ternary$apiodir/sdram.v:103$51:
      Old ports: A=2'00, B=2'10, Y=\ram.dqm0
      New ports: A=1'0, B=1'1, Y=\ram.dqm0 [1]
      New connections: \ram.dqm0 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ram.$ternary$apiodir/sdram.v:104$52:
      Old ports: A=2'11, B=2'00, Y=\ram.dqm1
      New ports: A=1'1, B=1'0, Y=\ram.dqm1 [0]
      New connections: \ram.dqm1 [1] = \ram.dqm1 [0]
    Consolidated identical input bits for $pmux cell $procmux$1518:
      Old ports: A=24'000000000000000000000000, B=48'100000000000000000000001100000100000000000000001, Y=$procmux$1518_Y
      New ports: A=2'00, B=4'0111, Y={ $procmux$1518_Y [17] $procmux$1518_Y [0] }
      New connections: { $procmux$1518_Y [23:18] $procmux$1518_Y [16:1] } = { $procmux$1518_Y [0] 21'000000000000000000000 }
    Consolidated identical input bits for $pmux cell $procmux$1536:
      Old ports: A=305419912, B=64'0001001000110100010101100000000000010010001101000101011011101110, Y=$procmux$1536_Y
      New ports: A=2'10, B=4'0011, Y={ $procmux$1536_Y [3] $procmux$1536_Y [1] }
      New connections: { $procmux$1536_Y [31:4] $procmux$1536_Y [2] $procmux$1536_Y [0] } = { 24'000100100011010001010110 $procmux$1536_Y [3] $procmux$1536_Y [1] $procmux$1536_Y [1] 1'0 $procmux$1536_Y [1] 1'0 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$2516: \ram.status [4:2]
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\ram.$procmux$1170:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$2209 [2:0] }, B={ $flatten\ram.$procmux$1197_Y $flatten\ram.$procmux$1191_Y $flatten\ram.$procmux$1186_Y 4'0111 $flatten\ram.$procmux$1180_Y $flatten\ram.$procmux$1173_Y $flatten\ram.$procmux$1167_Y }, Y=$flatten\ram.$procmux$1170_Y
      New ports: A={ $auto$wreduce.cc:514:run$2209 [0] 1'1 $auto$wreduce.cc:514:run$2209 [0] }, B={ $flatten\ram.$procmux$1197_Y [1] $flatten\ram.$procmux$1197_Y [1] 1'1 $flatten\ram.$procmux$1191_Y [0] $flatten\ram.$procmux$1191_Y [0] $flatten\ram.$procmux$1191_Y [0] $flatten\ram.$procmux$1186_Y [2:0] 5'11101 $flatten\ram.$procmux$1180_Y [0] 1'1 $flatten\ram.$procmux$1173_Y [1] 2'11 $flatten\ram.$procmux$1167_Y [0] $flatten\ram.$procmux$1167_Y [0] }, Y=$flatten\ram.$procmux$1170_Y [2:0]
      New connections: $flatten\ram.$procmux$1170_Y [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 19 changes.

11.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.31.6. Executing OPT_DFF pass (perform DFF optimizations).

11.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

11.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

11.31.9. Rerunning OPT passes. (Maybe there is more to do..)

11.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

11.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\ram.active_row[3]$2439 ($dff) from module top (D = $memory\ram.active_row$wrmux[3][2][0]$y$2515, Q = \ram.active_row[3]).
Adding EN signal on $memory\ram.active_row[2]$2437 ($dff) from module top (D = $memory\ram.active_row$wrmux[2][2][0]$y$2501, Q = \ram.active_row[2]).
Adding EN signal on $memory\ram.active_row[1]$2435 ($dff) from module top (D = $memory\ram.active_row$wrmux[1][2][0]$y$2485, Q = \ram.active_row[1]).
Adding EN signal on $memory\ram.active_row[0]$2433 ($dff) from module top (D = $memory\ram.active_row$wrmux[0][2][0]$y$2469, Q = \ram.active_row[0]).
Adding SRST signal on $\ram.active_row$rdreg[0] ($dff) from module top (D = \addr [22], Q = $\ram.active_row$rdreg[0]$q [0], rval = 1'0).
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$1971 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 25 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 1-bit at position 28 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$1976 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2036 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2101 ($sdffe) from module top.

11.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

11.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

11.31.16. Rerunning OPT passes. (Maybe there is more to do..)

11.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

11.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$ff.cc:592:unmap_ce$2284:
      Old ports: A={ \addr [23] 1'0 }, B={ $procmux$1518_Y [23] 1'0 }, Y=$auto$rtlil.cc:3457:Mux$2285
      New ports: A=\addr [23], B=$procmux$1518_Y [23], Y=$auto$rtlil.cc:3457:Mux$2285 [1]
      New connections: $auto$rtlil.cc:3457:Mux$2285 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ram.$ternary$apiodir/sdram.v:222$101:
      Old ports: A={ 8'01010110 \write_data [7:5] 1'0 \write_data [3:1] 1'0 }, B=16'0001001000110100, Y=$flatten\ram.$ternary$apiodir/sdram.v:222$101_Y
      New ports: A={ 1'1 \write_data [7:5] 1'0 \write_data [3:1] }, B=8'00011010, Y={ $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [10] $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [7:1] }
      New connections: { $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [15:11] $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [9:8] $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [0] } = { 1'0 $flatten\ram.$ternary$apiodir/sdram.v:222$101_Y [10] 6'010100 }
    Consolidated identical input bits for $mux cell $flatten\ram.$ternary$apiodir/sdram.v:223$102:
      Old ports: A=16'0001001000110100, B={ 8'01010110 \write_data [7:5] 1'0 \write_data [3:1] 1'0 }, Y=$flatten\ram.$ternary$apiodir/sdram.v:223$102_Y
      New ports: A=8'00011010, B={ 1'1 \write_data [7:5] 1'0 \write_data [3:1] }, Y={ $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [10] $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [7:1] }
      New connections: { $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [15:11] $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [9:8] $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [0] } = { 1'0 $flatten\ram.$ternary$apiodir/sdram.v:223$102_Y [10] 6'010100 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

11.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$2527 ($dffe) from module top (D = \ram.r_addr [21:9], Q = \ram.active_row[0], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2524 ($dffe) from module top (D = \ram.r_addr [21:9], Q = \ram.active_row[1], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2521 ($dffe) from module top (D = \ram.r_addr [21:9], Q = \ram.active_row[2], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2518 ($dffe) from module top (D = \ram.r_addr [21:9], Q = \ram.active_row[3], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2012 ($dffe) from module top (D = { \write_data [7:5] \write_data [3:1] }, Q = { \ram.r_write_data[0] [7:5] \ram.r_write_data[0] [3:1] }, rval = 6'001010).
Adding SRST signal on $auto$ff.cc:337:slice$2005 ($dffe) from module top (D = { \write_data [7:5] \write_data [3:1] }, Q = { \ram.r_write_data[1] [7:5] \ram.r_write_data[1] [3:1] }, rval = 6'001010).
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$2045 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2530 ($sdff) from module top.

11.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 11 unused wires.
<suppressed ~5 debug messages>

11.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~13 debug messages>

11.31.23. Rerunning OPT passes. (Maybe there is more to do..)

11.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

11.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\ram.$procmux$763: $auto$opt_reduce.cc:137:opt_pmux$2546
    Consolidated identical input bits for $pmux cell $flatten\ram.$procmux$853:
      Old ports: A=10'0000000000, B={ 11'00001100010 \ram.r_addr [17] 17'00000000000000000 \ram.r_addr [0] }, Y=$flatten\ram.$procmux$853_Y
      New ports: A=3'000, B={ 3'011 \ram.r_addr [17] 4'0000 \ram.r_addr [0] }, Y={ $flatten\ram.$procmux$853_Y [8] $flatten\ram.$procmux$853_Y [4] $flatten\ram.$procmux$853_Y [0] }
      New connections: { $flatten\ram.$procmux$853_Y [9] $flatten\ram.$procmux$853_Y [7:5] $flatten\ram.$procmux$853_Y [3:1] } = { 3'000 $flatten\ram.$procmux$853_Y [4] 3'000 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$2545: { \ram.status [7] \ram.status [4:2] }
  Optimizing cells in module \top.
Performed a total of 3 changes.

11.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active SRST on $auto$ff.cc:337:slice$2539 ($sdffce) from module top (changing to const D).
Handling always-active SRST on $auto$ff.cc:337:slice$2537 ($sdffce) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2537 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2169 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2169 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2536 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2539 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2538 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2541 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2543 ($dffe) from module top.

11.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 16 unused wires.
<suppressed ~5 debug messages>

11.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.31.30. Rerunning OPT passes. (Maybe there is more to do..)

11.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

11.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1136:
      Old ports: A={ 1'0 \ram.r_write_data[0] [14] 3'010 \ram.r_write_data[0] [10] 2'10 \ram.r_write_data[0] [7:1] 1'0 }, B={ 1'0 \ram.r_write_data[1] [14] 3'010 \ram.r_write_data[1] [10] 2'10 \ram.r_write_data[1] [7:1] 1'0 }, Y=$flatten\ram.$procmux$1136_Y
      New ports: A={ \ram.r_write_data[0] [14] \ram.r_write_data[0] [10] \ram.r_write_data[0] [7:1] }, B={ \ram.r_write_data[1] [14] \ram.r_write_data[1] [10] \ram.r_write_data[1] [7:1] }, Y={ $flatten\ram.$procmux$1136_Y [14] $flatten\ram.$procmux$1136_Y [10] $flatten\ram.$procmux$1136_Y [7:1] }
      New connections: { $flatten\ram.$procmux$1136_Y [15] $flatten\ram.$procmux$1136_Y [13:11] $flatten\ram.$procmux$1136_Y [9:8] $flatten\ram.$procmux$1136_Y [0] } = 7'0010100
    Consolidated identical input bits for $mux cell $memory\ram.active_row$rdmux[0][0][0]$2441:
      Old ports: A={ 4'0000 \ram.active_row[0] [8] 8'00000000 }, B={ 4'0000 \ram.active_row[2] [8] 8'00000000 }, Y=$flatten\ram.$memrd$\active_row$apiodir/sdram.v:85$45_DATA
      New ports: A=\ram.active_row[0] [8], B=\ram.active_row[2] [8], Y=$flatten\ram.$memrd$\active_row$apiodir/sdram.v:85$45_DATA [8]
      New connections: { $flatten\ram.$memrd$\active_row$apiodir/sdram.v:85$45_DATA [12:9] $flatten\ram.$memrd$\active_row$apiodir/sdram.v:85$45_DATA [7:0] } = 12'000000000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1139:
      Old ports: A=16'0000000000000000, B=$flatten\ram.$procmux$1136_Y, Y=$flatten\ram.$procmux$1139_Y
      New ports: A=10'0000000000, B={ $flatten\ram.$procmux$1136_Y [14] $flatten\ram.$procmux$1136_Y [10] 1'1 $flatten\ram.$procmux$1136_Y [7:1] }, Y={ $flatten\ram.$procmux$1139_Y [14] $flatten\ram.$procmux$1139_Y [10:9] $flatten\ram.$procmux$1139_Y [7:1] }
      New connections: { $flatten\ram.$procmux$1139_Y [15] $flatten\ram.$procmux$1139_Y [13:11] $flatten\ram.$procmux$1139_Y [8] $flatten\ram.$procmux$1139_Y [0] } = { 2'00 $flatten\ram.$procmux$1139_Y [9] 3'000 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

11.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2189 ($sdffe) from module top.

11.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.31.37. Rerunning OPT passes. (Maybe there is more to do..)

11.31.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

11.31.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.31.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2083 ($sdffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2083 ($sdffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2083 ($sdffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$2083 ($sdffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$2083 ($sdffe) from module top.

11.31.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.31.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.31.44. Rerunning OPT passes. (Maybe there is more to do..)

11.31.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

11.31.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.31.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.31.48. Executing OPT_DFF pass (perform DFF optimizations).

11.31.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.31.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.31.51. Finished fast OPT passes. (There is nothing left to do.)

11.32. Executing TECHMAP pass (map to technology primitives).

11.32.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.32.2. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

11.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$ef8fb1849064cca7dc908988762d3374786d9fdb\_90_alu for cells of type $alu.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f126636dbd98d727ec46a7ec08d71\_90_shift_shiftx for cells of type $shift.
Using template $paramod$4a5856366356e7388e7ffeec7241829665d181f9\_90_mod for cells of type $mod.
Using template $paramod$constmap:56b86de4315da06774366fa5208f0bb8905ac07c$paramod$9eb4a7999f36faa81c981fad5976cc5cf7ae72e1\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$4a5856366356e7388e7ffeec7241829665d181f9\$__div_mod_trunc for cells of type $__div_mod_trunc.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000100000 for cells of type $__div_mod_u.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ccu2c_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$e39069e3f4ee35c1eea86993bd74689959babaab\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d7aca3dc44b07ff19908fb1a3b606577588c15f1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$f9e3a3c4b84f99cb56fad07743ec44ad55b11c8b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dd5ba471f7dcf35707f23b88cfd15b9582f97277\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b7531bc0616f8d4cdd8159edd2237c9ddbb2ce01\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$ff8ba121d2f8e85b775c9f35ef677a1a276e7e1b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$9a66d4bebbc4fab84566caffef9f094a1a467389\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$57bc309a5d8a948cec8981d26d896ee1cbf54d58\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$f94cfdb8ad389f4fc4515bcb65bccd7e2d189e95\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$2a25669ccd39fe7c0fbfb2a4d17416fc78667f00\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d9397dfdf5f7cf5715aebc9527845402880218a0\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$acc477ace2583cc2ee0cf651c72a385d2bbbe9f1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$415abdcadc251df4f0f033b62b8f3296b8461b4e\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$6a21b72c9c0b32e81b169c7e08a4d8b9c462448f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$324e0706ebb77f1915b22f4a136962ec3fd1d7ff\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$461fc931d630cb01bec1fea87f37fbcc53f6f6a4\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$fe074227b1c5fbaa1ea56076182c29dbcf3a782a\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$85502450775e62e9c6a2fe29020b3433d4335647\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$e32c921f95fe0e2350204f4ecefc9e296355521b\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$05d913fba320393c7e943e625bef3af776153b60\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$8e07e2c0a3efc148d2f3714f3901076678774ed1\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$5b7e592b3c2951af6800b7fd597f66a79b72b91c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$90182783100594e2dd636a282c4723cfc9adaedd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$851c5c9b30913ea2deae68e3ca9e9c4e649723bc\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$1445aacdb5f2a1ef9fedf1373097ffa45438211d\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$7add42b712fe5bbbba521e93062103d6bf78a453\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b6f86f6a0c43c26b22ee55f51e05d5951f0e6562\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$044fdceace8c449ec99f900b42120ac005ff4065\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_80_ccu2c_alu for cells of type $alu.
No more expansions possible.
<suppressed ~10397 debug messages>

11.33. Executing OPT pass (performing simple optimizations).

11.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~16341 debug messages>

11.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3357 debug messages>
Removed a total of 1119 cells.

11.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:337:slice$3252 ($_SDFFE_PP0P_) from module top (D = $flatten\ram.$2$lookahead\active_flags$53[3:0]$93 [3], Q = \ram.active_flags [3]).
Adding EN signal on $auto$ff.cc:337:slice$3250 ($_SDFFE_PP0P_) from module top (D = $flatten\ram.$2$lookahead\active_flags$53[3:0]$93 [1], Q = \ram.active_flags [1]).

11.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1992 unused cells and 11076 unused wires.
<suppressed ~1993 debug messages>

11.33.5. Rerunning OPT passes. (Removed registers in this run.)

11.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$2692 ($_DFFE_PP_) from module top (D = $procmux$1518.B_AND_S [1], Q = \addr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$2689 ($_DFFE_PP_) from module top (D = \cnt [14], Q = \write_data [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:337:slice$2687 ($_DFFE_PP_) from module top (D = \cnt [14], Q = \write_data [3], rval = 1'1).

11.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 1 unused wires.
<suppressed ~4 debug messages>

11.33.10. Rerunning OPT passes. (Removed registers in this run.)

11.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.33.13. Executing OPT_DFF pass (perform DFF optimizations).

11.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.33.15. Finished fast OPT passes.

11.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

11.37. Executing TECHMAP pass (map to technology primitives).

11.37.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.37.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
No more expansions possible.
<suppressed ~255 debug messages>

11.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

11.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

11.41. Executing ATTRMVCP pass (move or copy attributes).

11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 896 unused wires.
<suppressed ~1 debug messages>

11.43. Executing TECHMAP pass (map to technology primitives).

11.43.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.44. Executing ABC9 pass.

11.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

11.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.5. Executing TECHMAP pass (map to technology primitives).

11.44.5.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.44.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

11.44.6. Executing OPT pass (performing simple optimizations).

11.44.6.1. Executing OPT_EXPR pass (perform const folding).

11.44.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

11.44.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

11.44.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

11.44.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

11.44.6.6. Executing OPT_DFF pass (perform DFF optimizations).

11.44.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

11.44.6.8. Executing OPT_EXPR pass (perform const folding).

11.44.6.9. Finished fast OPT passes. (There is nothing left to do.)

11.44.7. Executing TECHMAP pass (map to technology primitives).

11.44.7.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

11.44.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

11.44.8. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

11.44.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.44.10. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.44.12. Executing TECHMAP pass (map to technology primitives).

11.44.12.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.44.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

11.44.13. Executing OPT pass (performing simple optimizations).

11.44.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

11.44.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.44.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.44.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.44.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.44.13.6. Executing OPT_DFF pass (perform DFF optimizations).

11.44.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

11.44.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.44.13.9. Rerunning OPT passes. (Maybe there is more to do..)

11.44.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.44.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

11.44.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

11.44.13.13. Executing OPT_DFF pass (perform DFF optimizations).

11.44.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

11.44.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

11.44.13.16. Finished fast OPT passes. (There is nothing left to do.)

11.44.14. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

11.44.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 1480 cells with 9355 new cells, skipped 3630 cells.
  replaced 4 cell types:
    1141 $_MUX_
       6 $_ORNOT_
     327 $_OR_
       6 $_XOR_
  not replaced 7 cell types:
    1088 $_AND_
    1072 $_NOT_
      16 $_TBUF_
       2 $scopeinfo
     162 TRELLIS_FF
       1 EHXPLLL
    1289 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

11.44.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.44.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 4862 AND gates and 16662 wires from module `top' to a netlist network with 181 inputs and 244 outputs.

11.44.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

11.44.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    181/    244  and =    4627  lev =  284 (21.92)  mem = 0.30 MB  box = 1289  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    181/    244  and =     607  lev =    8 (0.77)  mem = 0.02 MB  ch =   79  box = 37  bb = 0
ABC: cst =       0  cls =     74  lit =      79  unused =     746  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =     607.  Ch =    74.  Total mem =    0.23 MB. Peak cut mem =    0.04 MB.
ABC: P:  Del = 5429.00.  Ar =     439.0.  Edge =      754.  Cut =     5150.  T =     0.00 sec
ABC: P:  Del = 5429.00.  Ar =     433.0.  Edge =      755.  Cut =     5123.  T =     0.00 sec
ABC: P:  Del = 5429.00.  Ar =     224.0.  Edge =      697.  Cut =     7310.  T =     0.00 sec
ABC: F:  Del = 5429.00.  Ar =     213.0.  Edge =      676.  Cut =     7022.  T =     0.00 sec
ABC: A:  Del = 5425.00.  Ar =     212.0.  Edge =      605.  Cut =     7041.  T =     0.00 sec
ABC: A:  Del = 5425.00.  Ar =     211.0.  Edge =      605.  Cut =     7051.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    181/    244  and =     480  lev =   10 (0.80)  mem = 0.02 MB  box = 37  bb = 0
ABC: Mapping (K=5)  :  lut =    189  edge =     589  lev =    6 (0.47)  levB =   15  mem = 0.01 MB
ABC: LUT = 189 : 2=61 32.3 %  3=58 30.7 %  4=57 30.2 %  5=13 6.9 %  Ave = 3.12
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.09 seconds, total: 0.09 seconds

11.44.15.6. Executing AIGER frontend.
<suppressed ~2114 debug messages>
Removed 616 unused cells and 1547 unused wires.

11.44.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      202
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       37
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:      104
Removing temp directory.

11.44.16. Executing TECHMAP pass (map to technology primitives).

11.44.16.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

11.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~43 debug messages>
Removed 34 unused cells and 10967 unused wires.

11.45. Executing TECHMAP pass (map to technology primitives).

11.45.1. Executing Verilog-2005 frontend: /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/voerg/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001001 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$4d9437f28ee827cf4006287c53ecaa1266100fca\$lut for cells of type $lut.
Using template $paramod$8d29e2a681e98b9aa00263101c5c84bfdc9fdd89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$990f0fb2b3d003f8b16e47a6e2203c03f05c2581\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$a79a1f8d02ecabbafa660702fcc91022d47f85ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$e804311aa3f95ee36c475c205d256ceb89627991\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$31387621d1610a0290872bbf4d90a41c51f62d2e\$lut for cells of type $lut.
Using template $paramod$2384354a4df7e3528dc206bf2483365e225fe01a\$lut for cells of type $lut.
Using template $paramod$44218b8df27c65caff35f6bc9c31233f3141cb5b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$18326843aec25d6507f73b665849ab43fb49942a\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$1c482eed6687d632876d7f2ebd5590f9d6f87ef2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$d153b56b0a7fa15b91ae6e9c35ace46dc29a9c9e\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$271340798e72aec8ba49c55c724444286001ea03\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$c36a833c40f69a5d655fec4fbacd7b78940a6fa4\$lut for cells of type $lut.
Using template $paramod$dab283d105395352a2463db8eff470f8eb48ea7a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$095f19c530a008da7dd67fe0f6b13c131b8edbe6\$lut for cells of type $lut.
Using template $paramod$da8506f47f742e881b922814186ffb6479b7a435\$lut for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$dd3fb0b6061f2daaaedd5e300347a303c89566f9\$lut for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod$ae5e50c821a6615fdfcb0776e9c5ffbe86b86984\$lut for cells of type $lut.
Using template $paramod$bac9d46c0d1e778167fa8869abb1a0d9da802241\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$92d8352222219f5402ddaca1fe2b9a1dcf7206a1\$lut for cells of type $lut.
Using template $paramod$6e98fea82e288eb70fa7833e8442d9b57c9d67e7\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$579754d08f10e27a7175be5088aab859b41a2fd4\$lut for cells of type $lut.
Using template $paramod$3469459f1b0c8e6aaa285abadbf8b9c701ef040a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~1483 debug messages>

11.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$52090$lut$aiger52089$580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$52090$lut$aiger52089$595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$52090$lut$aiger52089$677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$52090$lut$auto$fsm_map.cc:170:map_fsm$1845[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$52090$lut$auto$fsm_map.cc:170:map_fsm$1845[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$52103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$52090$lut$auto$opt_dff.cc:272:make_patterns_logic$2116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$52090$lut$auto$fsm_map.cc:170:map_fsm$1845[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$52090$lut$auto$opt_dff.cc:272:make_patterns_logic$2080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$52098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$52105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$52116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
Removed 0 unused cells and 432 unused wires.

11.47. Executing AUTONAME pass.
Renamed 675 objects in module top (185 iterations).
<suppressed ~675 debug messages>

11.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

11.48.1. Analyzing design hierarchy..
Top module:  \top

11.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

11.49. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
      322 wires
     1040 wire bits
      322 public wires
     1040 public wire bits
       14 ports
       51 port bits
       19 cells
       16   $_TBUF_
        2   $scopeinfo
        1   EHXPLLL
      427 submodules
       37   CCU2C
      215   LUT4
       13   PFUMX
      162   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       19 top

        +----------Count including submodules.
        | 
      322 wires
     1040 wire bits
      322 public wires
     1040 public wire bits
       14 ports
       51 port bits
        - memories
        - memory bits
        - processes
       19 cells
       16   $_TBUF_
        2   $scopeinfo
        1   EHXPLLL
      427 submodules
       37   CCU2C
      215   LUT4
       13   PFUMX
      162   TRELLIS_FF

11.50. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

12. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
      322 wires
     1040 wire bits
      322 public wires
     1040 public wire bits
       14 ports
       51 port bits
      446 cells
       16   $_TBUF_
        2   $scopeinfo
       37   CCU2C
        1   EHXPLLL
      215   LUT4
       13   PFUMX
      162   TRELLIS_FF

13. Executing JSON backend.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: a0059ebe74, CPU: user 3.08s system 0.08s, MEM: 98.44 MB peak
Yosys 0.60+25 (git sha1 c1ec625f4, clang++ 18.1.8 -fPIC -O3)
Time spent: 20% 12x techmap (0 sec), 16% 34x opt_clean (0 sec), ...
