module lab2_one(input rst, input  key , input clk,output reg q);reg 	clr,qq,qqq;reg	[13:0]  num;always@(posedge key,posedge clr,posedge rst )begin 	if (rst )		qqq<= 1'b0;			else if (clr==1'b1)		qqq<= 1'b0;	else 		qqq<= 1'b1;end always@(*)begin 	if (qqq)		begin qq<= qqq & (~key); end	else 		qq<=qqq;end always@(negedge qq,posedge rst ,posedge clk )begin 		if(!qq|rst)	begin 		num <= 10'd0;		clr <= 1'b0;		q   <= 1'b0; 	end 	else 		if(num==14'd9999)		begin 			clr <=1'b1;		end 		else 		begin 			num<=num+1'b1;			q<= 1'b1;		endend endmodule 