-- generated by newgenasym Tue Apr 12 11:37:08 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity is61lps102436a is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A16:       INOUT  STD_LOGIC;    
	A17:       INOUT  STD_LOGIC;    
	A18:       INOUT  STD_LOGIC;    
	A19:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	\adsc#\:   INOUT  STD_LOGIC;    
	\adsp#\:   INOUT  STD_LOGIC;    
	\adv#\:    INOUT  STD_LOGIC;    
	\bwa#\:    INOUT  STD_LOGIC;    
	\bwb#\:    INOUT  STD_LOGIC;    
	\bwc#\:    INOUT  STD_LOGIC;    
	\bwd#\:    INOUT  STD_LOGIC;    
	\bwe#\:    INOUT  STD_LOGIC;    
	\ce#\:     INOUT  STD_LOGIC;    
	CE2:       INOUT  STD_LOGIC;    
	\ce2#\:    INOUT  STD_LOGIC;    
	CLK:       INOUT  STD_LOGIC;    
	DQA0:      INOUT  STD_LOGIC;    
	DQA1:      INOUT  STD_LOGIC;    
	DQA2:      INOUT  STD_LOGIC;    
	DQA3:      INOUT  STD_LOGIC;    
	DQA4:      INOUT  STD_LOGIC;    
	DQA5:      INOUT  STD_LOGIC;    
	DQA6:      INOUT  STD_LOGIC;    
	DQA7:      INOUT  STD_LOGIC;    
	DQB0:      INOUT  STD_LOGIC;    
	DQB1:      INOUT  STD_LOGIC;    
	DQB2:      INOUT  STD_LOGIC;    
	DQB3:      INOUT  STD_LOGIC;    
	DQB4:      INOUT  STD_LOGIC;    
	DQB5:      INOUT  STD_LOGIC;    
	DQB6:      INOUT  STD_LOGIC;    
	DQB7:      INOUT  STD_LOGIC;    
	DQC0:      INOUT  STD_LOGIC;    
	DQC1:      INOUT  STD_LOGIC;    
	DQC2:      INOUT  STD_LOGIC;    
	DQC3:      INOUT  STD_LOGIC;    
	DQC4:      INOUT  STD_LOGIC;    
	DQC5:      INOUT  STD_LOGIC;    
	DQC6:      INOUT  STD_LOGIC;    
	DQC7:      INOUT  STD_LOGIC;    
	DQD0:      INOUT  STD_LOGIC;    
	DQD1:      INOUT  STD_LOGIC;    
	DQD2:      INOUT  STD_LOGIC;    
	DQD3:      INOUT  STD_LOGIC;    
	DQD4:      INOUT  STD_LOGIC;    
	DQD5:      INOUT  STD_LOGIC;    
	DQD6:      INOUT  STD_LOGIC;    
	DQD7:      INOUT  STD_LOGIC;    
	DQPA:      INOUT  STD_LOGIC;    
	DQPB:      INOUT  STD_LOGIC;    
	DQPC:      INOUT  STD_LOGIC;    
	DQPD:      INOUT  STD_LOGIC;    
	\gw#\:     INOUT  STD_LOGIC;    
	MODE:      INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	\oe#\:     INOUT  STD_LOGIC;    
	VDD1:      INOUT  STD_LOGIC;    
	VDD2:      INOUT  STD_LOGIC;    
	VDD3:      INOUT  STD_LOGIC;    
	VDD4:      INOUT  STD_LOGIC;    
	VDDQ1:     INOUT  STD_LOGIC;    
	VDDQ2:     INOUT  STD_LOGIC;    
	VDDQ3:     INOUT  STD_LOGIC;    
	VDDQ4:     INOUT  STD_LOGIC;    
	VDDQ5:     INOUT  STD_LOGIC;    
	VDDQ6:     INOUT  STD_LOGIC;    
	VDDQ7:     INOUT  STD_LOGIC;    
	VDDQ8:     INOUT  STD_LOGIC;    
	VSS1:      INOUT  STD_LOGIC;    
	VSS10:     INOUT  STD_LOGIC;    
	VSS11:     INOUT  STD_LOGIC;    
	VSS12:     INOUT  STD_LOGIC;    
	VSS2:      INOUT  STD_LOGIC;    
	VSS3:      INOUT  STD_LOGIC;    
	VSS4:      INOUT  STD_LOGIC;    
	VSS5:      INOUT  STD_LOGIC;    
	VSS6:      INOUT  STD_LOGIC;    
	VSS7:      INOUT  STD_LOGIC;    
	VSS8:      INOUT  STD_LOGIC;    
	VSS9:      INOUT  STD_LOGIC;    
	ZZ:        INOUT  STD_LOGIC);
end is61lps102436a;
