<stg><name>backprop_Pipeline_RELU_loop11</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln34 = store i7 0, i7 %i_16

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i18:0 %i = load i7 %i_16

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i18:1 %icmp_ln36 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i18:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i18:3 %add_ln36 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i18:4 %br_ln36 = br i1 %icmp_ln36, void %for.inc.i18.split, void %RELU.exit19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i18.split:0 %zext_ln36 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i18.split:3 %activations2_addr = getelementptr i64 %activations2, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="activations2_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i18.split:4 %activations2_load = load i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i18.split:16 %store_ln34 = store i7 %add_ln36, i7 %i_16

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i18.split:4 %activations2_load = load i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:5 %sub_i1 = dsub i64 1, i64 %activations2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:5 %sub_i1 = dsub i64 1, i64 %activations2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i18.split:9 %bitcast_ln39 = bitcast i64 %activations2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:10 %xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i18.split:11 %bitcast_ln39_2 = bitcast i64 %xor_ln39

]]></Node>
<StgValue><ssdm name="bitcast_ln39_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="53" st_id="4" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:5 %sub_i1 = dsub i64 1, i64 %activations2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="55" st_id="5" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:5 %sub_i1 = dsub i64 1, i64 %activations2_load

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:6 %mul_i1 = dmul i64 %activations2_load, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="59" st_id="7" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:6 %mul_i1 = dmul i64 %activations2_load, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:6 %mul_i1 = dmul i64 %activations2_load, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="63" st_id="9" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:6 %mul_i1 = dmul i64 %activations2_load, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i18.split:7 %dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="dactivations2_addr"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc.i18.split:8 %store_ln38 = store i64 %mul_i1, i6 %dactivations2_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="67" st_id="10" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="68" st_id="11" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="69" st_id="12" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:12 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="70" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:13 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="71" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:13 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="72" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:13 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="73" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:13 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="74" st_id="17" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="75" st_id="18" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="76" st_id="19" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="77" st_id="20" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="78" st_id="21" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="79" st_id="22" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="80" st_id="23" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="81" st_id="24" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="82" st_id="25" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="83" st_id="26" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="84" st_id="27" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="85" st_id="28" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="86" st_id="29" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="87" st_id="30" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i18.split:14 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>

<operation id="92" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
RELU.exit19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="88" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i18.split:1 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="89" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i18.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="90" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i18.split:15 %store_ln39 = store i64 %div_i1, i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="91" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i18.split:17 %br_ln36 = br void %for.inc.i18

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="160" name="activations2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="activations2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="dactivations2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dactivations2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="163" from="StgValue_162" to="i_16" fromId="162" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_164" to="store_ln34" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="i_16" to="store_ln34" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="i_16" to="i" fromId="34" toId="37">
</dataflow>
<dataflow id="168" from="i" to="icmp_ln36" fromId="37" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln36" fromId="169" toId="38">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="171" toId="39">
</dataflow>
<dataflow id="174" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_173" to="speclooptripcount_ln0" fromId="173" toId="39">
</dataflow>
<dataflow id="177" from="i" to="add_ln36" fromId="37" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln36" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="icmp_ln36" to="br_ln36" fromId="38" toId="41">
</dataflow>
<dataflow id="181" from="i" to="zext_ln36" fromId="37" toId="42">
</dataflow>
<dataflow id="182" from="activations2" to="activations2_addr" fromId="160" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_183" to="activations2_addr" fromId="183" toId="43">
</dataflow>
<dataflow id="185" from="zext_ln36" to="activations2_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="186" from="activations2_addr" to="activations2_load" fromId="43" toId="44">
</dataflow>
<dataflow id="187" from="add_ln36" to="store_ln34" fromId="40" toId="45">
</dataflow>
<dataflow id="188" from="i_16" to="store_ln34" fromId="34" toId="45">
</dataflow>
<dataflow id="189" from="activations2_addr" to="activations2_load" fromId="43" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_190" to="sub_i1" fromId="190" toId="47">
</dataflow>
<dataflow id="192" from="activations2_load" to="sub_i1" fromId="46" toId="47">
</dataflow>
<dataflow id="193" from="StgValue_190" to="sub_i1" fromId="190" toId="48">
</dataflow>
<dataflow id="194" from="activations2_load" to="sub_i1" fromId="46" toId="48">
</dataflow>
<dataflow id="195" from="activations2_load" to="bitcast_ln39" fromId="46" toId="49">
</dataflow>
<dataflow id="196" from="bitcast_ln39" to="xor_ln39" fromId="49" toId="50">
</dataflow>
<dataflow id="198" from="StgValue_197" to="xor_ln39" fromId="197" toId="50">
</dataflow>
<dataflow id="199" from="xor_ln39" to="bitcast_ln39_2" fromId="50" toId="51">
</dataflow>
<dataflow id="201" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="52">
</dataflow>
<dataflow id="202" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="52">
</dataflow>
<dataflow id="203" from="StgValue_190" to="sub_i1" fromId="190" toId="53">
</dataflow>
<dataflow id="204" from="activations2_load" to="sub_i1" fromId="46" toId="53">
</dataflow>
<dataflow id="205" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="54">
</dataflow>
<dataflow id="206" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="54">
</dataflow>
<dataflow id="207" from="StgValue_190" to="sub_i1" fromId="190" toId="55">
</dataflow>
<dataflow id="208" from="activations2_load" to="sub_i1" fromId="46" toId="55">
</dataflow>
<dataflow id="209" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="56">
</dataflow>
<dataflow id="210" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="56">
</dataflow>
<dataflow id="211" from="activations2_load" to="mul_i1" fromId="46" toId="57">
</dataflow>
<dataflow id="212" from="sub_i1" to="mul_i1" fromId="55" toId="57">
</dataflow>
<dataflow id="213" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="58">
</dataflow>
<dataflow id="214" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="58">
</dataflow>
<dataflow id="215" from="activations2_load" to="mul_i1" fromId="46" toId="59">
</dataflow>
<dataflow id="216" from="sub_i1" to="mul_i1" fromId="55" toId="59">
</dataflow>
<dataflow id="217" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="60">
</dataflow>
<dataflow id="218" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="60">
</dataflow>
<dataflow id="219" from="activations2_load" to="mul_i1" fromId="46" toId="61">
</dataflow>
<dataflow id="220" from="sub_i1" to="mul_i1" fromId="55" toId="61">
</dataflow>
<dataflow id="221" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="62">
</dataflow>
<dataflow id="222" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="62">
</dataflow>
<dataflow id="223" from="activations2_load" to="mul_i1" fromId="46" toId="63">
</dataflow>
<dataflow id="224" from="sub_i1" to="mul_i1" fromId="55" toId="63">
</dataflow>
<dataflow id="225" from="dactivations2" to="dactivations2_addr" fromId="161" toId="64">
</dataflow>
<dataflow id="226" from="StgValue_183" to="dactivations2_addr" fromId="183" toId="64">
</dataflow>
<dataflow id="227" from="zext_ln36" to="dactivations2_addr" fromId="42" toId="64">
</dataflow>
<dataflow id="228" from="mul_i1" to="store_ln38" fromId="63" toId="65">
</dataflow>
<dataflow id="229" from="dactivations2_addr" to="store_ln38" fromId="64" toId="65">
</dataflow>
<dataflow id="230" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="66">
</dataflow>
<dataflow id="231" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="66">
</dataflow>
<dataflow id="232" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="67">
</dataflow>
<dataflow id="233" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="67">
</dataflow>
<dataflow id="234" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="68">
</dataflow>
<dataflow id="235" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="68">
</dataflow>
<dataflow id="236" from="llvm.exp.f64" to="tmp_1" fromId="200" toId="69">
</dataflow>
<dataflow id="237" from="bitcast_ln39_2" to="tmp_1" fromId="51" toId="69">
</dataflow>
<dataflow id="238" from="tmp_1" to="add_i1" fromId="69" toId="70">
</dataflow>
<dataflow id="239" from="StgValue_190" to="add_i1" fromId="190" toId="70">
</dataflow>
<dataflow id="240" from="tmp_1" to="add_i1" fromId="69" toId="71">
</dataflow>
<dataflow id="241" from="StgValue_190" to="add_i1" fromId="190" toId="71">
</dataflow>
<dataflow id="242" from="tmp_1" to="add_i1" fromId="69" toId="72">
</dataflow>
<dataflow id="243" from="StgValue_190" to="add_i1" fromId="190" toId="72">
</dataflow>
<dataflow id="244" from="tmp_1" to="add_i1" fromId="69" toId="73">
</dataflow>
<dataflow id="245" from="StgValue_190" to="add_i1" fromId="190" toId="73">
</dataflow>
<dataflow id="246" from="StgValue_190" to="div_i1" fromId="190" toId="74">
</dataflow>
<dataflow id="247" from="add_i1" to="div_i1" fromId="73" toId="74">
</dataflow>
<dataflow id="248" from="StgValue_190" to="div_i1" fromId="190" toId="75">
</dataflow>
<dataflow id="249" from="add_i1" to="div_i1" fromId="73" toId="75">
</dataflow>
<dataflow id="250" from="StgValue_190" to="div_i1" fromId="190" toId="76">
</dataflow>
<dataflow id="251" from="add_i1" to="div_i1" fromId="73" toId="76">
</dataflow>
<dataflow id="252" from="StgValue_190" to="div_i1" fromId="190" toId="77">
</dataflow>
<dataflow id="253" from="add_i1" to="div_i1" fromId="73" toId="77">
</dataflow>
<dataflow id="254" from="StgValue_190" to="div_i1" fromId="190" toId="78">
</dataflow>
<dataflow id="255" from="add_i1" to="div_i1" fromId="73" toId="78">
</dataflow>
<dataflow id="256" from="StgValue_190" to="div_i1" fromId="190" toId="79">
</dataflow>
<dataflow id="257" from="add_i1" to="div_i1" fromId="73" toId="79">
</dataflow>
<dataflow id="258" from="StgValue_190" to="div_i1" fromId="190" toId="80">
</dataflow>
<dataflow id="259" from="add_i1" to="div_i1" fromId="73" toId="80">
</dataflow>
<dataflow id="260" from="StgValue_190" to="div_i1" fromId="190" toId="81">
</dataflow>
<dataflow id="261" from="add_i1" to="div_i1" fromId="73" toId="81">
</dataflow>
<dataflow id="262" from="StgValue_190" to="div_i1" fromId="190" toId="82">
</dataflow>
<dataflow id="263" from="add_i1" to="div_i1" fromId="73" toId="82">
</dataflow>
<dataflow id="264" from="StgValue_190" to="div_i1" fromId="190" toId="83">
</dataflow>
<dataflow id="265" from="add_i1" to="div_i1" fromId="73" toId="83">
</dataflow>
<dataflow id="266" from="StgValue_190" to="div_i1" fromId="190" toId="84">
</dataflow>
<dataflow id="267" from="add_i1" to="div_i1" fromId="73" toId="84">
</dataflow>
<dataflow id="268" from="StgValue_190" to="div_i1" fromId="190" toId="85">
</dataflow>
<dataflow id="269" from="add_i1" to="div_i1" fromId="73" toId="85">
</dataflow>
<dataflow id="270" from="StgValue_190" to="div_i1" fromId="190" toId="86">
</dataflow>
<dataflow id="271" from="add_i1" to="div_i1" fromId="73" toId="86">
</dataflow>
<dataflow id="272" from="StgValue_190" to="div_i1" fromId="190" toId="87">
</dataflow>
<dataflow id="273" from="add_i1" to="div_i1" fromId="73" toId="87">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecPipeline" to="specpipeline_ln34" fromId="274" toId="88">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specpipeline_ln34" fromId="276" toId="88">
</dataflow>
<dataflow id="279" from="StgValue_278" to="specpipeline_ln34" fromId="278" toId="88">
</dataflow>
<dataflow id="280" from="StgValue_278" to="specpipeline_ln34" fromId="278" toId="88">
</dataflow>
<dataflow id="281" from="StgValue_278" to="specpipeline_ln34" fromId="278" toId="88">
</dataflow>
<dataflow id="283" from="empty_42" to="specpipeline_ln34" fromId="282" toId="88">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="284" toId="89">
</dataflow>
<dataflow id="287" from="empty_1" to="specloopname_ln36" fromId="286" toId="89">
</dataflow>
<dataflow id="288" from="div_i1" to="store_ln39" fromId="87" toId="90">
</dataflow>
<dataflow id="289" from="activations2_addr" to="store_ln39" fromId="43" toId="90">
</dataflow>
<dataflow id="290" from="icmp_ln36" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="291" from="icmp_ln36" to="StgValue_31" fromId="38" toId="31">
</dataflow>
</dataflows>


</stg>
