{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424448484021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424448484032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 20 08:08:03 2015 " "Processing started: Fri Feb 20 08:08:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424448484032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424448484032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424448484032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424448484965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500421 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1424448500424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141ldup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141ldup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Ldup " "Found entity 1: CS141Ldup" {  } { { "CS141Ldup.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/CS141Ldup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untamperedcs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untamperedcs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPEREDCS141L " "Found entity 1: UNTAMPEREDCS141L" {  } { { "UNTAMPEREDCS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPEREDCS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "untampered2cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file untampered2cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UNTAMPERED2CS141L " "Found entity 1: UNTAMPERED2CS141L" {  } { { "UNTAMPERED2CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/UNTAMPERED2CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alutest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aluTest " "Found entity 1: aluTest" {  } { { "aluTest.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project3/aluTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500462 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 testerROM.sv(34) " "Verilog HDL Expression warning at testerROM.sv(34): truncated literal to match 8 bits" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(87) " "Verilog HDL syntax error at testerROM.sv(87) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(88) " "Verilog HDL syntax error at testerROM.sv(88) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(89) " "Verilog HDL syntax error at testerROM.sv(89) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(90) " "Verilog HDL syntax error at testerROM.sv(90) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(91) " "Verilog HDL syntax error at testerROM.sv(91) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0110\";  expecting \";\" testerROM.sv(91) " "Verilog HDL syntax error at testerROM.sv(91) near text \"0110\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(93) " "Verilog HDL syntax error at testerROM.sv(93) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(94) " "Verilog HDL syntax error at testerROM.sv(94) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(95) " "Verilog HDL syntax error at testerROM.sv(95) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(96) " "Verilog HDL syntax error at testerROM.sv(96) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(97) " "Verilog HDL syntax error at testerROM.sv(97) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(98) " "Verilog HDL syntax error at testerROM.sv(98) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 98 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(99) " "Verilog HDL syntax error at testerROM.sv(99) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(100) " "Verilog HDL syntax error at testerROM.sv(100) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(101) " "Verilog HDL syntax error at testerROM.sv(101) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(102) " "Verilog HDL syntax error at testerROM.sv(102) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(103) " "Verilog HDL syntax error at testerROM.sv(103) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(104) " "Verilog HDL syntax error at testerROM.sv(104) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"rom\";  expecting \";\" testerROM.sv(105) " "Verilog HDL syntax error at testerROM.sv(105) near text \"rom\";  expecting \";\"" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/testerROM.sv" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1424448500467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 0 0 " "Found 0 design units, including 0 entities, in source file testerrom.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "datamem.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project3/single_port_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424448500482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424448500482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424448500597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 20 08:08:20 2015 " "Processing ended: Fri Feb 20 08:08:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424448500597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424448500597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424448500597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424448500597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424448501200 ""}
