$date
	Thu Nov  3 10:57:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q5_tb $end
$var wire 6 ! Q [5:0] $end
$var reg 1 " clk $end
$var reg 6 # w [5:0] $end
$scope module q5 $end
$var wire 1 " clk $end
$var wire 6 $ w [5:0] $end
$var wire 6 % f1 [5:0] $end
$var wire 6 & Q [5:0] $end
$scope module stage0 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module stage1 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module stage2 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module stage3 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$scope module stage4 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var reg 1 0 q $end
$upscope $end
$scope module stage5 $end
$var wire 1 " clk $end
$var wire 1 1 d $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
1'
bxzzzzz &
bzxxxxx %
b100011 $
b100011 #
0"
bxzzzzz !
$end
#20
1)
bzxxxx1 %
1(
1"
#40
0"
#60
1+
bzxxx11 %
1*
1"
#80
