WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************
WARNING:EDK -  *************************************************************
WARNING:EDK -  ** To get full timing path analysis when using asynchronous *
WARNING:EDK -  ** LUTRAM FSL FIFO (C_ASYNC_CLKS = 1, C_IMP_STYLE = 0)      *
WARNING:EDK -  ** include "ENABLE=sr_reg_o;" in the top level UCF file.    *
WARNING:EDK -  *************************************************************

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: readbgcop_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readbgcop_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: readfgcop_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_readfgcop_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_writecopimage_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   readbgcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_readbgcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   readfgcop_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_readfgcop_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR:
   microblaze_0_to_writecopimage_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 720 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
