# Fri Mar  8 10:34:03 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_deemph_fifo_inst.wr_addr[4:0] 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Found counter in view:work.fir_cmplx_20s_Z1(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_cmplx_20s_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.qarctan(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":58:0:58:8|There are no possible illegal states for state machine state[3:0] (in view: work.qarctan(verilog)); safe FSM implementation is not required.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[30] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":104:8:104:11|Removing sequential instance quotient[31] (in view: work.div_32s_32s(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
Encoding state machine state[5:0] (in view: work.div_32s_32s(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z2(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_1s_Z3(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_1s_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_1s_Z4(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_1s_Z4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Found counter in view:work.demod_fir_32s_8s_Z5(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.demod_fir_32s_8s_Z5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Found counter in view:work.fir_32s_8s_Z6(verilog) instance taps_counter[4:0] 
Encoding state machine state[2:0] (in view: work.fir_32s_8s_Z6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|There are no possible illegal states for state machine state[3:0] (in view: work.iir_2s_Z7_0(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[0] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[1] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[2] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[3] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[4] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[5] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[6] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[7] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[8] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[9] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[10] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[11] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[12] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[13] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[14] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[15] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[16] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[17] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[18] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[19] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[20] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[21] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[22] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[23] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[24] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[25] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[26] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[27] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[28] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[29] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[30] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Removing sequential instance right_deemph_fifo_inst.dout[31] (in view: work.fm_radio(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synlog/proj_1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_8s_Z6(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_8s_Z5(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM shift_reg_CR31[31:0] (in view: work.fir_32s_1s_Z4(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z3(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM shift_reg_CR31[31:0] (in view: work.demod_fir_32s_1s_Z2(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM realshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM imagshift_reg_CR31[31:0] (in view: work.fir_cmplx_20s_Z1(verilog)) is 32 words by 32 bits.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM i_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM q_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM demod_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM square_bp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM lpr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM mult_demod_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_deemph_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_gain_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM right_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM left_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register left_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":50:4:50:12|Boundary register right_gain_fifo_inst.dout[31:0] (in view: work.fm_radio(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 148MB)

Auto Dissolve of right_gain_inst (inst of view:work.gain_32s_10s_0(verilog))
Auto Dissolve of left_gain_inst (inst of view:work.gain_32s_10s_1(verilog))

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 149MB)

@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[3] because it is equivalent to instance q_fifo_inst.wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[2] because it is equivalent to instance q_fifo_inst.wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[1] because it is equivalent to instance q_fifo_inst.wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Removing sequential instance demodulate_inst.qarctan_inst.divider_inst.a_ret_11[0] because it is equivalent to instance demodulate_inst.qarctan_inst.divider_inst.a_ret_122. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[0] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[0] because it is equivalent to instance q_fifo_inst.wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Removing sequential instance i_fifo_inst.wr_addr[4] because it is equivalent to instance q_fifo_inst.wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[3] because it is equivalent to instance right_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[2] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[3] because it is equivalent to instance left_gain_inst.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[2] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[31] because it is equivalent to instance right_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[30] because it is equivalent to instance right_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[29] because it is equivalent to instance right_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[28] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[31] because it is equivalent to instance left_gain_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[30] because it is equivalent to instance left_gain_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[29] because it is equivalent to instance left_gain_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[28] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[31] because it is equivalent to instance mult_demod_lmr_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[30] because it is equivalent to instance mult_demod_lmr_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[29] because it is equivalent to instance mult_demod_lmr_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[28] because it is equivalent to instance mult_demod_lmr_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[27] because it is equivalent to instance mult_demod_lmr_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[26] because it is equivalent to instance mult_demod_lmr_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[25] because it is equivalent to instance mult_demod_lmr_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[24] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Removing sequential instance demodulate_inst.qarctan_inst.divider_inst.a_ret_0[21] because it is equivalent to instance demodulate_inst.qarctan_inst.divider_inst.a_ret_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[1] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[31] because it is equivalent to instance read_iq_inst.i_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[30] because it is equivalent to instance read_iq_inst.i_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[29] because it is equivalent to instance read_iq_inst.i_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[28] because it is equivalent to instance read_iq_inst.i_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[27] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[31] because it is equivalent to instance read_iq_inst.q_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[30] because it is equivalent to instance read_iq_inst.q_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[29] because it is equivalent to instance read_iq_inst.q_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[28] because it is equivalent to instance read_iq_inst.q_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[27] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[9] because it is equivalent to instance read_iq_inst.i_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[8] because it is equivalent to instance read_iq_inst.i_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[7] because it is equivalent to instance read_iq_inst.i_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[6] because it is equivalent to instance read_iq_inst.i_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[5] because it is equivalent to instance read_iq_inst.i_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[4] because it is equivalent to instance read_iq_inst.i_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[3] because it is equivalent to instance read_iq_inst.i_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[2] because it is equivalent to instance read_iq_inst.i_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[1] because it is equivalent to instance read_iq_inst.q_out[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[0] because it is equivalent to instance read_iq_inst.q_out[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[9] because it is equivalent to instance read_iq_inst.q_out[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[8] because it is equivalent to instance read_iq_inst.q_out[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[7] because it is equivalent to instance read_iq_inst.q_out[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[6] because it is equivalent to instance read_iq_inst.q_out[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[5] because it is equivalent to instance read_iq_inst.q_out[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[4] because it is equivalent to instance read_iq_inst.q_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[3] because it is equivalent to instance read_iq_inst.q_out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[2] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[31] because it is equivalent to instance square_bp_pilot_inst.dout[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[30] because it is equivalent to instance square_bp_pilot_inst.dout[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[29] because it is equivalent to instance square_bp_pilot_inst.dout[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[28] because it is equivalent to instance square_bp_pilot_inst.dout[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[27] because it is equivalent to instance square_bp_pilot_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[26] because it is equivalent to instance square_bp_pilot_inst.dout[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[25] because it is equivalent to instance square_bp_pilot_inst.dout[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[24] because it is equivalent to instance square_bp_pilot_inst.dout[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/square.sv":35:4:35:7|Removing sequential instance square_bp_pilot_inst.dout[23] because it is equivalent to instance square_bp_pilot_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[2] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[3] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance fir_cmplx_inst.realshift_reg_CF4[4] because it is equivalent to instance fir_cmplx_inst.imagshift_reg_CF4[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Removing sequential instance mult_demod_lmr_inst.dout[23] because it is equivalent to instance mult_demod_lmr_inst.dout[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[1] because it is equivalent to instance right_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance right_gain_inst.dout[27] because it is equivalent to instance right_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[1] because it is equivalent to instance left_gain_inst.dout[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[1] because it is equivalent to instance read_iq_inst.q_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":40:4:40:7|Removing sequential instance left_gain_inst.dout[27] because it is equivalent to instance left_gain_inst.dout[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.i_out[26] because it is equivalent to instance read_iq_inst.i_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":50:4:50:7|Removing sequential instance read_iq_inst.q_out[26] because it is equivalent to instance read_iq_inst.q_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance q_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance demod_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance square_bp_pilot_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lpr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance mult_demod_lmr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance lmr_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_deemph_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance left_gain_fifo_inst.wr_addr[4:0] 
@N: MO231 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":42:4:42:12|Found counter in view:work.fm_radio(verilog) instance right_gain_fifo_inst.wr_addr[4:0] 
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[9] because it is equivalent to instance reg_12[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[7] because it is equivalent to instance reg_12[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[4] because it is equivalent to instance reg_12[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[3] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[9] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[7] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[4] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[3] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[0] because it is equivalent to instance reg_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[8] because it is equivalent to instance reg_12[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[6] because it is equivalent to instance reg_12[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[5] because it is equivalent to instance reg_12[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[2] because it is equivalent to instance reg_12[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_12[1] because it is equivalent to instance reg_12[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[8] because it is equivalent to instance reg_0_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[6] because it is equivalent to instance reg_0_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[5] because it is equivalent to instance reg_0_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[2] because it is equivalent to instance reg_0_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Removing sequential instance reg_0_1[1] because it is equivalent to instance reg_0_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.ytap_value_0[18] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":44:0:44:8|Sequential instance reg_12[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[1] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit demodulate_inst.qarctan_inst.quad_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit right_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit left_deemph_inst.y1_product[0] (in view view:work.fm_radio(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.realshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|RAM fir_cmplx_inst.imagshift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM lmr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM bp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|RAM hp_pilot_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|RAM lpr_fir_inst.shift_reg_CR31[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM imag_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM real_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_lmr_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM hp_pilot_fifo_inst.fifo_buf[31:0] (in view: work.fm_radio(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM bp_pilot_fifo_inst.fifo_buf[30:0] (in view: work.fm_radio(verilog)) is 16 words by 31 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram bp_pilot_fifo_inst.fifo_buf[30:0] will be mapped into logic and will consume around 496 register resources.
@N: MF135 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|RAM read_iq_fifo_in_inst.fifo_buf[7:0] (in view: work.fm_radio(verilog)) is 16 words by 8 bits.
@W: FA365 :"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":35:4:35:12|Ram read_iq_fifo_in_inst.fifo_buf[7:0] will be mapped into logic and will consume around 128 register resources.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1696 because it is equivalent to instance G_1658. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1658 because it is equivalent to instance G_1620. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1620 because it is equivalent to instance G_1582. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Removing sequential instance G_1582 because it is equivalent to instance G_1544. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 195MB peak: 202MB)

@N: MF578 :"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":38:4:38:7|Incompatible asynchronous control logic preventing generated clock conversion of mult_demod_lmr_inst.dout[22] (in view: work.fm_radio(verilog)). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable. This should only be set if asynchronous control logic cannot cause a clock edge.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 195MB peak: 202MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 227MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 213MB peak: 227MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 213MB peak: 227MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 210MB peak: 227MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 212MB peak: 227MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 212MB peak: 227MB)

@N: MF794 |RAM fifo_buf[7:0] required 624 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 212MB peak: 227MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 245MB peak: 296MB)

@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Instance "lmr_fir_inst.shift_reg_CR31rx_0[0]" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":39:0:39:8|Instance "hp_pilot_fir_inst.shift_reg_CR31rx_0[0]" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/demod_fir.sv":43:0:43:8|Instance "bp_pilot_fir_inst.shift_reg_CR31rx_0[0]" with "31" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Instance "fir_cmplx_inst.imagshift_reg_CR31rx_0[0]" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":49:0:49:8|Instance "fir_cmplx_inst.realshift_reg_CR31rx_0[0]" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":55:34:55:47|Instance "G_1544" with "341" loads has been replicated "11" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Instance "demodulate_inst.qarctan_inst.divider_inst.a_ret_100" with "32" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":189:2:189:15|Instance "fir_cmplx_inst.realtap_value_ret_1" with "184" loads has been replicated "6" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":189:2:189:15|Instance "fir_cmplx_inst.imagtap_value_ret_63" with "360" loads has been replicated "11" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":46:2:46:13|Instance "demodulate_inst.qarctan_inst.divider_inst.a_ret_118" with "37" loads has been replicated "1" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":58:0:58:8|Instance "demodulate_inst.qarctan_inst.state[1]" with "90" loads has been replicated "2" time(s) due to hard fanout limit of "30" 
@N: FA100 :"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":58:0:58:8|Instance "demodulate_inst.qarctan_inst.state[0]" with "90" loads has been replicated "2" time(s) due to hard fanout limit of "30" 
@N: MF321 |690 registers to be packed into RAMs/DSPs blocks 
		bp_lmr_fifo_inst.empty
		bp_lmr_fifo_inst.rd_addr[0]
		bp_lmr_fifo_inst.rd_addr[1]
		bp_lmr_fifo_inst.rd_addr[2]
		bp_lmr_fifo_inst.rd_addr[3]
		bp_lmr_fifo_inst.rd_addr[4]
		bp_lmr_fifo_inst.wr_addr[0]
		bp_lmr_fifo_inst.wr_addr[1]
		bp_lmr_fifo_inst.wr_addr[2]
		bp_lmr_fifo_inst.wr_addr[3]
		bp_lmr_fifo_inst.wr_addr[4]
		bp_lmr_fir_inst.product[0]
		bp_lmr_fir_inst.product[1]
		bp_lmr_fir_inst.product[2]
		bp_lmr_fir_inst.product[3]
		bp_lmr_fir_inst.product[4]
		bp_lmr_fir_inst.product[5]
		bp_lmr_fir_inst.product[6]
		bp_lmr_fir_inst.product[7]
		bp_lmr_fir_inst.product[8]
		bp_lmr_fir_inst.product[9]
		bp_lmr_fir_inst.product[10]
		bp_lmr_fir_inst.product[11]
		bp_lmr_fir_inst.product[12]
		bp_lmr_fir_inst.product[13]
		bp_lmr_fir_inst.product[14]
		bp_lmr_fir_inst.product[15]
		bp_lmr_fir_inst.product[16]
		bp_lmr_fir_inst.product[17]
		bp_lmr_fir_inst.product[18]
		bp_lmr_fir_inst.product[19]
		bp_lmr_fir_inst.product[20]
		bp_lmr_fir_inst.product[21]
		bp_lmr_fir_inst.product[22]
		bp_lmr_fir_inst.product[23]
		bp_lmr_fir_inst.product[24]
		bp_lmr_fir_inst.product[25]
		bp_lmr_fir_inst.product[26]
		bp_lmr_fir_inst.product[27]
		bp_lmr_fir_inst.product[28]
		bp_lmr_fir_inst.product[29]
		bp_lmr_fir_inst.product[30]
		bp_lmr_fir_inst.product[31]
		bp_lmr_fir_inst.tap_value[0]
		bp_lmr_fir_inst.tap_value[1]
		bp_lmr_fir_inst.tap_value[2]
		bp_lmr_fir_inst.tap_value[3]
		bp_lmr_fir_inst.tap_value[4]
		bp_lmr_fir_inst.tap_value[5]
		bp_lmr_fir_inst.tap_value[6]
		bp_lmr_fir_inst.tap_value[7]
		bp_lmr_fir_inst.tap_value[8]
		bp_lmr_fir_inst.tap_value[9]
		bp_lmr_fir_inst.tap_value[10]
		bp_lmr_fir_inst.tap_value[11]
		bp_lmr_fir_inst.tap_value[12]
		bp_lmr_fir_inst.tap_value[13]
		bp_lmr_fir_inst.tap_value[14]
		bp_lmr_fir_inst.tap_value[15]
		bp_lmr_fir_inst.tap_value[16]
		bp_lmr_fir_inst.tap_value[17]
		bp_lmr_fir_inst.tap_value[18]
		bp_lmr_fir_inst.tap_value[19]
		bp_lmr_fir_inst.tap_value[20]
		bp_lmr_fir_inst.tap_value[21]
		bp_lmr_fir_inst.tap_value[22]
		bp_lmr_fir_inst.tap_value[23]
		bp_lmr_fir_inst.tap_value[24]
		bp_lmr_fir_inst.tap_value[25]
		bp_lmr_fir_inst.tap_value[26]
		bp_lmr_fir_inst.tap_value[27]
		bp_lmr_fir_inst.tap_value[28]
		bp_lmr_fir_inst.tap_value[29]
		bp_lmr_fir_inst.tap_value[30]
		bp_lmr_fir_inst.tap_value[31]
		bp_pilot_fir_inst.product[0]
		bp_pilot_fir_inst.product[1]
		bp_pilot_fir_inst.product[2]
		bp_pilot_fir_inst.product[3]
		bp_pilot_fir_inst.product[4]
		bp_pilot_fir_inst.product[5]
		bp_pilot_fir_inst.product[6]
		bp_pilot_fir_inst.product[7]
		bp_pilot_fir_inst.product[8]
		bp_pilot_fir_inst.product[9]
		bp_pilot_fir_inst.product[10]
		bp_pilot_fir_inst.product[11]
		bp_pilot_fir_inst.product[12]
		bp_pilot_fir_inst.product[13]
		bp_pilot_fir_inst.product[14]
		bp_pilot_fir_inst.product[15]
		bp_pilot_fir_inst.product[16]
		bp_pilot_fir_inst.product[17]
		bp_pilot_fir_inst.product[18]
		bp_pilot_fir_inst.product[19]
		bp_pilot_fir_inst.product[20]
		bp_pilot_fir_inst.product[21]
		bp_pilot_fir_inst.product[22]
		bp_pilot_fir_inst.product[23]
		bp_pilot_fir_inst.product[24]
		bp_pilot_fir_inst.product[25]
		bp_pilot_fir_inst.product[26]
		bp_pilot_fir_inst.product[27]
		bp_pilot_fir_inst.product[28]
		bp_pilot_fir_inst.product[29]
		bp_pilot_fir_inst.product[30]
		bp_pilot_fir_inst.product[31]
		bp_pilot_fir_inst.tap_value[0]
		bp_pilot_fir_inst.tap_value[1]
		bp_pilot_fir_inst.tap_value[2]
		bp_pilot_fir_inst.tap_value[3]
		bp_pilot_fir_inst.tap_value[4]
		bp_pilot_fir_inst.tap_value[5]
		bp_pilot_fir_inst.tap_value[6]
		bp_pilot_fir_inst.tap_value[7]
		bp_pilot_fir_inst.tap_value[8]
		bp_pilot_fir_inst.tap_value[9]
		bp_pilot_fir_inst.tap_value[10]
		bp_pilot_fir_inst.tap_value[11]
		bp_pilot_fir_inst.tap_value[12]
		bp_pilot_fir_inst.tap_value[13]
		bp_pilot_fir_inst.tap_value[14]
		bp_pilot_fir_inst.tap_value[15]
		bp_pilot_fir_inst.tap_value[16]
		bp_pilot_fir_inst.tap_value[17]
		bp_pilot_fir_inst.tap_value[18]
		bp_pilot_fir_inst.tap_value[19]
		bp_pilot_fir_inst.tap_value[20]
		bp_pilot_fir_inst.tap_value[21]
		bp_pilot_fir_inst.tap_value[22]
		bp_pilot_fir_inst.tap_value[23]
		bp_pilot_fir_inst.tap_value[24]
		bp_pilot_fir_inst.tap_value[25]
		bp_pilot_fir_inst.tap_value[26]
		bp_pilot_fir_inst.tap_value[27]
		bp_pilot_fir_inst.tap_value[28]
		bp_pilot_fir_inst.tap_value[29]
		bp_pilot_fir_inst.tap_value[30]
		bp_pilot_fir_inst.tap_value[31]
		demodulate_inst.imag_curr[14]
		demodulate_inst.imag_curr[15]
		demodulate_inst.imag_curr[16]
		demodulate_inst.imag_curr[17]
		demodulate_inst.imag_prev[0]
		demodulate_inst.imag_prev[1]
		demodulate_inst.imag_prev[2]
		demodulate_inst.imag_prev[3]
		demodulate_inst.imag_prev[4]
		demodulate_inst.imag_prev[5]
		demodulate_inst.imag_prev[6]
		demodulate_inst.imag_prev[7]
		demodulate_inst.imag_prev[8]
		demodulate_inst.imag_prev[9]
		demodulate_inst.imag_prev[10]
		demodulate_inst.imag_prev[11]
		demodulate_inst.imag_prev[12]
		demodulate_inst.imag_prev[13]
		demodulate_inst.imag_prev[14]
		demodulate_inst.imag_prev[15]
		demodulate_inst.imag_prev[16]
		demodulate_inst.imag_prev[17]
		demodulate_inst.imag_prev[18]
		demodulate_inst.imag_prev[19]
		demodulate_inst.imag_prev[20]
		demodulate_inst.imag_prev[21]
		demodulate_inst.imag_prev[22]
		demodulate_inst.imag_prev[23]
		demodulate_inst.imag_prev[24]
		demodulate_inst.imag_prev[25]
		demodulate_inst.imag_prev[26]
		demodulate_inst.imag_prev[27]
		demodulate_inst.imag_prev[28]
		demodulate_inst.imag_prev[29]
		demodulate_inst.imag_prev[30]
		demodulate_inst.imag_prev[31]
		demodulate_inst.qarctan_inst.divider_inst.a[0]
		demodulate_inst.qarctan_inst.divider_inst.a[1]
		demodulate_inst.qarctan_inst.divider_inst.a[2]
		demodulate_inst.qarctan_inst.divider_inst.a[3]
		demodulate_inst.qarctan_inst.divider_inst.a[4]
		demodulate_inst.qarctan_inst.divider_inst.a[5]
		demodulate_inst.qarctan_inst.divider_inst.a[6]
		demodulate_inst.qarctan_inst.divider_inst.a[7]
		demodulate_inst.qarctan_inst.divider_inst.a[8]
		demodulate_inst.qarctan_inst.divider_inst.a[9]
		demodulate_inst.qarctan_inst.divider_inst.a[10]
		demodulate_inst.qarctan_inst.divider_inst.a[11]
		demodulate_inst.qarctan_inst.divider_inst.a[12]
		demodulate_inst.qarctan_inst.divider_inst.a[13]
		demodulate_inst.qarctan_inst.divider_inst.a[14]
		demodulate_inst.qarctan_inst.divider_inst.a[15]
		demodulate_inst.qarctan_inst.divider_inst.a[16]
		demodulate_inst.qarctan_inst.divider_inst.a[17]
		demodulate_inst.qarctan_inst.divider_inst.a[18]
		demodulate_inst.qarctan_inst.divider_inst.a[19]
		demodulate_inst.qarctan_inst.divider_inst.a[20]
		demodulate_inst.qarctan_inst.divider_inst.a[21]
		demodulate_inst.qarctan_inst.divider_inst.a[22]
		demodulate_inst.qarctan_inst.divider_inst.a[23]
		demodulate_inst.qarctan_inst.divider_inst.a[24]
		demodulate_inst.qarctan_inst.divider_inst.a[25]
		demodulate_inst.qarctan_inst.divider_inst.a[26]
		demodulate_inst.qarctan_inst.divider_inst.a[27]
		demodulate_inst.qarctan_inst.divider_inst.a[28]
		demodulate_inst.qarctan_inst.divider_inst.a[29]
		demodulate_inst.qarctan_inst.divider_inst.a[30]
		demodulate_inst.qarctan_inst.divider_inst.a[31]
		demodulate_inst.qarctan_inst.divider_inst.b[1]
		demodulate_inst.qarctan_inst.divider_inst.b[2]
		demodulate_inst.qarctan_inst.divider_inst.b[3]
		demodulate_inst.qarctan_inst.divider_inst.b[4]
		demodulate_inst.qarctan_inst.divider_inst.b[5]
		demodulate_inst.qarctan_inst.divider_inst.b[6]
		demodulate_inst.qarctan_inst.divider_inst.b[7]
		demodulate_inst.qarctan_inst.divider_inst.b[8]
		demodulate_inst.qarctan_inst.divider_inst.b[9]
		demodulate_inst.qarctan_inst.divider_inst.b[10]
		demodulate_inst.qarctan_inst.divider_inst.b[11]
		demodulate_inst.qarctan_inst.divider_inst.b[12]
		demodulate_inst.qarctan_inst.divider_inst.b[13]
		demodulate_inst.qarctan_inst.divider_inst.b[14]
		demodulate_inst.qarctan_inst.divider_inst.b[15]
		demodulate_inst.qarctan_inst.divider_inst.b[16]
		demodulate_inst.qarctan_inst.divider_inst.b[17]
		demodulate_inst.qarctan_inst.divider_inst.b[18]
		demodulate_inst.qarctan_inst.divider_inst.b[19]
		demodulate_inst.qarctan_inst.divider_inst.b[20]
		demodulate_inst.qarctan_inst.divider_inst.b[21]
		demodulate_inst.qarctan_inst.divider_inst.b[22]
		demodulate_inst.qarctan_inst.divider_inst.b[23]
		demodulate_inst.qarctan_inst.divider_inst.b[24]
		demodulate_inst.qarctan_inst.divider_inst.b[25]
		demodulate_inst.qarctan_inst.divider_inst.b[26]
		demodulate_inst.qarctan_inst.divider_inst.b[27]
		demodulate_inst.qarctan_inst.divider_inst.b[28]
		demodulate_inst.qarctan_inst.divider_inst.b[29]
		demodulate_inst.qarctan_inst.divider_inst.b[30]
		demodulate_inst.qarctan_inst.divider_inst.b[31]
		demodulate_inst.qarctan_inst.divider_inst.p[0]
		demodulate_inst.qarctan_inst.divider_inst.p[1]
		demodulate_inst.qarctan_inst.divider_inst.p[2]
		demodulate_inst.qarctan_inst.divider_inst.p[3]
		demodulate_inst.qarctan_inst.divider_inst.p[4]
		demodulate_inst.qarctan_inst.divider_inst.p[5]
		demodulate_inst.qarctan_inst.divider_inst.p[6]
		demodulate_inst.qarctan_inst.divider_inst.q[0]
		demodulate_inst.qarctan_inst.divider_inst.q[1]
		demodulate_inst.qarctan_inst.divider_inst.q[2]
		demodulate_inst.qarctan_inst.divider_inst.q[3]
		demodulate_inst.qarctan_inst.divider_inst.q[4]
		demodulate_inst.qarctan_inst.divider_inst.q[5]
		demodulate_inst.qarctan_inst.divider_inst.q[6]
		demodulate_inst.qarctan_inst.divider_inst.q[7]
		demodulate_inst.qarctan_inst.divider_inst.q[8]
		demodulate_inst.qarctan_inst.divider_inst.q[9]
		demodulate_inst.qarctan_inst.divider_inst.q[10]
		demodulate_inst.qarctan_inst.divider_inst.q[11]
		demodulate_inst.qarctan_inst.divider_inst.q[12]
		demodulate_inst.qarctan_inst.divider_inst.q[13]
		demodulate_inst.qarctan_inst.divider_inst.q[14]
		demodulate_inst.qarctan_inst.divider_inst.q[15]
		demodulate_inst.qarctan_inst.divider_inst.q[16]
		demodulate_inst.qarctan_inst.divider_inst.q[17]
		demodulate_inst.qarctan_inst.divider_inst.q[18]
		demodulate_inst.qarctan_inst.divider_inst.q[19]
		demodulate_inst.qarctan_inst.divider_inst.q[20]
		demodulate_inst.qarctan_inst.divider_inst.q[21]
		demodulate_inst.qarctan_inst.divider_inst.q[22]
		demodulate_inst.qarctan_inst.divider_inst.q[23]
		demodulate_inst.qarctan_inst.divider_inst.q[24]
		demodulate_inst.qarctan_inst.divider_inst.q[25]
		demodulate_inst.qarctan_inst.divider_inst.q[26]
		demodulate_inst.qarctan_inst.divider_inst.q[27]
		demodulate_inst.qarctan_inst.divider_inst.q[28]
		demodulate_inst.qarctan_inst.divider_inst.q[29]
		demodulate_inst.qarctan_inst.divider_inst.q[30]
		demodulate_inst.qarctan_inst.divider_inst.q[31]
		demodulate_inst.real_curr[14]
		demodulate_inst.real_curr[15]
		demodulate_inst.real_curr[16]
		demodulate_inst.real_curr[17]
		demodulate_inst.real_prev[14]
		demodulate_inst.real_prev[15]
		demodulate_inst.real_prev[16]
		demodulate_inst.real_prev[17]
		demodulate_inst.state_0[0]
		demodulate_inst.state_0[1]
		demodulate_inst.state_0[2]
		demodulate_inst.state_1[0]
		demodulate_inst.state_1[1]
		demodulate_inst.state_1[2]
		demodulate_inst.state_2[1]
		demodulate_inst.state_2[2]
		fir_cmplx_inst.imagtap_value[0]
		fir_cmplx_inst.imagtap_value[1]
		fir_cmplx_inst.imagtap_value[2]
		fir_cmplx_inst.imagtap_value[3]
		fir_cmplx_inst.imagtap_value[4]
		fir_cmplx_inst.imagtap_value[5]
		fir_cmplx_inst.imagtap_value[6]
		fir_cmplx_inst.imagtap_value[7]
		fir_cmplx_inst.imagtap_value[8]
		fir_cmplx_inst.imagtap_value[9]
		fir_cmplx_inst.imagtap_value[10]
		fir_cmplx_inst.imagtap_value[11]
		fir_cmplx_inst.imagtap_value[12]
		fir_cmplx_inst.imagtap_value[13]
		fir_cmplx_inst.imagtap_value[14]
		fir_cmplx_inst.imagtap_value[15]
		fir_cmplx_inst.imagtap_value[16]
		fir_cmplx_inst.imagtap_value[17]
		fir_cmplx_inst.imagtap_value[18]
		fir_cmplx_inst.imagtap_value[19]
		fir_cmplx_inst.imagtap_value[20]
		fir_cmplx_inst.imagtap_value[21]
		fir_cmplx_inst.imagtap_value[22]
		fir_cmplx_inst.imagtap_value[23]
		fir_cmplx_inst.imagtap_value[24]
		fir_cmplx_inst.imagtap_value[25]
		fir_cmplx_inst.imagtap_value[26]
		fir_cmplx_inst.imagtap_value[27]
		fir_cmplx_inst.imagtap_value[28]
		fir_cmplx_inst.imagtap_value[29]
		fir_cmplx_inst.imagtap_value[30]
		fir_cmplx_inst.imagtap_value[31]
		fir_cmplx_inst.real_product[0]
		fir_cmplx_inst.real_product[1]
		fir_cmplx_inst.real_product[2]
		fir_cmplx_inst.real_product[3]
		fir_cmplx_inst.real_product[4]
		fir_cmplx_inst.real_product[5]
		fir_cmplx_inst.real_product[6]
		fir_cmplx_inst.real_product[7]
		fir_cmplx_inst.real_product[8]
		fir_cmplx_inst.real_product[9]
		fir_cmplx_inst.real_product[10]
		fir_cmplx_inst.real_product[11]
		fir_cmplx_inst.real_product[12]
		fir_cmplx_inst.real_product[13]
		fir_cmplx_inst.real_product[14]
		fir_cmplx_inst.real_product[15]
		fir_cmplx_inst.real_product[16]
		fir_cmplx_inst.real_product[17]
		fir_cmplx_inst.real_product[18]
		fir_cmplx_inst.real_product[19]
		fir_cmplx_inst.real_product[20]
		fir_cmplx_inst.real_product[21]
		fir_cmplx_inst.real_product[22]
		fir_cmplx_inst.real_product[23]
		fir_cmplx_inst.real_product[24]
		fir_cmplx_inst.real_product[25]
		fir_cmplx_inst.real_product[26]
		fir_cmplx_inst.real_product[27]
		fir_cmplx_inst.real_product[28]
		fir_cmplx_inst.real_product[29]
		fir_cmplx_inst.real_product[30]
		fir_cmplx_inst.real_product[31]
		fir_cmplx_inst.realimag_product[0]
		fir_cmplx_inst.realimag_product[1]
		fir_cmplx_inst.realimag_product[2]
		fir_cmplx_inst.realimag_product[3]
		fir_cmplx_inst.realimag_product[4]
		fir_cmplx_inst.realimag_product[5]
		fir_cmplx_inst.realimag_product[6]
		fir_cmplx_inst.realimag_product[7]
		fir_cmplx_inst.realimag_product[8]
		fir_cmplx_inst.realimag_product[9]
		fir_cmplx_inst.realimag_product[10]
		fir_cmplx_inst.realimag_product[11]
		fir_cmplx_inst.realimag_product[12]
		fir_cmplx_inst.realimag_product[13]
		fir_cmplx_inst.realimag_product[14]
		fir_cmplx_inst.realimag_product[15]
		fir_cmplx_inst.realimag_product[16]
		fir_cmplx_inst.realimag_product[17]
		fir_cmplx_inst.realimag_product[18]
		fir_cmplx_inst.realimag_product[19]
		fir_cmplx_inst.realimag_product[20]
		fir_cmplx_inst.realimag_product[21]
		fir_cmplx_inst.realimag_product[22]
		fir_cmplx_inst.realimag_product[23]
		fir_cmplx_inst.realimag_product[24]
		fir_cmplx_inst.realimag_product[25]
		fir_cmplx_inst.realimag_product[26]
		fir_cmplx_inst.realimag_product[27]
		fir_cmplx_inst.realimag_product[28]
		fir_cmplx_inst.realimag_product[29]
		fir_cmplx_inst.realimag_product[30]
		fir_cmplx_inst.realimag_product[31]
		fir_cmplx_inst.realtap_value[0]
		fir_cmplx_inst.realtap_value[1]
		fir_cmplx_inst.realtap_value[2]
		fir_cmplx_inst.realtap_value[3]
		fir_cmplx_inst.realtap_value[4]
		fir_cmplx_inst.realtap_value[5]
		fir_cmplx_inst.realtap_value[6]
		fir_cmplx_inst.realtap_value[7]
		fir_cmplx_inst.realtap_value[8]
		fir_cmplx_inst.realtap_value[9]
		fir_cmplx_inst.realtap_value[10]
		fir_cmplx_inst.realtap_value[11]
		fir_cmplx_inst.realtap_value[12]
		fir_cmplx_inst.realtap_value[13]
		fir_cmplx_inst.realtap_value[14]
		fir_cmplx_inst.realtap_value[15]
		fir_cmplx_inst.realtap_value[16]
		fir_cmplx_inst.realtap_value[17]
		fir_cmplx_inst.realtap_value[18]
		fir_cmplx_inst.realtap_value[19]
		fir_cmplx_inst.realtap_value[20]
		fir_cmplx_inst.realtap_value[21]
		fir_cmplx_inst.realtap_value[22]
		fir_cmplx_inst.realtap_value[23]
		fir_cmplx_inst.realtap_value[24]
		fir_cmplx_inst.realtap_value[25]
		fir_cmplx_inst.realtap_value[26]
		fir_cmplx_inst.realtap_value[27]
		fir_cmplx_inst.realtap_value[28]
		fir_cmplx_inst.realtap_value[29]
		fir_cmplx_inst.realtap_value[30]
		fir_cmplx_inst.realtap_value[31]
		hp_pilot_fifo_inst.empty
		hp_pilot_fifo_inst.rd_addr[0]
		hp_pilot_fifo_inst.rd_addr[1]
		hp_pilot_fifo_inst.rd_addr[2]
		hp_pilot_fifo_inst.rd_addr[3]
		hp_pilot_fifo_inst.rd_addr[4]
		hp_pilot_fifo_inst.wr_addr[0]
		hp_pilot_fifo_inst.wr_addr[1]
		hp_pilot_fifo_inst.wr_addr[2]
		hp_pilot_fifo_inst.wr_addr[3]
		hp_pilot_fifo_inst.wr_addr[4]
		hp_pilot_fir_inst.product[0]
		hp_pilot_fir_inst.product[1]
		hp_pilot_fir_inst.product[2]
		hp_pilot_fir_inst.product[3]
		hp_pilot_fir_inst.product[4]
		hp_pilot_fir_inst.product[5]
		hp_pilot_fir_inst.product[6]
		hp_pilot_fir_inst.product[7]
		hp_pilot_fir_inst.product[8]
		hp_pilot_fir_inst.product[9]
		hp_pilot_fir_inst.product[10]
		hp_pilot_fir_inst.product[11]
		hp_pilot_fir_inst.product[12]
		hp_pilot_fir_inst.product[13]
		hp_pilot_fir_inst.product[14]
		hp_pilot_fir_inst.product[15]
		hp_pilot_fir_inst.product[16]
		hp_pilot_fir_inst.product[17]
		hp_pilot_fir_inst.product[18]
		hp_pilot_fir_inst.product[19]
		hp_pilot_fir_inst.product[20]
		hp_pilot_fir_inst.product[21]
		hp_pilot_fir_inst.product[22]
		hp_pilot_fir_inst.product[23]
		hp_pilot_fir_inst.product[24]
		hp_pilot_fir_inst.product[25]
		hp_pilot_fir_inst.product[26]
		hp_pilot_fir_inst.product[27]
		hp_pilot_fir_inst.product[28]
		hp_pilot_fir_inst.product[29]
		hp_pilot_fir_inst.product[30]
		hp_pilot_fir_inst.product[31]
		hp_pilot_fir_inst.tap_value[0]
		hp_pilot_fir_inst.tap_value[1]
		hp_pilot_fir_inst.tap_value[2]
		hp_pilot_fir_inst.tap_value[3]
		hp_pilot_fir_inst.tap_value[4]
		hp_pilot_fir_inst.tap_value[5]
		hp_pilot_fir_inst.tap_value[6]
		hp_pilot_fir_inst.tap_value[7]
		hp_pilot_fir_inst.tap_value[8]
		hp_pilot_fir_inst.tap_value[9]
		hp_pilot_fir_inst.tap_value[10]
		hp_pilot_fir_inst.tap_value[11]
		hp_pilot_fir_inst.tap_value[12]
		hp_pilot_fir_inst.tap_value[13]
		hp_pilot_fir_inst.tap_value[14]
		hp_pilot_fir_inst.tap_value[15]
		hp_pilot_fir_inst.tap_value[16]
		hp_pilot_fir_inst.tap_value[17]
		hp_pilot_fir_inst.tap_value[18]
		hp_pilot_fir_inst.tap_value[19]
		hp_pilot_fir_inst.tap_value[20]
		hp_pilot_fir_inst.tap_value[21]
		hp_pilot_fir_inst.tap_value[22]
		hp_pilot_fir_inst.tap_value[23]
		hp_pilot_fir_inst.tap_value[24]
		hp_pilot_fir_inst.tap_value[25]
		hp_pilot_fir_inst.tap_value[26]
		hp_pilot_fir_inst.tap_value[27]
		hp_pilot_fir_inst.tap_value[28]
		hp_pilot_fir_inst.tap_value[29]
		hp_pilot_fir_inst.tap_value[30]
		hp_pilot_fir_inst.tap_value[31]
		lmr_fir_inst.product[0]
		lmr_fir_inst.product[1]
		lmr_fir_inst.product[2]
		lmr_fir_inst.product[3]
		lmr_fir_inst.product[4]
		lmr_fir_inst.product[5]
		lmr_fir_inst.product[6]
		lmr_fir_inst.product[7]
		lmr_fir_inst.product[8]
		lmr_fir_inst.product[9]
		lmr_fir_inst.product[10]
		lmr_fir_inst.product[11]
		lmr_fir_inst.product[12]
		lmr_fir_inst.product[13]
		lmr_fir_inst.product[14]
		lmr_fir_inst.product[15]
		lmr_fir_inst.product[16]
		lmr_fir_inst.product[17]
		lmr_fir_inst.product[18]
		lmr_fir_inst.product[19]
		lmr_fir_inst.product[20]
		lmr_fir_inst.product[21]
		lmr_fir_inst.product[22]
		lmr_fir_inst.product[23]
		lmr_fir_inst.product[24]
		lmr_fir_inst.product[25]
		lmr_fir_inst.product[26]
		lmr_fir_inst.product[27]
		lmr_fir_inst.product[28]
		lmr_fir_inst.product[29]
		lmr_fir_inst.product[30]
		lmr_fir_inst.product[31]
		lmr_fir_inst.tap_value[0]
		lmr_fir_inst.tap_value[1]
		lmr_fir_inst.tap_value[2]
		lmr_fir_inst.tap_value[3]
		lmr_fir_inst.tap_value[4]
		lmr_fir_inst.tap_value[5]
		lmr_fir_inst.tap_value[6]
		lmr_fir_inst.tap_value[7]
		lmr_fir_inst.tap_value[8]
		lmr_fir_inst.tap_value[9]
		lmr_fir_inst.tap_value[10]
		lmr_fir_inst.tap_value[11]
		lmr_fir_inst.tap_value[12]
		lmr_fir_inst.tap_value[13]
		lmr_fir_inst.tap_value[14]
		lmr_fir_inst.tap_value[15]
		lmr_fir_inst.tap_value[16]
		lmr_fir_inst.tap_value[17]
		lmr_fir_inst.tap_value[18]
		lmr_fir_inst.tap_value[19]
		lmr_fir_inst.tap_value[20]
		lmr_fir_inst.tap_value[21]
		lmr_fir_inst.tap_value[22]
		lmr_fir_inst.tap_value[23]
		lmr_fir_inst.tap_value[24]
		lmr_fir_inst.tap_value[25]
		lmr_fir_inst.tap_value[26]
		lmr_fir_inst.tap_value[27]
		lmr_fir_inst.tap_value[28]
		lmr_fir_inst.tap_value[29]
		lmr_fir_inst.tap_value[30]
		lmr_fir_inst.tap_value[31]
		lpr_fir_inst.product[0]
		lpr_fir_inst.product[1]
		lpr_fir_inst.product[2]
		lpr_fir_inst.product[3]
		lpr_fir_inst.product[4]
		lpr_fir_inst.product[5]
		lpr_fir_inst.product[6]
		lpr_fir_inst.product[7]
		lpr_fir_inst.product[8]
		lpr_fir_inst.product[9]
		lpr_fir_inst.product[10]
		lpr_fir_inst.product[11]
		lpr_fir_inst.product[12]
		lpr_fir_inst.product[13]
		lpr_fir_inst.product[14]
		lpr_fir_inst.product[15]
		lpr_fir_inst.product[16]
		lpr_fir_inst.product[17]
		lpr_fir_inst.product[18]
		lpr_fir_inst.product[19]
		lpr_fir_inst.product[20]
		lpr_fir_inst.product[21]
		lpr_fir_inst.product[22]
		lpr_fir_inst.product[23]
		lpr_fir_inst.product[24]
		lpr_fir_inst.product[25]
		lpr_fir_inst.product[26]
		lpr_fir_inst.product[27]
		lpr_fir_inst.product[28]
		lpr_fir_inst.product[29]
		lpr_fir_inst.product[30]
		lpr_fir_inst.product[31]
		lpr_fir_inst.tap_value[0]
		lpr_fir_inst.tap_value[1]
		lpr_fir_inst.tap_value[2]
		lpr_fir_inst.tap_value[3]
		lpr_fir_inst.tap_value[4]
		lpr_fir_inst.tap_value[5]
		lpr_fir_inst.tap_value[6]
		lpr_fir_inst.tap_value[7]
		lpr_fir_inst.tap_value[8]
		lpr_fir_inst.tap_value[9]
		lpr_fir_inst.tap_value[10]
		lpr_fir_inst.tap_value[11]
		lpr_fir_inst.tap_value[12]
		lpr_fir_inst.tap_value[13]
		lpr_fir_inst.tap_value[14]
		lpr_fir_inst.tap_value[15]
		lpr_fir_inst.tap_value[16]
		lpr_fir_inst.tap_value[17]
		lpr_fir_inst.tap_value[18]
		lpr_fir_inst.tap_value[19]
		lpr_fir_inst.tap_value[20]
		lpr_fir_inst.tap_value[21]
		lpr_fir_inst.tap_value[22]
		lpr_fir_inst.tap_value[23]
		lpr_fir_inst.tap_value[24]
		lpr_fir_inst.tap_value[25]
		lpr_fir_inst.tap_value[26]
		lpr_fir_inst.tap_value[27]
		lpr_fir_inst.tap_value[28]
		lpr_fir_inst.tap_value[29]
		lpr_fir_inst.tap_value[30]
		lpr_fir_inst.tap_value[31]
		mult_demod_lmr_fifo_inst.empty
		mult_demod_lmr_inst.calc[0]
		mult_demod_lmr_inst.calc[1]
		mult_demod_lmr_inst.calc[2]
		mult_demod_lmr_inst.calc[3]
		mult_demod_lmr_inst.calc[4]
		mult_demod_lmr_inst.calc[5]
		mult_demod_lmr_inst.calc[6]
		mult_demod_lmr_inst.calc[7]
		mult_demod_lmr_inst.calc[8]
		mult_demod_lmr_inst.calc[9]
		mult_demod_lmr_inst.calc[10]
		mult_demod_lmr_inst.calc[11]
		mult_demod_lmr_inst.calc[12]
		mult_demod_lmr_inst.calc[13]
		mult_demod_lmr_inst.calc[14]
		mult_demod_lmr_inst.calc[15]
		mult_demod_lmr_inst.calc[16]
		mult_demod_lmr_inst.calc[17]
		mult_demod_lmr_inst.calc[18]
		mult_demod_lmr_inst.calc[19]
		mult_demod_lmr_inst.calc[20]
		mult_demod_lmr_inst.calc[21]
		mult_demod_lmr_inst.calc[22]
		mult_demod_lmr_inst.calc[23]
		mult_demod_lmr_inst.calc[24]
		mult_demod_lmr_inst.calc[25]
		mult_demod_lmr_inst.calc[26]
		mult_demod_lmr_inst.calc[27]
		mult_demod_lmr_inst.calc[28]
		mult_demod_lmr_inst.calc[29]
		mult_demod_lmr_inst.calc[30]
		mult_demod_lmr_inst.calc[31]
		mult_demod_lmr_inst.state[0]
		square_bp_pilot_inst.calc[0]
		square_bp_pilot_inst.calc[1]
		square_bp_pilot_inst.calc[2]
		square_bp_pilot_inst.calc[3]
		square_bp_pilot_inst.calc[4]
		square_bp_pilot_inst.calc[5]
		square_bp_pilot_inst.calc[6]
		square_bp_pilot_inst.calc[7]
		square_bp_pilot_inst.calc[8]
		square_bp_pilot_inst.calc[9]
		square_bp_pilot_inst.calc[10]
		square_bp_pilot_inst.calc[11]
		square_bp_pilot_inst.calc[12]
		square_bp_pilot_inst.calc[13]
		square_bp_pilot_inst.calc[14]
		square_bp_pilot_inst.calc[15]
		square_bp_pilot_inst.calc[16]
		square_bp_pilot_inst.calc[17]
		square_bp_pilot_inst.calc[18]
		square_bp_pilot_inst.calc[19]
		square_bp_pilot_inst.calc[20]
		square_bp_pilot_inst.calc[21]
		square_bp_pilot_inst.calc[22]
		square_bp_pilot_inst.calc[23]
		square_bp_pilot_inst.calc[24]
		square_bp_pilot_inst.calc[25]
		square_bp_pilot_inst.calc[26]
		square_bp_pilot_inst.calc[27]
		square_bp_pilot_inst.calc[28]
		square_bp_pilot_inst.calc[29]
		square_bp_pilot_inst.calc[30]
		square_bp_pilot_inst.calc[31]

New registers created by packing :
		bp_lmr_fifo_inst.empty_ret
		bp_lmr_fifo_inst.state_ret
		bp_lmr_fifo_inst.state_ret_1
		bp_lmr_fifo_inst.state_ret_2
		bp_lmr_fifo_inst.state_ret_3
		bp_lmr_fifo_inst.state_ret_4
		bp_lmr_fifo_inst.state_ret_5
		bp_lmr_fir_inst.product_ret
		bp_lmr_fir_inst.product_ret_0
		bp_lmr_fir_inst.state_ret
		bp_lmr_fir_inst.tap_value_ret_1
		bp_lmr_fir_inst.tap_value_ret_2
		bp_lmr_fir_inst.tap_value_ret_16
		bp_lmr_fir_inst.tap_value_ret_17
		bp_lmr_fir_inst.tap_value_ret_18
		bp_lmr_fir_inst.tap_value_ret_19
		bp_lmr_fir_inst.tap_value_ret_31
		bp_lmr_fir_inst.tap_value_ret_63
		bp_pilot_fifo_inst.state_ret
		bp_pilot_fifo_inst.state_ret_1
		bp_pilot_fifo_inst.state_ret_2
		bp_pilot_fifo_inst.state_ret_3
		bp_pilot_fifo_inst.state_ret_4
		bp_pilot_fifo_inst.state_ret_5
		bp_pilot_fir_inst.product_ret
		bp_pilot_fir_inst.product_ret_0
		bp_pilot_fir_inst.state_ret
		bp_pilot_fir_inst.tap_value_ret_1
		bp_pilot_fir_inst.tap_value_ret_2
		bp_pilot_fir_inst.tap_value_ret_16
		bp_pilot_fir_inst.tap_value_ret_17
		bp_pilot_fir_inst.tap_value_ret_18
		bp_pilot_fir_inst.tap_value_ret_19
		bp_pilot_fir_inst.tap_value_ret_31
		bp_pilot_fir_inst.tap_value_ret_63
		demod_fifo_inst.state_ret_5
		demod_fifo_inst.wr_addr_ret
		demod_fifo_inst.wr_addr_ret_1
		demod_fifo_inst.wr_addr_ret_3
		demod_fifo_inst.wr_addr_ret_4
		demod_fifo_inst.wr_addr_ret_6
		demodulate_inst.imag_curr_ret_0
		demodulate_inst.imag_prev_ret
		demodulate_inst.qarctan_inst.divider_inst.a_ret
		demodulate_inst.qarctan_inst.divider_inst.a_ret_0
		demodulate_inst.qarctan_inst.divider_inst.a_ret_10
		demodulate_inst.qarctan_inst.divider_inst.a_ret_11
		demodulate_inst.qarctan_inst.divider_inst.a_ret_19
		demodulate_inst.qarctan_inst.divider_inst.a_ret_23
		demodulate_inst.qarctan_inst.divider_inst.a_ret_25
		demodulate_inst.qarctan_inst.divider_inst.a_ret_27
		demodulate_inst.qarctan_inst.divider_inst.a_ret_29
		demodulate_inst.qarctan_inst.divider_inst.a_ret_31
		demodulate_inst.qarctan_inst.divider_inst.a_ret_33
		demodulate_inst.qarctan_inst.divider_inst.a_ret_35
		demodulate_inst.qarctan_inst.divider_inst.a_ret_37
		demodulate_inst.qarctan_inst.divider_inst.a_ret_39
		demodulate_inst.qarctan_inst.divider_inst.a_ret_41
		demodulate_inst.qarctan_inst.divider_inst.a_ret_43
		demodulate_inst.qarctan_inst.divider_inst.a_ret_45
		demodulate_inst.qarctan_inst.divider_inst.a_ret_46
		demodulate_inst.qarctan_inst.divider_inst.a_ret_48
		demodulate_inst.qarctan_inst.divider_inst.a_ret_50
		demodulate_inst.qarctan_inst.divider_inst.a_ret_52
		demodulate_inst.qarctan_inst.divider_inst.a_ret_87
		demodulate_inst.qarctan_inst.divider_inst.a_ret_89
		demodulate_inst.qarctan_inst.divider_inst.a_ret_91
		demodulate_inst.qarctan_inst.divider_inst.a_ret_93
		demodulate_inst.qarctan_inst.divider_inst.a_ret_95
		demodulate_inst.qarctan_inst.divider_inst.a_ret_97
		demodulate_inst.qarctan_inst.divider_inst.a_ret_99
		demodulate_inst.qarctan_inst.divider_inst.a_ret_100
		demodulate_inst.qarctan_inst.divider_inst.a_ret_100_rep1
		demodulate_inst.qarctan_inst.divider_inst.a_ret_101
		demodulate_inst.qarctan_inst.divider_inst.a_ret_103
		demodulate_inst.qarctan_inst.divider_inst.a_ret_105
		demodulate_inst.qarctan_inst.divider_inst.a_ret_107
		demodulate_inst.qarctan_inst.divider_inst.a_ret_109
		demodulate_inst.qarctan_inst.divider_inst.a_ret_111
		demodulate_inst.qarctan_inst.divider_inst.a_ret_113
		demodulate_inst.qarctan_inst.divider_inst.a_ret_115
		demodulate_inst.qarctan_inst.divider_inst.a_ret_117
		demodulate_inst.qarctan_inst.divider_inst.a_ret_118
		demodulate_inst.qarctan_inst.divider_inst.a_ret_118_rep1
		demodulate_inst.qarctan_inst.divider_inst.a_ret_122
		demodulate_inst.qarctan_inst.divider_inst.a_ret_123
		demodulate_inst.qarctan_inst.divider_inst.a_ret_124
		demodulate_inst.qarctan_inst.divider_inst.a_ret_125
		demodulate_inst.qarctan_inst.divider_inst.a_ret_126
		demodulate_inst.qarctan_inst.divider_inst.a_ret_127
		demodulate_inst.qarctan_inst.divider_inst.a_ret_128
		demodulate_inst.qarctan_inst.divider_inst.a_ret_129
		demodulate_inst.qarctan_inst.divider_inst.a_ret_130
		demodulate_inst.qarctan_inst.divider_inst.a_ret_131
		demodulate_inst.qarctan_inst.divider_inst.a_ret_132
		demodulate_inst.qarctan_inst.divider_inst.a_ret_133
		demodulate_inst.qarctan_inst.divider_inst.b_ret
		demodulate_inst.qarctan_inst.divider_inst.b_ret_30
		demodulate_inst.qarctan_inst.divider_inst.msb_a_ret
		demodulate_inst.qarctan_inst.divider_inst.p_ret
		demodulate_inst.qarctan_inst.divider_inst.p_ret_0
		demodulate_inst.qarctan_inst.divider_inst.p_ret_1
		demodulate_inst.qarctan_inst.divider_inst.q_ret
		demodulate_inst.qarctan_inst.divider_inst.q_ret_1
		demodulate_inst.qarctan_inst.divider_inst.q_ret_24
		demodulate_inst.state_1_ret
		demodulate_inst.state_1_ret_1
		demodulate_inst.state_ret_7
		demodulate_inst.state_ret_8
		fir_cmplx_inst.imagtap_value_ret_2
		fir_cmplx_inst.imagtap_value_ret_31
		fir_cmplx_inst.imagtap_value_ret_63
		fir_cmplx_inst.imagtap_value_ret_63_rep1
		fir_cmplx_inst.imagtap_value_ret_63_rep2
		fir_cmplx_inst.imagtap_value_ret_63_rep3
		fir_cmplx_inst.imagtap_value_ret_63_rep4
		fir_cmplx_inst.imagtap_value_ret_63_rep5
		fir_cmplx_inst.imagtap_value_ret_63_rep6
		fir_cmplx_inst.imagtap_value_ret_63_rep7
		fir_cmplx_inst.imagtap_value_ret_63_rep8
		fir_cmplx_inst.imagtap_value_ret_63_rep9
		fir_cmplx_inst.imagtap_value_ret_63_rep10
		fir_cmplx_inst.imagtap_value_ret_63_rep11
		fir_cmplx_inst.real_product_ret
		fir_cmplx_inst.real_product_ret_31
		fir_cmplx_inst.realimag_product_ret
		fir_cmplx_inst.realimag_product_ret_31
		fir_cmplx_inst.realtap_value_ret_1
		fir_cmplx_inst.realtap_value_ret_1_rep1
		fir_cmplx_inst.realtap_value_ret_1_rep2
		fir_cmplx_inst.realtap_value_ret_1_rep3
		fir_cmplx_inst.realtap_value_ret_1_rep4
		fir_cmplx_inst.realtap_value_ret_1_rep5
		fir_cmplx_inst.realtap_value_ret_1_rep6
		fir_cmplx_inst.realtap_value_ret_2
		fir_cmplx_inst.realtap_value_ret_31
		fir_cmplx_inst.taps_counter_ret_0
		hp_pilot_fifo_inst.empty_ret
		hp_pilot_fifo_inst.state_ret
		hp_pilot_fifo_inst.state_ret_1
		hp_pilot_fifo_inst.state_ret_2
		hp_pilot_fifo_inst.state_ret_3
		hp_pilot_fifo_inst.state_ret_4
		hp_pilot_fifo_inst.state_ret_5
		hp_pilot_fir_inst.product_ret
		hp_pilot_fir_inst.product_ret_0
		hp_pilot_fir_inst.state_ret
		hp_pilot_fir_inst.tap_value_ret_1
		hp_pilot_fir_inst.tap_value_ret_2
		hp_pilot_fir_inst.tap_value_ret_16
		hp_pilot_fir_inst.tap_value_ret_17
		hp_pilot_fir_inst.tap_value_ret_18
		hp_pilot_fir_inst.tap_value_ret_19
		hp_pilot_fir_inst.tap_value_ret_31
		hp_pilot_fir_inst.tap_value_ret_63
		left_deemph_fifo_inst.wr_addr_ret
		left_deemph_fifo_inst.wr_addr_ret_1
		left_deemph_fifo_inst.wr_addr_ret_3
		left_deemph_fifo_inst.wr_addr_ret_4
		left_deemph_fifo_inst.wr_addr_ret_6
		left_deemph_fifo_inst.wr_addr_ret_7
		left_deemph_inst.state_ret
		left_deemph_inst.state_ret_1
		left_gain_fifo_inst.state_ret
		left_gain_fifo_inst.state_ret_2
		left_gain_fifo_inst.state_ret_3
		left_gain_fifo_inst.state_ret_4
		left_gain_fifo_inst.state_ret_5
		left_gain_fifo_inst.state_ret_6
		left_gain_fifo_inst.state_ret_7
		left_gain_fifo_inst.state_ret_8
		left_gain_inst.state_ret_2
		left_gain_inst.state_ret_3
		lmr_fifo_inst.state_ret
		lmr_fifo_inst.state_ret_1
		lmr_fifo_inst.state_ret_2
		lmr_fifo_inst.state_ret_3
		lmr_fifo_inst.state_ret_4
		lmr_fifo_inst.state_ret_5
		lmr_fir_inst.product_ret
		lmr_fir_inst.product_ret_0
		lmr_fir_inst.state_ret
		lmr_fir_inst.tap_value_ret_1
		lmr_fir_inst.tap_value_ret_2
		lmr_fir_inst.tap_value_ret_16
		lmr_fir_inst.tap_value_ret_17
		lmr_fir_inst.tap_value_ret_18
		lmr_fir_inst.tap_value_ret_19
		lmr_fir_inst.tap_value_ret_31
		lmr_fir_inst.tap_value_ret_63
		lpr_fifo_inst.state_ret
		lpr_fifo_inst.state_ret_1
		lpr_fifo_inst.state_ret_2
		lpr_fifo_inst.state_ret_3
		lpr_fifo_inst.state_ret_4
		lpr_fifo_inst.state_ret_5
		lpr_fir_inst.product_ret
		lpr_fir_inst.product_ret_0
		lpr_fir_inst.state_ret
		lpr_fir_inst.tap_value_ret_1
		lpr_fir_inst.tap_value_ret_2
		lpr_fir_inst.tap_value_ret_16
		lpr_fir_inst.tap_value_ret_17
		lpr_fir_inst.tap_value_ret_18
		lpr_fir_inst.tap_value_ret_19
		lpr_fir_inst.tap_value_ret_31
		lpr_fir_inst.tap_value_ret_63
		mult_demod_lmr_fifo_inst.empty_ret
		mult_demod_lmr_inst.calc_ret
		mult_demod_lmr_inst.calc_ret_0
		mult_demod_lmr_inst.state_ret_4
		read_iq_inst.state_ret_2
		read_iq_inst.state_ret_5
		reg
		reg_0
		reg_0_0
		reg_1
		reg_1_0
		reg_2
		reg_3
		reg_4
		reg_5
		reg_6
		reg_7
		reg_8
		reg_9
		reg_10
		reg_11
		right_deemph_fifo_inst.wr_addr_ret
		right_deemph_fifo_inst.wr_addr_ret_1
		right_deemph_fifo_inst.wr_addr_ret_3
		right_deemph_fifo_inst.wr_addr_ret_4
		right_deemph_fifo_inst.wr_addr_ret_6
		right_deemph_fifo_inst.wr_addr_ret_7
		right_deemph_inst.state_ret
		right_deemph_inst.state_ret_1
		right_fifo_inst.state_ret
		right_fifo_inst.wr_addr_ret
		right_fifo_inst.wr_addr_ret_1
		right_fifo_inst.wr_addr_ret_3
		right_fifo_inst.wr_addr_ret_4
		right_fifo_inst.wr_addr_ret_6
		right_gain_fifo_inst.state_ret
		right_gain_fifo_inst.state_ret_2
		right_gain_fifo_inst.state_ret_3
		right_gain_fifo_inst.state_ret_4
		right_gain_fifo_inst.state_ret_5
		right_gain_fifo_inst.state_ret_6
		right_gain_fifo_inst.state_ret_7
		right_gain_fifo_inst.state_ret_8
		right_gain_inst.state_ret_2
		right_gain_inst.state_ret_3
		square_bp_pilot_inst.calc_ret_31
		sub_inst.state_ret_1

@N: MF322 |Retiming summary: 690 registers retimed to 1148 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 690 registers retimed to 1148

Original and Pipelined registers replaced by retiming :

New registers created by retiming :


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 253MB peak: 296MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 256MB peak: 296MB)

@N: MT611 :|Automatically generated clock demodulate|state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock gain_32s_10s_1|state_derived_clock[0] is not used and is being removed
@N: MT611 :|Automatically generated clock multiply_32s|state_derived_clock[0] is not used and is being removed
@N: MT611 :|Automatically generated clock read_iq_32s_16s_8s_10s|state_derived_clock[0] is not used and is being removed
@N: MT611 :|Automatically generated clock gain_32s_10s_0|state_derived_clock[0] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3722 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cycloneive_io_ibuf     3722       reg_0_0[10]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 196MB peak: 296MB)

Writing Analyst data base /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 229MB peak: 296MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 237MB peak: 296MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints
Writing FDC file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 230MB peak: 296MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 227MB peak: 296MB)

@W: MT420 |Found inferred clock fm_radio|clock with period 10.00ns. Please declare a user-defined clock on port clock.
@N: MT615 |Found clock add|state_derived_clock with period 10.00ns 
@N: MT615 |Found clock square_32s|state_derived_clock[0] with period 10.00ns 
@N: MT615 |Found clock div_32s_32s|state_derived_clock[5] with period 10.00ns 
@N: MT535 |Writing timing correlation to file /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_ctd.txt 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar  8 10:34:35 2024
#


Top view:               fm_radio
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.807

                                       Requested     Estimated     Requested     Estimated                Clock                             Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack      Type                              Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------
add|state_derived_clock                100.0 MHz     284.1 MHz     10.000        3.520         9.807      derived (from fm_radio|clock)     Inferred_clkgroup_0
div_32s_32s|state_derived_clock[5]     100.0 MHz     229.9 MHz     10.000        4.349         6.086      derived (from fm_radio|clock)     Inferred_clkgroup_0
fm_radio|clock                         100.0 MHz     92.5 MHz      10.000        10.807        -0.807     inferred                          Inferred_clkgroup_0
square_32s|state_derived_clock[0]      100.0 MHz     186.8 MHz     10.000        5.354         9.683      derived (from fm_radio|clock)     Inferred_clkgroup_0
System                                 100.0 MHz     140.1 MHz     10.000        7.138         2.862      system                            system_clkgroup    
===============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |  10.000      2.862   |  No paths    -      |  No paths    -      |  No paths    -    
System                              fm_radio|clock                      |  10.000      4.431   |  No paths    -      |  No paths    -      |  No paths    -    
System                              div_32s_32s|state_derived_clock[5]  |  10.000      8.089   |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock                      System                              |  10.000      0.949   |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock                      fm_radio|clock                      |  10.000      -0.807  |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock                      add|state_derived_clock             |  10.000      6.480   |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock                      square_32s|state_derived_clock[0]   |  10.000      4.646   |  No paths    -      |  No paths    -      |  No paths    -    
fm_radio|clock                      div_32s_32s|state_derived_clock[5]  |  10.000      5.651   |  No paths    -      |  No paths    -      |  No paths    -    
add|state_derived_clock             fm_radio|clock                      |  10.000      9.807   |  No paths    -      |  No paths    -      |  No paths    -    
square_32s|state_derived_clock[0]   fm_radio|clock                      |  10.000      9.683   |  No paths    -      |  No paths    -      |  No paths    -    
square_32s|state_derived_clock[0]   square_32s|state_derived_clock[0]   |  10.000      18.210  |  No paths    -      |  No paths    -      |  No paths    -    
div_32s_32s|state_derived_clock[5]  fm_radio|clock                      |  10.000      6.086   |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: add|state_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                Arrival          
Instance                Reference                   Type            Pin      Net                Time        Slack
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_0     0.845       9.807
add_inst.out_din[1]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_1     0.845       9.807
add_inst.out_din[2]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_2     0.845       9.807
add_inst.out_din[3]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_3     0.845       9.807
add_inst.out_din[4]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_4     0.845       9.807
add_inst.out_din[5]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_5     0.845       9.807
add_inst.out_din[6]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_6     0.845       9.807
add_inst.out_din[7]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_7     0.845       9.807
add_inst.out_din[8]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_8     0.845       9.807
add_inst.out_din[9]     add|state_derived_clock     SYNLPM_LAT1     Q[0]     left_out_din_9     0.845       9.807
=================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                          Required          
Instance                    Reference                   Type                                 Pin           Net                Time         Slack
                            Clock                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[0]     left_out_din_0     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[1]     left_out_din_1     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[2]     left_out_din_2     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[3]     left_out_din_3     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[4]     left_out_din_4     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[5]     left_out_din_5     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[6]     left_out_din_6     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[7]     left_out_din_7     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[8]     left_out_din_8     10.978       9.807
left_fifo_inst.fifo_buf     add|state_derived_clock     synplicity_altsyncram_RAM_R_W_10     data_a[9]     left_out_din_9     10.978       9.807
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.978

    - Propagation time:                      1.171
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.807

    Number of logic level(s):                0
    Starting point:                          add_inst.out_din[0] / Q[0]
    Ending point:                            left_fifo_inst.fifo_buf / data_a[0]
    The start point is clocked by            add|state_derived_clock [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                   Pin           Pin               Arrival     No. of    
Name                        Type                                 Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
add_inst.out_din[0]         SYNLPM_LAT1                          Q[0]          Out     0.845     0.845       -         
left_out_din_0              Net                                  -             -       0.326     -           1         
left_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_10     data_a[0]     In      -         1.171       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 0.193 is -0.133(-69.1%) logic and 0.326(169.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: div_32s_32s|state_derived_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                               Arrival          
Instance                                                  Reference                              Type            Pin      Net                    Time        Slack
                                                          Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_0     0.845       6.086
demodulate_inst.qarctan_inst.divider_inst.quotient[3]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_3     0.845       6.097
demodulate_inst.qarctan_inst.divider_inst.quotient[4]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_4     0.845       6.152
demodulate_inst.qarctan_inst.divider_inst.quotient[1]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_1     0.845       6.163
demodulate_inst.qarctan_inst.divider_inst.quotient[5]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_5     0.845       6.218
demodulate_inst.qarctan_inst.divider_inst.quotient[2]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_2     0.845       6.229
demodulate_inst.qarctan_inst.divider_inst.quotient[6]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_6     0.845       6.284
demodulate_inst.qarctan_inst.divider_inst.quotient[7]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_7     0.845       6.350
demodulate_inst.qarctan_inst.divider_inst.quotient[8]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_8     0.845       6.416
demodulate_inst.qarctan_inst.divider_inst.quotient[9]     div_32s_32s|state_derived_clock[5]     SYNLPM_LAT1     Q[0]     div_quotient_out_9     0.845       6.482
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                               Required          
Instance                                          Reference                              Type       Pin     Net                          Time         Slack
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.quad_product[31]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add23     10.527       6.086
demodulate_inst.qarctan_inst.quad_product[30]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add22     10.527       6.152
demodulate_inst.qarctan_inst.quad_product[29]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add21     10.527       6.218
demodulate_inst.qarctan_inst.quad_product[28]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add20     10.527       6.284
demodulate_inst.qarctan_inst.quad_product[27]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add19     10.527       6.350
demodulate_inst.qarctan_inst.quad_product[26]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add18     10.527       6.416
demodulate_inst.qarctan_inst.quad_product[25]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add17     10.527       6.482
demodulate_inst.qarctan_inst.quad_product[24]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add16     10.527       6.548
demodulate_inst.qarctan_inst.quad_product[23]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add15     10.527       6.614
demodulate_inst.qarctan_inst.quad_product[22]     div_32s_32s|state_derived_clock[5]     dffeas     d       quad_product_c_3_0_add14     10.527       6.680
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      4.441
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.086

    Number of logic level(s):                28
    Starting point:                          demodulate_inst.qarctan_inst.divider_inst.quotient[0] / Q[0]
    Ending point:                            demodulate_inst.qarctan_inst.quad_product[31] / d
    The start point is clocked by            div_32s_32s|state_derived_clock[5] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divider_inst.quotient[0]       SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
div_quotient_out_0                                          Net                       -           -       0.348     -           4         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     datab       In      -         1.193       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add0      cycloneive_lcell_comb     cout        Out     0.509     1.702       -         
quad_product_c_3_0_0_carry_0                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cin         In      -         1.702       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add1      cycloneive_lcell_comb     cout        Out     0.066     1.768       -         
quad_product_c_3_0_0_carry_1                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cin         In      -         1.768       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add2      cycloneive_lcell_comb     cout        Out     0.066     1.834       -         
quad_product_c_3_0_0_carry_2                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cin         In      -         1.834       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add3      cycloneive_lcell_comb     cout        Out     0.066     1.900       -         
quad_product_c_3_0_0_carry_3                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cin         In      -         1.900       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add4      cycloneive_lcell_comb     cout        Out     0.066     1.966       -         
quad_product_c_3_0_0_carry_4                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cin         In      -         1.966       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add5      cycloneive_lcell_comb     cout        Out     0.066     2.032       -         
quad_product_c_3_0_0_carry_5                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cin         In      -         2.032       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add6      cycloneive_lcell_comb     cout        Out     0.066     2.098       -         
quad_product_c_3_0_0_carry_6                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cin         In      -         2.098       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add7      cycloneive_lcell_comb     cout        Out     0.066     2.164       -         
quad_product_c_3_0_0_carry_7                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cin         In      -         2.164       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add8      cycloneive_lcell_comb     cout        Out     0.066     2.230       -         
quad_product_c_3_0_0_carry_8                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cin         In      -         2.230       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add9      cycloneive_lcell_comb     cout        Out     0.066     2.296       -         
quad_product_c_3_0_0_carry_9                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cin         In      -         2.296       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add10     cycloneive_lcell_comb     cout        Out     0.066     2.362       -         
quad_product_c_3_0_0_carry_10                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cin         In      -         2.362       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add11     cycloneive_lcell_comb     cout        Out     0.066     2.428       -         
quad_product_c_3_0_0_carry_11                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cin         In      -         2.428       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add12     cycloneive_lcell_comb     cout        Out     0.066     2.494       -         
quad_product_c_3_0_0_carry_12                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cin         In      -         2.494       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add13     cycloneive_lcell_comb     cout        Out     0.066     2.560       -         
quad_product_c_3_0_0_carry_13                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cin         In      -         2.560       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add14     cycloneive_lcell_comb     cout        Out     0.066     2.626       -         
quad_product_c_3_0_0_carry_14                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cin         In      -         2.626       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add15     cycloneive_lcell_comb     cout        Out     0.066     2.692       -         
quad_product_c_3_0_0_carry_15                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cin         In      -         2.692       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add16     cycloneive_lcell_comb     cout        Out     0.066     2.758       -         
quad_product_c_3_0_0_carry_16                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cin         In      -         2.758       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add17     cycloneive_lcell_comb     cout        Out     0.066     2.824       -         
quad_product_c_3_0_0_carry_17                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cin         In      -         2.824       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add18     cycloneive_lcell_comb     cout        Out     0.066     2.890       -         
quad_product_c_3_0_0_carry_18                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cin         In      -         2.890       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add19     cycloneive_lcell_comb     cout        Out     0.066     2.956       -         
quad_product_c_3_0_0_carry_19                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cin         In      -         2.956       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add20     cycloneive_lcell_comb     cout        Out     0.066     3.022       -         
quad_product_c_3_0_0_carry_20                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cin         In      -         3.022       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add21     cycloneive_lcell_comb     cout        Out     0.066     3.088       -         
quad_product_c_3_0_0_carry_21                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cin         In      -         3.088       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add22     cycloneive_lcell_comb     cout        Out     0.066     3.154       -         
quad_product_c_3_0_0_carry_22                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cin         In      -         3.154       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add23     cycloneive_lcell_comb     cout        Out     0.066     3.220       -         
quad_product_c_3_0_0_carry_23                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cin         In      -         3.220       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add24     cycloneive_lcell_comb     cout        Out     0.066     3.286       -         
quad_product_c_3_0_0_carry_24                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cin         In      -         3.286       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add25     cycloneive_lcell_comb     cout        Out     0.066     3.352       -         
quad_product_c_3_0_0_carry_25                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     cin         In      -         3.352       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_0_add26     cycloneive_lcell_comb     combout     Out     0.000     3.352       -         
quad_product_c_3_0_0_add26                                  Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     dataa       In      -         4.004       -         
demodulate_inst.qarctan_inst.quad_product_c_3_0_add23       cycloneive_lcell_comb     combout     Out     0.437     4.441       -         
quad_product_c_3_0_add23                                    Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.quad_product[31]               dffeas                    d           In      -         4.441       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 3.914 is 2.914(74.5%) logic and 1.000(25.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: fm_radio|clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                                         Arrival           
Instance                              Reference          Type                                 Pin        Net                           Time        Slack 
                                      Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.imagshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_13     q_b[1]     imagtap_value_ret_34_0[1]     4.154       -0.807
fir_cmplx_inst.realshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_12     q_b[1]     realtap_value_ret_34_0[1]     4.154       -0.807
fir_cmplx_inst.imagshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_13     q_b[0]     imagtap_value_ret_34_0[0]     4.154       -0.796
fir_cmplx_inst.realshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_12     q_b[0]     realtap_value_ret_34_0[0]     4.154       -0.796
demodulate_inst.real_curr[18]         fm_radio|clock     dffeas                               q          real_curr[18]                 0.845       -0.714
demodulate_inst.imag_curr_3[14]       fm_radio|clock     dffeas                               q          imag_curr_3[14]               0.845       -0.694
demodulate_inst.real_prev_3[14]       fm_radio|clock     dffeas                               q          real_prev_3[14]               0.845       -0.694
fir_cmplx_inst.imagshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_13     q_b[2]     imagtap_value_ret_34_0[2]     4.154       -0.675
fir_cmplx_inst.realshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_12     q_b[2]     realtap_value_ret_34_0[2]     4.154       -0.675
fir_cmplx_inst.imagshift_reg_CR31     fm_radio|clock     synplicity_altsyncram_RAM_R_W_13     q_b[3]     imagtap_value_ret_34_0[3]     4.154       -0.664
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                    Required           
Instance                                       Reference          Type       Pin     Net                                   Time         Slack 
                                               Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.real_product_ret[28]            fm_radio|clock     dffeas     d       madd_add20_0                          10.527       -0.807
fir_cmplx_inst.realimag_product_ret[28]        fm_radio|clock     dffeas     d       madd_add20                            10.527       -0.807
fir_cmplx_inst.real_product_ret[27]            fm_radio|clock     dffeas     d       madd_add19_0                          10.527       -0.741
fir_cmplx_inst.realimag_product_ret[27]        fm_radio|clock     dffeas     d       madd_add19                            10.527       -0.741
demodulate_inst.imag_prev_real_product[31]     fm_radio|clock     dffeas     d       imag_prev_real_product_c_3_a_add7     10.527       -0.714
demodulate_inst.imag_prev_imag_product[31]     fm_radio|clock     dffeas     d       imag_prev_imag_product_c_3_a_add7     10.527       -0.694
demodulate_inst.real_prev_imag_product[31]     fm_radio|clock     dffeas     d       real_prev_imag_product_c_3_a_add7     10.527       -0.694
demodulate_inst.real_prev_real_product[31]     fm_radio|clock     dffeas     d       real_prev_real_product_c_3_a_add7     10.527       -0.694
fir_cmplx_inst.real_product_ret[26]            fm_radio|clock     dffeas     d       madd_add18_0                          10.527       -0.675
fir_cmplx_inst.realimag_product_ret[26]        fm_radio|clock     dffeas     d       madd_add18                            10.527       -0.675
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      11.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.807

    Number of logic level(s):                33
    Starting point:                          fir_cmplx_inst.imagshift_reg_CR31 / q_b[1]
    Ending point:                            fir_cmplx_inst.realimag_product_ret[28] / d
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                 Pin         Pin               Arrival     No. of    
Name                                                      Type                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.imagshift_reg_CR31                         synplicity_altsyncram_RAM_R_W_13     q_b[1]      Out     4.154     4.154       -         
imagtap_value_ret_34_0[1]                                 Net                                  -           -       0.333     -           2         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                datad       In      -         4.487       -         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                combout     Out     0.155     4.642       -         
un1_imagtap_value_ml_m[1]                                 Net                                  -           -       0.414     -           9         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                datab       In      -         5.056       -         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                combout     Out     0.443     5.499       -         
a1_b_2[0]                                                 Net                                  -           -       0.326     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                datab       In      -         5.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                cout        Out     0.509     6.334       -         
madd_0_carry_0_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cin         In      -         6.334       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cout        Out     0.066     6.400       -         
madd_0_carry_1_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cin         In      -         6.400       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cout        Out     0.066     6.466       -         
madd_0_carry_2_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add3           cycloneive_lcell_comb                cin         In      -         6.466       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add3           cycloneive_lcell_comb                cout        Out     0.066     6.532       -         
madd_0_carry_3_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add4           cycloneive_lcell_comb                cin         In      -         6.532       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add4           cycloneive_lcell_comb                cout        Out     0.066     6.598       -         
madd_0_carry_4_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add5           cycloneive_lcell_comb                cin         In      -         6.598       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add5           cycloneive_lcell_comb                cout        Out     0.066     6.664       -         
madd_0_carry_5_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add6           cycloneive_lcell_comb                cin         In      -         6.664       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add6           cycloneive_lcell_comb                cout        Out     0.066     6.730       -         
madd_0_carry_6_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add7           cycloneive_lcell_comb                cin         In      -         6.730       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add7           cycloneive_lcell_comb                cout        Out     0.066     6.796       -         
madd_0_carry_7_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add8           cycloneive_lcell_comb                cin         In      -         6.796       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add8           cycloneive_lcell_comb                cout        Out     0.066     6.862       -         
madd_0_carry_8_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add9           cycloneive_lcell_comb                cin         In      -         6.862       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add9           cycloneive_lcell_comb                cout        Out     0.066     6.928       -         
madd_0_carry_9_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add10          cycloneive_lcell_comb                cin         In      -         6.928       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add10          cycloneive_lcell_comb                cout        Out     0.066     6.994       -         
madd_0_carry_10_2                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add11          cycloneive_lcell_comb                cin         In      -         6.994       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add11          cycloneive_lcell_comb                cout        Out     0.066     7.060       -         
madd_0_carry_11_2                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add12          cycloneive_lcell_comb                cin         In      -         7.060       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add12          cycloneive_lcell_comb                combout     Out     0.000     7.060       -         
madd_0_add12_2                                            Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                datab       In      -         7.712       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cout        Out     0.509     8.221       -         
madd_6_carry_11_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cin         In      -         8.221       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cout        Out     0.066     8.287       -         
madd_6_carry_12_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cin         In      -         8.287       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cout        Out     0.066     8.353       -         
madd_6_carry_13_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cin         In      -         8.353       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cout        Out     0.066     8.419       -         
madd_6_carry_14_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cin         In      -         8.419       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cout        Out     0.066     8.485       -         
madd_6_carry_15_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cin         In      -         8.485       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cout        Out     0.066     8.551       -         
madd_6_carry_16_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cin         In      -         8.551       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cout        Out     0.066     8.617       -         
madd_6_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cin         In      -         8.617       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cout        Out     0.066     8.683       -         
madd_6_add18_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                cin         In      -         8.683       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                combout     Out     0.000     8.683       -         
madd_6_0[21]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                datab       In      -         9.335       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                cout        Out     0.509     9.844       -         
madd_9_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cin         In      -         9.844       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cout        Out     0.066     9.910       -         
madd_9_carry_18_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cin         In      -         9.910       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cout        Out     0.066     9.976       -         
madd_9_carry_19_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cin         In      -         9.976       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cout        Out     0.066     10.042      -         
madd_9_carry_20_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cin         In      -         10.042      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cout        Out     0.066     10.108      -         
madd_9_add21_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                cin         In      -         10.108      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                combout     Out     0.000     10.108      -         
madd_9_0[26]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                datab       In      -         10.759      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                cout        Out     0.509     11.268      -         
madd_carry_18_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cin         In      -         11.268      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cout        Out     0.066     11.334      -         
madd_carry_19_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                cin         In      -         11.334      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                combout     Out     0.000     11.334      -         
madd_add20                                                Net                                  -           -       0.000     -           1         
fir_cmplx_inst.realimag_product_ret[28]                   dffeas                               d           In      -         11.334      -         
===================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 10.807 is 7.779(72.0%) logic and 3.028(28.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      11.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.807

    Number of logic level(s):                33
    Starting point:                          fir_cmplx_inst.realshift_reg_CR31 / q_b[1]
    Ending point:                            fir_cmplx_inst.real_product_ret[28] / d
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                 Pin         Pin               Arrival     No. of    
Name                                                      Type                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.realshift_reg_CR31                         synplicity_altsyncram_RAM_R_W_12     q_b[1]      Out     4.154     4.154       -         
realtap_value_ret_34_0[1]                                 Net                                  -           -       0.333     -           2         
fir_cmplx_inst.un1_realtap_value_ml_m[1]                  cycloneive_lcell_comb                datad       In      -         4.487       -         
fir_cmplx_inst.un1_realtap_value_ml_m[1]                  cycloneive_lcell_comb                combout     Out     0.155     4.642       -         
un1_realtap_value_ml_m[1]                                 Net                                  -           -       0.414     -           9         
fir_cmplx_inst.un1_realtap_value_ml.a1_b[0]               cycloneive_lcell_comb                datab       In      -         5.056       -         
fir_cmplx_inst.un1_realtap_value_ml.a1_b[0]               cycloneive_lcell_comb                combout     Out     0.443     5.499       -         
a1_b_1[0]                                                 Net                                  -           -       0.326     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add0           cycloneive_lcell_comb                datab       In      -         5.825       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add0           cycloneive_lcell_comb                cout        Out     0.509     6.334       -         
madd_0_carry_0_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cin         In      -         6.334       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cout        Out     0.066     6.400       -         
madd_0_carry_1_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cin         In      -         6.400       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cout        Out     0.066     6.466       -         
madd_0_carry_2_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add3           cycloneive_lcell_comb                cin         In      -         6.466       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add3           cycloneive_lcell_comb                cout        Out     0.066     6.532       -         
madd_0_carry_3_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add4           cycloneive_lcell_comb                cin         In      -         6.532       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add4           cycloneive_lcell_comb                cout        Out     0.066     6.598       -         
madd_0_carry_4_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add5           cycloneive_lcell_comb                cin         In      -         6.598       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add5           cycloneive_lcell_comb                cout        Out     0.066     6.664       -         
madd_0_carry_5_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add6           cycloneive_lcell_comb                cin         In      -         6.664       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add6           cycloneive_lcell_comb                cout        Out     0.066     6.730       -         
madd_0_carry_6_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add7           cycloneive_lcell_comb                cin         In      -         6.730       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add7           cycloneive_lcell_comb                cout        Out     0.066     6.796       -         
madd_0_carry_7_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add8           cycloneive_lcell_comb                cin         In      -         6.796       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add8           cycloneive_lcell_comb                cout        Out     0.066     6.862       -         
madd_0_carry_8_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add9           cycloneive_lcell_comb                cin         In      -         6.862       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add9           cycloneive_lcell_comb                cout        Out     0.066     6.928       -         
madd_0_carry_9_1                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add10          cycloneive_lcell_comb                cin         In      -         6.928       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add10          cycloneive_lcell_comb                cout        Out     0.066     6.994       -         
madd_0_carry_10_1                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add11          cycloneive_lcell_comb                cin         In      -         6.994       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add11          cycloneive_lcell_comb                cout        Out     0.066     7.060       -         
madd_0_carry_11_1                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add12          cycloneive_lcell_comb                cin         In      -         7.060       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_0_add12          cycloneive_lcell_comb                combout     Out     0.000     7.060       -         
madd_0_add12_1                                            Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add11          cycloneive_lcell_comb                datab       In      -         7.712       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cout        Out     0.509     8.221       -         
madd_6_carry_11                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cin         In      -         8.221       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cout        Out     0.066     8.287       -         
madd_6_carry_12                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cin         In      -         8.287       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cout        Out     0.066     8.353       -         
madd_6_carry_13                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cin         In      -         8.353       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cout        Out     0.066     8.419       -         
madd_6_carry_14                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cin         In      -         8.419       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cout        Out     0.066     8.485       -         
madd_6_carry_15                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cin         In      -         8.485       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cout        Out     0.066     8.551       -         
madd_6_carry_16                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cin         In      -         8.551       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cout        Out     0.066     8.617       -         
madd_6_carry_17                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cin         In      -         8.617       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cout        Out     0.066     8.683       -         
madd_6_add18_cout                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                cin         In      -         8.683       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                combout     Out     0.000     8.683       -         
madd_6[21]                                                Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add17          cycloneive_lcell_comb                datab       In      -         9.335       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add17          cycloneive_lcell_comb                cout        Out     0.509     9.844       -         
madd_9_carry_17                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cin         In      -         9.844       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cout        Out     0.066     9.910       -         
madd_9_carry_18                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cin         In      -         9.910       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cout        Out     0.066     9.976       -         
madd_9_carry_19                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cin         In      -         9.976       -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cout        Out     0.066     10.042      -         
madd_9_carry_20                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cin         In      -         10.042      -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cout        Out     0.066     10.108      -         
madd_9_add21_cout                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                cin         In      -         10.108      -         
fir_cmplx_inst.un1_realtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                combout     Out     0.000     10.108      -         
madd_9[26]                                                Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_add18            cycloneive_lcell_comb                datab       In      -         10.759      -         
fir_cmplx_inst.un1_realtap_value_ml.madd_add18            cycloneive_lcell_comb                cout        Out     0.509     11.268      -         
madd_carry_18                                             Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_add19            cycloneive_lcell_comb                cin         In      -         11.268      -         
fir_cmplx_inst.un1_realtap_value_ml.madd_add19            cycloneive_lcell_comb                cout        Out     0.066     11.334      -         
madd_carry_19                                             Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_realtap_value_ml.madd_add20            cycloneive_lcell_comb                cin         In      -         11.334      -         
fir_cmplx_inst.un1_realtap_value_ml.madd_add20            cycloneive_lcell_comb                combout     Out     0.000     11.334      -         
madd_add20_0                                              Net                                  -           -       0.000     -           1         
fir_cmplx_inst.real_product_ret[28]                       dffeas                               d           In      -         11.334      -         
===================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 10.807 is 7.779(72.0%) logic and 3.028(28.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      11.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.807

    Number of logic level(s):                33
    Starting point:                          fir_cmplx_inst.imagshift_reg_CR31 / q_b[1]
    Ending point:                            fir_cmplx_inst.realimag_product_ret[28] / d
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                 Pin         Pin               Arrival     No. of    
Name                                                      Type                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.imagshift_reg_CR31                         synplicity_altsyncram_RAM_R_W_13     q_b[1]      Out     4.154     4.154       -         
imagtap_value_ret_34_0[1]                                 Net                                  -           -       0.333     -           2         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                datad       In      -         4.487       -         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                combout     Out     0.155     4.642       -         
un1_imagtap_value_ml_m[1]                                 Net                                  -           -       0.414     -           9         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                datab       In      -         5.056       -         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                combout     Out     0.443     5.499       -         
a1_b_2[0]                                                 Net                                  -           -       0.326     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                datab       In      -         5.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                cout        Out     0.509     6.334       -         
madd_0_carry_0_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cin         In      -         6.334       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                combout     Out     0.000     6.334       -         
madd_0_add1_2                                             Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add0           cycloneive_lcell_comb                datab       In      -         6.986       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add0           cycloneive_lcell_comb                cout        Out     0.509     7.495       -         
madd_6_carry_0_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add1           cycloneive_lcell_comb                cin         In      -         7.495       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add1           cycloneive_lcell_comb                cout        Out     0.066     7.561       -         
madd_6_carry_1_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                cin         In      -         7.561       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                cout        Out     0.066     7.627       -         
madd_6_carry_2_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cin         In      -         7.627       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cout        Out     0.066     7.693       -         
madd_6_carry_3_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cin         In      -         7.693       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cout        Out     0.066     7.759       -         
madd_6_carry_4_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cin         In      -         7.759       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cout        Out     0.066     7.825       -         
madd_6_carry_5_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cin         In      -         7.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cout        Out     0.066     7.891       -         
madd_6_carry_6_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cin         In      -         7.891       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cout        Out     0.066     7.957       -         
madd_6_carry_7_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cin         In      -         7.957       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cout        Out     0.066     8.023       -         
madd_6_carry_8_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cin         In      -         8.023       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cout        Out     0.066     8.089       -         
madd_6_carry_9_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cin         In      -         8.089       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cout        Out     0.066     8.155       -         
madd_6_carry_10_2                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cin         In      -         8.155       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cout        Out     0.066     8.221       -         
madd_6_carry_11_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cin         In      -         8.221       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cout        Out     0.066     8.287       -         
madd_6_carry_12_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cin         In      -         8.287       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cout        Out     0.066     8.353       -         
madd_6_carry_13_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cin         In      -         8.353       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cout        Out     0.066     8.419       -         
madd_6_carry_14_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cin         In      -         8.419       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cout        Out     0.066     8.485       -         
madd_6_carry_15_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cin         In      -         8.485       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cout        Out     0.066     8.551       -         
madd_6_carry_16_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cin         In      -         8.551       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cout        Out     0.066     8.617       -         
madd_6_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cin         In      -         8.617       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cout        Out     0.066     8.683       -         
madd_6_add18_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                cin         In      -         8.683       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                combout     Out     0.000     8.683       -         
madd_6_0[21]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                datab       In      -         9.335       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                cout        Out     0.509     9.844       -         
madd_9_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cin         In      -         9.844       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cout        Out     0.066     9.910       -         
madd_9_carry_18_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cin         In      -         9.910       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cout        Out     0.066     9.976       -         
madd_9_carry_19_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cin         In      -         9.976       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cout        Out     0.066     10.042      -         
madd_9_carry_20_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cin         In      -         10.042      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cout        Out     0.066     10.108      -         
madd_9_add21_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                cin         In      -         10.108      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                combout     Out     0.000     10.108      -         
madd_9_0[26]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                datab       In      -         10.759      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                cout        Out     0.509     11.268      -         
madd_carry_18_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cin         In      -         11.268      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cout        Out     0.066     11.334      -         
madd_carry_19_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                cin         In      -         11.334      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                combout     Out     0.000     11.334      -         
madd_add20                                                Net                                  -           -       0.000     -           1         
fir_cmplx_inst.realimag_product_ret[28]                   dffeas                               d           In      -         11.334      -         
===================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 10.807 is 7.779(72.0%) logic and 3.028(28.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      11.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.807

    Number of logic level(s):                33
    Starting point:                          fir_cmplx_inst.imagshift_reg_CR31 / q_b[1]
    Ending point:                            fir_cmplx_inst.realimag_product_ret[28] / d
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                 Pin         Pin               Arrival     No. of    
Name                                                      Type                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.imagshift_reg_CR31                         synplicity_altsyncram_RAM_R_W_13     q_b[1]      Out     4.154     4.154       -         
imagtap_value_ret_34_0[1]                                 Net                                  -           -       0.333     -           2         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                datad       In      -         4.487       -         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                combout     Out     0.155     4.642       -         
un1_imagtap_value_ml_m[1]                                 Net                                  -           -       0.414     -           9         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                datab       In      -         5.056       -         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                combout     Out     0.443     5.499       -         
a1_b_2[0]                                                 Net                                  -           -       0.326     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                datab       In      -         5.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                cout        Out     0.509     6.334       -         
madd_0_carry_0_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cin         In      -         6.334       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cout        Out     0.066     6.400       -         
madd_0_carry_1_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cin         In      -         6.400       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                combout     Out     0.000     6.400       -         
madd_0_add2_2                                             Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add1           cycloneive_lcell_comb                datab       In      -         7.052       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add1           cycloneive_lcell_comb                cout        Out     0.509     7.561       -         
madd_6_carry_1_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                cin         In      -         7.561       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                cout        Out     0.066     7.627       -         
madd_6_carry_2_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cin         In      -         7.627       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cout        Out     0.066     7.693       -         
madd_6_carry_3_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cin         In      -         7.693       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cout        Out     0.066     7.759       -         
madd_6_carry_4_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cin         In      -         7.759       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cout        Out     0.066     7.825       -         
madd_6_carry_5_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cin         In      -         7.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cout        Out     0.066     7.891       -         
madd_6_carry_6_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cin         In      -         7.891       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cout        Out     0.066     7.957       -         
madd_6_carry_7_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cin         In      -         7.957       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cout        Out     0.066     8.023       -         
madd_6_carry_8_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cin         In      -         8.023       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cout        Out     0.066     8.089       -         
madd_6_carry_9_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cin         In      -         8.089       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cout        Out     0.066     8.155       -         
madd_6_carry_10_2                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cin         In      -         8.155       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cout        Out     0.066     8.221       -         
madd_6_carry_11_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cin         In      -         8.221       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cout        Out     0.066     8.287       -         
madd_6_carry_12_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cin         In      -         8.287       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cout        Out     0.066     8.353       -         
madd_6_carry_13_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cin         In      -         8.353       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cout        Out     0.066     8.419       -         
madd_6_carry_14_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cin         In      -         8.419       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cout        Out     0.066     8.485       -         
madd_6_carry_15_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cin         In      -         8.485       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cout        Out     0.066     8.551       -         
madd_6_carry_16_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cin         In      -         8.551       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cout        Out     0.066     8.617       -         
madd_6_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cin         In      -         8.617       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cout        Out     0.066     8.683       -         
madd_6_add18_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                cin         In      -         8.683       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                combout     Out     0.000     8.683       -         
madd_6_0[21]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                datab       In      -         9.335       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                cout        Out     0.509     9.844       -         
madd_9_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cin         In      -         9.844       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cout        Out     0.066     9.910       -         
madd_9_carry_18_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cin         In      -         9.910       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cout        Out     0.066     9.976       -         
madd_9_carry_19_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cin         In      -         9.976       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cout        Out     0.066     10.042      -         
madd_9_carry_20_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cin         In      -         10.042      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cout        Out     0.066     10.108      -         
madd_9_add21_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                cin         In      -         10.108      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                combout     Out     0.000     10.108      -         
madd_9_0[26]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                datab       In      -         10.759      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                cout        Out     0.509     11.268      -         
madd_carry_18_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cin         In      -         11.268      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cout        Out     0.066     11.334      -         
madd_carry_19_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                cin         In      -         11.334      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                combout     Out     0.000     11.334      -         
madd_add20                                                Net                                  -           -       0.000     -           1         
fir_cmplx_inst.realimag_product_ret[28]                   dffeas                               d           In      -         11.334      -         
===================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 10.807 is 7.779(72.0%) logic and 3.028(28.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.527

    - Propagation time:                      11.334
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.807

    Number of logic level(s):                33
    Starting point:                          fir_cmplx_inst.imagshift_reg_CR31 / q_b[1]
    Ending point:                            fir_cmplx_inst.realimag_product_ret[28] / d
    The start point is clocked by            fm_radio|clock [rising] on pin clock0
    The end   point is clocked by            fm_radio|clock [rising] on pin clk

Instance / Net                                                                                 Pin         Pin               Arrival     No. of    
Name                                                      Type                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
fir_cmplx_inst.imagshift_reg_CR31                         synplicity_altsyncram_RAM_R_W_13     q_b[1]      Out     4.154     4.154       -         
imagtap_value_ret_34_0[1]                                 Net                                  -           -       0.333     -           2         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                datad       In      -         4.487       -         
fir_cmplx_inst.un1_imagtap_value_ml_m[1]                  cycloneive_lcell_comb                combout     Out     0.155     4.642       -         
un1_imagtap_value_ml_m[1]                                 Net                                  -           -       0.414     -           9         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                datab       In      -         5.056       -         
fir_cmplx_inst.un1_imagtap_value_ml.a1_b[0]               cycloneive_lcell_comb                combout     Out     0.443     5.499       -         
a1_b_2[0]                                                 Net                                  -           -       0.326     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                datab       In      -         5.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add0           cycloneive_lcell_comb                cout        Out     0.509     6.334       -         
madd_0_carry_0_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cin         In      -         6.334       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add1           cycloneive_lcell_comb                cout        Out     0.066     6.400       -         
madd_0_carry_1_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cin         In      -         6.400       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add2           cycloneive_lcell_comb                cout        Out     0.066     6.466       -         
madd_0_carry_2_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add3           cycloneive_lcell_comb                cin         In      -         6.466       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_0_add3           cycloneive_lcell_comb                combout     Out     0.000     6.466       -         
madd_0_add3_2                                             Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                datab       In      -         7.118       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add2           cycloneive_lcell_comb                cout        Out     0.509     7.627       -         
madd_6_carry_2_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cin         In      -         7.627       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add3           cycloneive_lcell_comb                cout        Out     0.066     7.693       -         
madd_6_carry_3_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cin         In      -         7.693       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add4           cycloneive_lcell_comb                cout        Out     0.066     7.759       -         
madd_6_carry_4_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cin         In      -         7.759       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add5           cycloneive_lcell_comb                cout        Out     0.066     7.825       -         
madd_6_carry_5_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cin         In      -         7.825       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add6           cycloneive_lcell_comb                cout        Out     0.066     7.891       -         
madd_6_carry_6_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cin         In      -         7.891       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add7           cycloneive_lcell_comb                cout        Out     0.066     7.957       -         
madd_6_carry_7_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cin         In      -         7.957       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add8           cycloneive_lcell_comb                cout        Out     0.066     8.023       -         
madd_6_carry_8_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cin         In      -         8.023       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add9           cycloneive_lcell_comb                cout        Out     0.066     8.089       -         
madd_6_carry_9_2                                          Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cin         In      -         8.089       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add10          cycloneive_lcell_comb                cout        Out     0.066     8.155       -         
madd_6_carry_10_2                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cin         In      -         8.155       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add11          cycloneive_lcell_comb                cout        Out     0.066     8.221       -         
madd_6_carry_11_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cin         In      -         8.221       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add12          cycloneive_lcell_comb                cout        Out     0.066     8.287       -         
madd_6_carry_12_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cin         In      -         8.287       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add13          cycloneive_lcell_comb                cout        Out     0.066     8.353       -         
madd_6_carry_13_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cin         In      -         8.353       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add14          cycloneive_lcell_comb                cout        Out     0.066     8.419       -         
madd_6_carry_14_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cin         In      -         8.419       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add15          cycloneive_lcell_comb                cout        Out     0.066     8.485       -         
madd_6_carry_15_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cin         In      -         8.485       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add16          cycloneive_lcell_comb                cout        Out     0.066     8.551       -         
madd_6_carry_16_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cin         In      -         8.551       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add17          cycloneive_lcell_comb                cout        Out     0.066     8.617       -         
madd_6_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cin         In      -         8.617       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18          cycloneive_lcell_comb                cout        Out     0.066     8.683       -         
madd_6_add18_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                cin         In      -         8.683       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_6_add18_term     cycloneive_lcell_comb                combout     Out     0.000     8.683       -         
madd_6_0[21]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                datab       In      -         9.335       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add17          cycloneive_lcell_comb                cout        Out     0.509     9.844       -         
madd_9_carry_17_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cin         In      -         9.844       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add18          cycloneive_lcell_comb                cout        Out     0.066     9.910       -         
madd_9_carry_18_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cin         In      -         9.910       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add19          cycloneive_lcell_comb                cout        Out     0.066     9.976       -         
madd_9_carry_19_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cin         In      -         9.976       -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add20          cycloneive_lcell_comb                cout        Out     0.066     10.042      -         
madd_9_carry_20_0                                         Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cin         In      -         10.042      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21          cycloneive_lcell_comb                cout        Out     0.066     10.108      -         
madd_9_add21_cout_0                                       Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                cin         In      -         10.108      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_9_add21_term     cycloneive_lcell_comb                combout     Out     0.000     10.108      -         
madd_9_0[26]                                              Net                                  -           -       0.652     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                datab       In      -         10.759      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add18            cycloneive_lcell_comb                cout        Out     0.509     11.268      -         
madd_carry_18_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cin         In      -         11.268      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add19            cycloneive_lcell_comb                cout        Out     0.066     11.334      -         
madd_carry_19_0                                           Net                                  -           -       0.000     -           1         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                cin         In      -         11.334      -         
fir_cmplx_inst.un1_imagtap_value_ml.madd_add20            cycloneive_lcell_comb                combout     Out     0.000     11.334      -         
madd_add20                                                Net                                  -           -       0.000     -           1         
fir_cmplx_inst.realimag_product_ret[28]                   dffeas                               d           In      -         11.334      -         
===================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 10.807 is 7.779(72.0%) logic and 3.028(28.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: square_32s|state_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                                      Arrival          
Instance                          Reference                             Type            Pin      Net                            Time        Slack
                                  Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]     square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_22     0.845       9.683
square_bp_pilot_inst.dout[0]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_0      0.845       9.800
square_bp_pilot_inst.dout[1]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_1      0.845       9.800
square_bp_pilot_inst.dout[2]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_2      0.845       9.800
square_bp_pilot_inst.dout[3]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_3      0.845       9.800
square_bp_pilot_inst.dout[4]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_4      0.845       9.800
square_bp_pilot_inst.dout[5]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_5      0.845       9.800
square_bp_pilot_inst.dout[6]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_6      0.845       9.800
square_bp_pilot_inst.dout[7]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_7      0.845       9.800
square_bp_pilot_inst.dout[8]      square_32s|state_derived_clock[0]     SYNLPM_LAT1     Q[0]     square_bp_pilot_out_din_8      0.845       9.800
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                                                Required          
Instance                               Reference                             Type                                Pin            Net                            Time         Slack
                                       Clock                                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[22]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[23]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[24]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[25]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[26]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[27]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[28]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[29]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[30]     square_bp_pilot_out_din_22     10.978       9.683
square_bp_pilot_fifo_inst.fifo_buf     square_32s|state_derived_clock[0]     synplicity_altsyncram_RAM_R_W_2     data_a[31]     square_bp_pilot_out_din_22     10.978       9.683
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.978
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.978

    - Propagation time:                      1.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.683

    Number of logic level(s):                0
    Starting point:                          square_bp_pilot_inst.dout[22] / Q[0]
    Ending point:                            square_bp_pilot_fifo_inst.fifo_buf / data_a[22]
    The start point is clocked by            square_32s|state_derived_clock[0] [rising] on pin GATE
    The end   point is clocked by            fm_radio|clock [rising] on pin clock0

Instance / Net                                                             Pin            Pin               Arrival     No. of    
Name                                   Type                                Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
square_bp_pilot_inst.dout[22]          SYNLPM_LAT1                         Q[0]           Out     0.845     0.845       -         
square_bp_pilot_out_din_22             Net                                 -              -       0.450     -           11        
square_bp_pilot_fifo_inst.fifo_buf     synplicity_altsyncram_RAM_R_W_2     data_a[22]     In      -         1.295       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 0.317 is -0.133(-42.0%) logic and 0.450(142.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival          
Instance                             Reference     Type            Pin      Net                  Time        Slack
                                     Clock                                                                        
------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_imag[23]     System        SYNLPM_LAT1     Q[0]     qarctan_imag[23]     0.845       2.862
demodulate_inst.qarctan_imag[0]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[0]      0.845       3.422
demodulate_inst.qarctan_imag[1]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[1]      0.845       3.494
demodulate_inst.qarctan_imag[2]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[2]      0.845       3.554
demodulate_inst.qarctan_imag[3]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[3]      0.845       3.626
demodulate_inst.qarctan_imag[4]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[4]      0.845       3.686
demodulate_inst.qarctan_imag[5]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[5]      0.845       3.758
demodulate_inst.qarctan_imag[6]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[6]      0.845       3.818
demodulate_inst.qarctan_imag[7]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[7]      0.845       3.890
demodulate_inst.qarctan_imag[8]      System        SYNLPM_LAT1     Q[0]     qarctan_imag[8]      0.845       3.950
==================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                     Required          
Instance                                     Reference     Type            Pin         Net                Time         Slack
                                             Clock                                                                          
----------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_inst.divisor[31]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_30     10.631       2.862
demodulate_inst.qarctan_inst.divisor[30]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_29     10.631       2.928
demodulate_inst.qarctan_inst.divisor[29]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_28     10.631       2.994
demodulate_inst.qarctan_inst.divisor[28]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_27     10.631       3.060
demodulate_inst.qarctan_inst.divisor[27]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_26     10.631       3.126
demodulate_inst.qarctan_inst.divisor[26]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_25     10.631       3.192
demodulate_inst.qarctan_inst.divisor[25]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_24     10.631       3.258
demodulate_inst.qarctan_inst.divisor[24]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_23     10.631       3.324
demodulate_inst.qarctan_inst.divisor[23]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_22     10.631       3.390
demodulate_inst.qarctan_inst.divisor[22]     System        SYNLPM_LAT1     DATA[0]     divisor_en0_21     10.631       3.456
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.631
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.631

    - Propagation time:                      7.769
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.862

    Number of logic level(s):                36
    Starting point:                          demodulate_inst.qarctan_imag[23] / Q[0]
    Ending point:                            demodulate_inst.qarctan_inst.divisor[31] / DATA[0]
    The start point is clocked by            System [rising] on pin GATE
    The end   point is clocked by            System [rising] on pin GATE

Instance / Net                                                                 Pin         Pin               Arrival     No. of    
Name                                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
demodulate_inst.qarctan_imag[23]                     SYNLPM_LAT1               Q[0]        Out     0.845     0.845       -         
qarctan_imag[23]                                     Net                       -           -       0.887     -           50        
demodulate_inst.qarctan_inst.inf_abs0_a_0_a_0[0]     cycloneive_lcell_comb     datab       In      -         1.732       -         
demodulate_inst.qarctan_inst.inf_abs0_a_0_a_0[0]     cycloneive_lcell_comb     combout     Out     0.443     2.175       -         
inf_abs0_a_0_a_0[0]                                  Net                       -           -       0.333     -           2         
demodulate_inst.qarctan_inst.abs_y_a[0]              cycloneive_lcell_comb     datab       In      -         2.508       -         
demodulate_inst.qarctan_inst.abs_y_a[0]              cycloneive_lcell_comb     cout        Out     0.509     3.017       -         
abs_y_a_cout[0]                                      Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y[1]                cycloneive_lcell_comb     cin         In      -         3.017       -         
demodulate_inst.qarctan_inst.abs_y[1]                cycloneive_lcell_comb     combout     Out     0.000     3.017       -         
abs_y[1]                                             Net                       -           -       0.439     -           3         
demodulate_inst.qarctan_inst.abs_y_minus_x_add1      cycloneive_lcell_comb     dataa       In      -         3.456       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add1      cycloneive_lcell_comb     cout        Out     0.498     3.954       -         
abs_y_minus_x_carry_1                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add2      cycloneive_lcell_comb     cin         In      -         3.954       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add2      cycloneive_lcell_comb     cout        Out     0.066     4.020       -         
abs_y_minus_x_carry_2                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add3      cycloneive_lcell_comb     cin         In      -         4.020       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add3      cycloneive_lcell_comb     cout        Out     0.066     4.086       -         
abs_y_minus_x_carry_3                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add4      cycloneive_lcell_comb     cin         In      -         4.086       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add4      cycloneive_lcell_comb     cout        Out     0.066     4.152       -         
abs_y_minus_x_carry_4                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add5      cycloneive_lcell_comb     cin         In      -         4.152       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add5      cycloneive_lcell_comb     cout        Out     0.066     4.218       -         
abs_y_minus_x_carry_5                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add6      cycloneive_lcell_comb     cin         In      -         4.218       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add6      cycloneive_lcell_comb     cout        Out     0.066     4.284       -         
abs_y_minus_x_carry_6                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add7      cycloneive_lcell_comb     cin         In      -         4.284       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add7      cycloneive_lcell_comb     cout        Out     0.066     4.350       -         
abs_y_minus_x_carry_7                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add8      cycloneive_lcell_comb     cin         In      -         4.350       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add8      cycloneive_lcell_comb     cout        Out     0.066     4.416       -         
abs_y_minus_x_carry_8                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add9      cycloneive_lcell_comb     cin         In      -         4.416       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add9      cycloneive_lcell_comb     cout        Out     0.066     4.482       -         
abs_y_minus_x_carry_9                                Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add10     cycloneive_lcell_comb     cin         In      -         4.482       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add10     cycloneive_lcell_comb     cout        Out     0.066     4.548       -         
abs_y_minus_x_carry_10                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add11     cycloneive_lcell_comb     cin         In      -         4.548       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add11     cycloneive_lcell_comb     cout        Out     0.066     4.614       -         
abs_y_minus_x_carry_11                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add12     cycloneive_lcell_comb     cin         In      -         4.614       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add12     cycloneive_lcell_comb     cout        Out     0.066     4.680       -         
abs_y_minus_x_carry_12                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add13     cycloneive_lcell_comb     cin         In      -         4.680       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add13     cycloneive_lcell_comb     cout        Out     0.066     4.746       -         
abs_y_minus_x_carry_13                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add14     cycloneive_lcell_comb     cin         In      -         4.746       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add14     cycloneive_lcell_comb     cout        Out     0.066     4.812       -         
abs_y_minus_x_carry_14                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add15     cycloneive_lcell_comb     cin         In      -         4.812       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add15     cycloneive_lcell_comb     cout        Out     0.066     4.878       -         
abs_y_minus_x_carry_15                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add16     cycloneive_lcell_comb     cin         In      -         4.878       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add16     cycloneive_lcell_comb     cout        Out     0.066     4.944       -         
abs_y_minus_x_carry_16                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add17     cycloneive_lcell_comb     cin         In      -         4.944       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add17     cycloneive_lcell_comb     cout        Out     0.066     5.010       -         
abs_y_minus_x_carry_17                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add18     cycloneive_lcell_comb     cin         In      -         5.010       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add18     cycloneive_lcell_comb     cout        Out     0.066     5.076       -         
abs_y_minus_x_carry_18                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add19     cycloneive_lcell_comb     cin         In      -         5.076       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add19     cycloneive_lcell_comb     cout        Out     0.066     5.142       -         
abs_y_minus_x_carry_19                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add20     cycloneive_lcell_comb     cin         In      -         5.142       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add20     cycloneive_lcell_comb     cout        Out     0.066     5.208       -         
abs_y_minus_x_carry_20                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add21     cycloneive_lcell_comb     cin         In      -         5.208       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add21     cycloneive_lcell_comb     cout        Out     0.066     5.274       -         
abs_y_minus_x_carry_21                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add22     cycloneive_lcell_comb     cin         In      -         5.274       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add22     cycloneive_lcell_comb     cout        Out     0.066     5.340       -         
abs_y_minus_x_carry_22                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add23     cycloneive_lcell_comb     cin         In      -         5.340       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add23     cycloneive_lcell_comb     cout        Out     0.066     5.406       -         
abs_y_minus_x_carry_23                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add24     cycloneive_lcell_comb     cin         In      -         5.406       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add24     cycloneive_lcell_comb     cout        Out     0.066     5.472       -         
abs_y_minus_x_carry_24                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add25     cycloneive_lcell_comb     cin         In      -         5.472       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add25     cycloneive_lcell_comb     cout        Out     0.066     5.538       -         
abs_y_minus_x_carry_25                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add26     cycloneive_lcell_comb     cin         In      -         5.538       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add26     cycloneive_lcell_comb     cout        Out     0.066     5.604       -         
abs_y_minus_x_carry_26                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add27     cycloneive_lcell_comb     cin         In      -         5.604       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add27     cycloneive_lcell_comb     cout        Out     0.066     5.670       -         
abs_y_minus_x_carry_27                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add28     cycloneive_lcell_comb     cin         In      -         5.670       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add28     cycloneive_lcell_comb     cout        Out     0.066     5.736       -         
abs_y_minus_x_carry_28                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add29     cycloneive_lcell_comb     cin         In      -         5.736       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add29     cycloneive_lcell_comb     cout        Out     0.066     5.802       -         
abs_y_minus_x_carry_29                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add30     cycloneive_lcell_comb     cin         In      -         5.802       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add30     cycloneive_lcell_comb     cout        Out     0.066     5.868       -         
abs_y_minus_x_carry_30                               Net                       -           -       0.000     -           1         
demodulate_inst.qarctan_inst.abs_y_minus_x_add31     cycloneive_lcell_comb     cin         In      -         5.868       -         
demodulate_inst.qarctan_inst.abs_y_minus_x_add31     cycloneive_lcell_comb     combout     Out     0.000     5.868       -         
abs_y_minus_x_add31                                  Net                       -           -       0.652     -           1         
demodulate_inst.qarctan_inst.divisor_4[31]           cycloneive_lcell_comb     datab       In      -         6.519       -         
demodulate_inst.qarctan_inst.divisor_4[31]           cycloneive_lcell_comb     combout     Out     0.443     6.962       -         
divisor_4[31]                                        Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divisor_RNO[31]         cycloneive_lcell_comb     datad       In      -         7.288       -         
demodulate_inst.qarctan_inst.divisor_RNO[31]         cycloneive_lcell_comb     combout     Out     0.155     7.443       -         
divisor_en0_30                                       Net                       -           -       0.326     -           1         
demodulate_inst.qarctan_inst.divisor[31]             SYNLPM_LAT1               DATA[0]     In      -         7.769       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 7.138 is 4.176(58.5%) logic and 2.962(41.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 232MB peak: 296MB)


Finished timing report (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 232MB peak: 296MB)

##### START OF AREA REPORT #####[
Design view:work.fm_radio(verilog)
Selecting part EP4CE6E22A7
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 12190 of 6272 (194%)
Logic element usage by number of inputs
		  4 input functions 	 3566
		  3 input functions 	 1504
		  <=2 input functions 	 7120
Logic elements by mode
		  normal mode            6658
		  arithmetic mode        5532
Total registers 3684 of 6272 (58%)
I/O pins 80 of 180 (44%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             2485
Sload:           145
Sclr:            121
Total ESB:      15328 bits 

LPM latches:    625

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 74MB peak: 296MB)

Process took 0h:00m:31s realtime, 0h:00m:31s cputime
# Fri Mar  8 10:34:35 2024

###########################################################]
