<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: ENET_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ENET_Type Struct Reference<div class="ingroups"><a class="el" href="a02355.html">ENET Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ENET - Register Layout Typedef.  
 <a href="a00103.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a01256_source.html">cpu/arm/k60/include/MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ff7649428a079dfb1cc80b9dd6ef26b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ff7649428a079dfb1cc80b9dd6ef26b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a2ff7649428a079dfb1cc80b9dd6ef26b">EIR</a></td></tr>
<tr class="memdesc:a2ff7649428a079dfb1cc80b9dd6ef26b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Event Register, offset: 0x4. <br/></td></tr>
<tr class="separator:a2ff7649428a079dfb1cc80b9dd6ef26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ca6627a6219451b62a04a55177367b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8ca6627a6219451b62a04a55177367b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ac8ca6627a6219451b62a04a55177367b">EIMR</a></td></tr>
<tr class="memdesc:ac8ca6627a6219451b62a04a55177367b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register, offset: 0x8. <br/></td></tr>
<tr class="separator:ac8ca6627a6219451b62a04a55177367b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aafd4d2fcc9b52fe5e9fb671cb3cbe8f7">RDAR</a></td></tr>
<tr class="memdesc:aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Descriptor Active Register, offset: 0x10. <br/></td></tr>
<tr class="separator:aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4673b3f5276bced67de7715389a098f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4673b3f5276bced67de7715389a098f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aa4673b3f5276bced67de7715389a098f">TDAR</a></td></tr>
<tr class="memdesc:aa4673b3f5276bced67de7715389a098f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Descriptor Active Register, offset: 0x14. <br/></td></tr>
<tr class="separator:aa4673b3f5276bced67de7715389a098f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0280ca4dba07c6a76901229ce4c885da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0280ca4dba07c6a76901229ce4c885da"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a0280ca4dba07c6a76901229ce4c885da">ECR</a></td></tr>
<tr class="memdesc:a0280ca4dba07c6a76901229ce4c885da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet Control Register, offset: 0x24. <br/></td></tr>
<tr class="separator:a0280ca4dba07c6a76901229ce4c885da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359c03ae606c4e68658d852e5c4e5e4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a359c03ae606c4e68658d852e5c4e5e4d"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a359c03ae606c4e68658d852e5c4e5e4d">MMFR</a></td></tr>
<tr class="memdesc:a359c03ae606c4e68658d852e5c4e5e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MII Management Frame Register, offset: 0x40. <br/></td></tr>
<tr class="separator:a359c03ae606c4e68658d852e5c4e5e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e3c9ce7694505cb969d1728c02b321"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1e3c9ce7694505cb969d1728c02b321"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ac1e3c9ce7694505cb969d1728c02b321">MSCR</a></td></tr>
<tr class="memdesc:ac1e3c9ce7694505cb969d1728c02b321"><td class="mdescLeft">&#160;</td><td class="mdescRight">MII Speed Control Register, offset: 0x44. <br/></td></tr>
<tr class="separator:ac1e3c9ce7694505cb969d1728c02b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b6139ebf953cda87a5fe377df75307"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75b6139ebf953cda87a5fe377df75307"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a75b6139ebf953cda87a5fe377df75307">MIBC</a></td></tr>
<tr class="memdesc:a75b6139ebf953cda87a5fe377df75307"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIB Control Register, offset: 0x64. <br/></td></tr>
<tr class="separator:a75b6139ebf953cda87a5fe377df75307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6a24a342870195d9f9efd0ed7a43bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e6a24a342870195d9f9efd0ed7a43bc"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a1e6a24a342870195d9f9efd0ed7a43bc">RCR</a></td></tr>
<tr class="memdesc:a1e6a24a342870195d9f9efd0ed7a43bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Control Register, offset: 0x84. <br/></td></tr>
<tr class="separator:a1e6a24a342870195d9f9efd0ed7a43bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44766d369a9340a077907deed6107f78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44766d369a9340a077907deed6107f78"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a44766d369a9340a077907deed6107f78">TCR</a></td></tr>
<tr class="memdesc:a44766d369a9340a077907deed6107f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Control Register, offset: 0xC4. <br/></td></tr>
<tr class="separator:a44766d369a9340a077907deed6107f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83047c76f6dab2c6bdd3cb7f8621deac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83047c76f6dab2c6bdd3cb7f8621deac"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a83047c76f6dab2c6bdd3cb7f8621deac">PALR</a></td></tr>
<tr class="memdesc:a83047c76f6dab2c6bdd3cb7f8621deac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Lower Register, offset: 0xE4. <br/></td></tr>
<tr class="separator:a83047c76f6dab2c6bdd3cb7f8621deac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4008aa2e50b3cf079b32546db1054478"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4008aa2e50b3cf079b32546db1054478"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4008aa2e50b3cf079b32546db1054478">PAUR</a></td></tr>
<tr class="memdesc:a4008aa2e50b3cf079b32546db1054478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical Address Upper Register, offset: 0xE8. <br/></td></tr>
<tr class="separator:a4008aa2e50b3cf079b32546db1054478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0c4ff40dfd2da3f20f28f3f50b991f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a0c4ff40dfd2da3f20f28f3f50b991f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a7a0c4ff40dfd2da3f20f28f3f50b991f">OPD</a></td></tr>
<tr class="memdesc:a7a0c4ff40dfd2da3f20f28f3f50b991f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opcode/Pause Duration Register, offset: 0xEC. <br/></td></tr>
<tr class="separator:a7a0c4ff40dfd2da3f20f28f3f50b991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5d329ac44b5fc9a777d7e5c553d824"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad5d329ac44b5fc9a777d7e5c553d824"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aad5d329ac44b5fc9a777d7e5c553d824">IAUR</a></td></tr>
<tr class="memdesc:aad5d329ac44b5fc9a777d7e5c553d824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Individual Upper Address Register, offset: 0x118. <br/></td></tr>
<tr class="separator:aad5d329ac44b5fc9a777d7e5c553d824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6f578ad2bcc9e083e832a77e513ed3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb6f578ad2bcc9e083e832a77e513ed3"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#acb6f578ad2bcc9e083e832a77e513ed3">IALR</a></td></tr>
<tr class="memdesc:acb6f578ad2bcc9e083e832a77e513ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Individual Lower Address Register, offset: 0x11C. <br/></td></tr>
<tr class="separator:acb6f578ad2bcc9e083e832a77e513ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b405b74d63c05ee1d49038985f486cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b405b74d63c05ee1d49038985f486cd"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a3b405b74d63c05ee1d49038985f486cd">GAUR</a></td></tr>
<tr class="memdesc:a3b405b74d63c05ee1d49038985f486cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Group Upper Address Register, offset: 0x120. <br/></td></tr>
<tr class="separator:a3b405b74d63c05ee1d49038985f486cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6467ea10354c07b7127d11367790de4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6467ea10354c07b7127d11367790de4"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad6467ea10354c07b7127d11367790de4">GALR</a></td></tr>
<tr class="memdesc:ad6467ea10354c07b7127d11367790de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Descriptor Group Lower Address Register, offset: 0x124. <br/></td></tr>
<tr class="separator:ad6467ea10354c07b7127d11367790de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4cd89cda56d27b449736abfdd69ee6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca4cd89cda56d27b449736abfdd69ee6"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aca4cd89cda56d27b449736abfdd69ee6">TFWR</a></td></tr>
<tr class="memdesc:aca4cd89cda56d27b449736abfdd69ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Watermark Register, offset: 0x144. <br/></td></tr>
<tr class="separator:aca4cd89cda56d27b449736abfdd69ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84eeffd56da6b3e88467b83e883715f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab84eeffd56da6b3e88467b83e883715f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ab84eeffd56da6b3e88467b83e883715f">RDSR</a></td></tr>
<tr class="memdesc:ab84eeffd56da6b3e88467b83e883715f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Descriptor Ring Start Register, offset: 0x180. <br/></td></tr>
<tr class="separator:ab84eeffd56da6b3e88467b83e883715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3290b03f8c1eeec24b72eccb514cef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa3290b03f8c1eeec24b72eccb514cef"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aaa3290b03f8c1eeec24b72eccb514cef">TDSR</a></td></tr>
<tr class="memdesc:aaa3290b03f8c1eeec24b72eccb514cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Buffer Descriptor Ring Start Register, offset: 0x184. <br/></td></tr>
<tr class="separator:aaa3290b03f8c1eeec24b72eccb514cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481a8606d28f91888899edf2d452acf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a481a8606d28f91888899edf2d452acf6"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a481a8606d28f91888899edf2d452acf6">MRBR</a></td></tr>
<tr class="memdesc:a481a8606d28f91888899edf2d452acf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Receive Buffer Size Register, offset: 0x188. <br/></td></tr>
<tr class="separator:a481a8606d28f91888899edf2d452acf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e0c9198f7b28a5183ad00dc01d6dec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78e0c9198f7b28a5183ad00dc01d6dec"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a78e0c9198f7b28a5183ad00dc01d6dec">RSFL</a></td></tr>
<tr class="memdesc:a78e0c9198f7b28a5183ad00dc01d6dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Section Full Threshold, offset: 0x190. <br/></td></tr>
<tr class="separator:a78e0c9198f7b28a5183ad00dc01d6dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cfa21fc1837cfd58a8f8d159286e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49cfa21fc1837cfd58a8f8d159286e46"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a49cfa21fc1837cfd58a8f8d159286e46">RSEM</a></td></tr>
<tr class="memdesc:a49cfa21fc1837cfd58a8f8d159286e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Section Empty Threshold, offset: 0x194. <br/></td></tr>
<tr class="separator:a49cfa21fc1837cfd58a8f8d159286e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4847e5abf286cd40f1473ea96b7c1e5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4847e5abf286cd40f1473ea96b7c1e5f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4847e5abf286cd40f1473ea96b7c1e5f">RAEM</a></td></tr>
<tr class="memdesc:a4847e5abf286cd40f1473ea96b7c1e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Almost Empty Threshold, offset: 0x198. <br/></td></tr>
<tr class="separator:a4847e5abf286cd40f1473ea96b7c1e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d267bf8a33801197a472cdaa463e9ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d267bf8a33801197a472cdaa463e9ef"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a0d267bf8a33801197a472cdaa463e9ef">RAFL</a></td></tr>
<tr class="memdesc:a0d267bf8a33801197a472cdaa463e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Almost Full Threshold, offset: 0x19C. <br/></td></tr>
<tr class="separator:a0d267bf8a33801197a472cdaa463e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832581c4ee3735edefec723badc44137"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a832581c4ee3735edefec723badc44137"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a832581c4ee3735edefec723badc44137">TSEM</a></td></tr>
<tr class="memdesc:a832581c4ee3735edefec723badc44137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Section Empty Threshold, offset: 0x1A0. <br/></td></tr>
<tr class="separator:a832581c4ee3735edefec723badc44137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f774d8ca4919460b91e4fb11568a888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f774d8ca4919460b91e4fb11568a888"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a0f774d8ca4919460b91e4fb11568a888">TAEM</a></td></tr>
<tr class="memdesc:a0f774d8ca4919460b91e4fb11568a888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Almost Empty Threshold, offset: 0x1A4. <br/></td></tr>
<tr class="separator:a0f774d8ca4919460b91e4fb11568a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac673b821561ab611b0b1ba10ca44d885"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac673b821561ab611b0b1ba10ca44d885"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ac673b821561ab611b0b1ba10ca44d885">TAFL</a></td></tr>
<tr class="memdesc:ac673b821561ab611b0b1ba10ca44d885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Almost Full Threshold, offset: 0x1A8. <br/></td></tr>
<tr class="separator:ac673b821561ab611b0b1ba10ca44d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21e05048bc2b786d0d17147bf57ec36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af21e05048bc2b786d0d17147bf57ec36"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af21e05048bc2b786d0d17147bf57ec36">TIPG</a></td></tr>
<tr class="memdesc:af21e05048bc2b786d0d17147bf57ec36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Inter-Packet Gap, offset: 0x1AC. <br/></td></tr>
<tr class="separator:af21e05048bc2b786d0d17147bf57ec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a1600d156232df571e5ae8654f71c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2a1600d156232df571e5ae8654f71c4"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad2a1600d156232df571e5ae8654f71c4">FTRL</a></td></tr>
<tr class="memdesc:ad2a1600d156232df571e5ae8654f71c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Truncation Length, offset: 0x1B0. <br/></td></tr>
<tr class="separator:ad2a1600d156232df571e5ae8654f71c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e9161d922623a708995cda7f50d32c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78e9161d922623a708995cda7f50d32c"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a78e9161d922623a708995cda7f50d32c">TACC</a></td></tr>
<tr class="memdesc:a78e9161d922623a708995cda7f50d32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Accelerator Function Configuration, offset: 0x1C0. <br/></td></tr>
<tr class="separator:a78e9161d922623a708995cda7f50d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f86336404b15e64e1dac59d0a5a6270"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f86336404b15e64e1dac59d0a5a6270"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a2f86336404b15e64e1dac59d0a5a6270">RACC</a></td></tr>
<tr class="memdesc:a2f86336404b15e64e1dac59d0a5a6270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Accelerator Function Configuration, offset: 0x1C4. <br/></td></tr>
<tr class="separator:a2f86336404b15e64e1dac59d0a5a6270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7505d13d5ccb9a08a651b450be19a0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af7505d13d5ccb9a08a651b450be19a0a">RMON_T_DROP</a></td></tr>
<tr class="memdesc:af7505d13d5ccb9a08a651b450be19a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count of frames not counted correctly (RMON_T_DROP).  <a href="#af7505d13d5ccb9a08a651b450be19a0a">More...</a><br/></td></tr>
<tr class="separator:af7505d13d5ccb9a08a651b450be19a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de549844540be775160a1fa83f75702"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9de549844540be775160a1fa83f75702"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a9de549844540be775160a1fa83f75702">RMON_T_PACKETS</a></td></tr>
<tr class="memdesc:a9de549844540be775160a1fa83f75702"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx packet count (RMON_T_PACKETS), offset: 0x204. <br/></td></tr>
<tr class="separator:a9de549844540be775160a1fa83f75702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c491dfed0bdd4e716f65895170695b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23c491dfed0bdd4e716f65895170695b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a23c491dfed0bdd4e716f65895170695b">RMON_T_BC_PKT</a></td></tr>
<tr class="memdesc:a23c491dfed0bdd4e716f65895170695b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208. <br/></td></tr>
<tr class="separator:a23c491dfed0bdd4e716f65895170695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878de7037c9a164862fa9ab2ed71330b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a878de7037c9a164862fa9ab2ed71330b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a878de7037c9a164862fa9ab2ed71330b">RMON_T_MC_PKT</a></td></tr>
<tr class="memdesc:a878de7037c9a164862fa9ab2ed71330b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C. <br/></td></tr>
<tr class="separator:a878de7037c9a164862fa9ab2ed71330b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b091ff37f22bb3f1fb169cc5efbe7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64b091ff37f22bb3f1fb169cc5efbe7a"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a64b091ff37f22bb3f1fb169cc5efbe7a">RMON_T_CRC_ALIGN</a></td></tr>
<tr class="memdesc:a64b091ff37f22bb3f1fb169cc5efbe7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN), offset: 0x210. <br/></td></tr>
<tr class="separator:a64b091ff37f22bb3f1fb169cc5efbe7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8a22a4275fb4615b0b24dac999fe70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf8a22a4275fb4615b0b24dac999fe70"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#abf8a22a4275fb4615b0b24dac999fe70">RMON_T_UNDERSIZE</a></td></tr>
<tr class="memdesc:abf8a22a4275fb4615b0b24dac999fe70"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Packets &lt; 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214. <br/></td></tr>
<tr class="separator:abf8a22a4275fb4615b0b24dac999fe70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fdefbaf0262f6a60967febae1242aac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fdefbaf0262f6a60967febae1242aac"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4fdefbaf0262f6a60967febae1242aac">RMON_T_OVERSIZE</a></td></tr>
<tr class="memdesc:a4fdefbaf0262f6a60967febae1242aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Packets &gt; MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218. <br/></td></tr>
<tr class="separator:a4fdefbaf0262f6a60967febae1242aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c29d45fee192f84a40178027c582d90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c29d45fee192f84a40178027c582d90"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a1c29d45fee192f84a40178027c582d90">RMON_T_FRAG</a></td></tr>
<tr class="memdesc:a1c29d45fee192f84a40178027c582d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Packets &lt; 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C. <br/></td></tr>
<tr class="separator:a1c29d45fee192f84a40178027c582d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0c5e2db3edb40ea305377189ad2bc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a0c5e2db3edb40ea305377189ad2bc5"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a7a0c5e2db3edb40ea305377189ad2bc5">RMON_T_JAB</a></td></tr>
<tr class="memdesc:a7a0c5e2db3edb40ea305377189ad2bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Packets &gt; MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220. <br/></td></tr>
<tr class="separator:a7a0c5e2db3edb40ea305377189ad2bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152f78006e3b0f881f04498d5c11490a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a152f78006e3b0f881f04498d5c11490a"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a152f78006e3b0f881f04498d5c11490a">RMON_T_COL</a></td></tr>
<tr class="memdesc:a152f78006e3b0f881f04498d5c11490a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx collision count (RMON_T_COL), offset: 0x224. <br/></td></tr>
<tr class="separator:a152f78006e3b0f881f04498d5c11490a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fcc1277659c5e879243a53c2e91316"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83fcc1277659c5e879243a53c2e91316"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a83fcc1277659c5e879243a53c2e91316">RMON_T_P64</a></td></tr>
<tr class="memdesc:a83fcc1277659c5e879243a53c2e91316"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228. <br/></td></tr>
<tr class="separator:a83fcc1277659c5e879243a53c2e91316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97806e168a463880e91ae4c7072bfba2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97806e168a463880e91ae4c7072bfba2"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a97806e168a463880e91ae4c7072bfba2">RMON_T_P65TO127</a></td></tr>
<tr class="memdesc:a97806e168a463880e91ae4c7072bfba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C. <br/></td></tr>
<tr class="separator:a97806e168a463880e91ae4c7072bfba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259e68ab03aedacecf22f30c207184e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a259e68ab03aedacecf22f30c207184e3"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a259e68ab03aedacecf22f30c207184e3">RMON_T_P128TO255</a></td></tr>
<tr class="memdesc:a259e68ab03aedacecf22f30c207184e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230. <br/></td></tr>
<tr class="separator:a259e68ab03aedacecf22f30c207184e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8aa802b2851f7df3390b940928caf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab8aa802b2851f7df3390b940928caf9"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aab8aa802b2851f7df3390b940928caf9">RMON_T_P256TO511</a></td></tr>
<tr class="memdesc:aab8aa802b2851f7df3390b940928caf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234. <br/></td></tr>
<tr class="separator:aab8aa802b2851f7df3390b940928caf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6427b5a40336b2c48b3796d33c7e8472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6427b5a40336b2c48b3796d33c7e8472"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a6427b5a40336b2c48b3796d33c7e8472">RMON_T_P512TO1023</a></td></tr>
<tr class="memdesc:a6427b5a40336b2c48b3796d33c7e8472"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238. <br/></td></tr>
<tr class="separator:a6427b5a40336b2c48b3796d33c7e8472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686936714bd9b37dd65ea81dbcc437e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a686936714bd9b37dd65ea81dbcc437e5"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a686936714bd9b37dd65ea81dbcc437e5">RMON_T_P1024TO2047</a></td></tr>
<tr class="memdesc:a686936714bd9b37dd65ea81dbcc437e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C. <br/></td></tr>
<tr class="separator:a686936714bd9b37dd65ea81dbcc437e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7321a60f5ceb7e658a0ef2b2edc2a1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7321a60f5ceb7e658a0ef2b2edc2a1e"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ac7321a60f5ceb7e658a0ef2b2edc2a1e">RMON_T_P_GTE2048</a></td></tr>
<tr class="memdesc:ac7321a60f5ceb7e658a0ef2b2edc2a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx packets w &gt; 2048 bytes (RMON_T_P_GTE2048), offset: 0x240. <br/></td></tr>
<tr class="separator:ac7321a60f5ceb7e658a0ef2b2edc2a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159213567e106c3d8469d88ae2a5c5b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159213567e106c3d8469d88ae2a5c5b7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a159213567e106c3d8469d88ae2a5c5b7">RMON_T_OCTETS</a></td></tr>
<tr class="memdesc:a159213567e106c3d8469d88ae2a5c5b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Tx Octets (RMON_T_OCTETS), offset: 0x244. <br/></td></tr>
<tr class="separator:a159213567e106c3d8469d88ae2a5c5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e0bebbbba058213b01b6df42d3caeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a46e0bebbbba058213b01b6df42d3caeb">IEEE_T_DROP</a></td></tr>
<tr class="memdesc:a46e0bebbbba058213b01b6df42d3caeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count of frames not counted correctly (IEEE_T_DROP).  <a href="#a46e0bebbbba058213b01b6df42d3caeb">More...</a><br/></td></tr>
<tr class="separator:a46e0bebbbba058213b01b6df42d3caeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e9f699a7f2ee7911005e4962c2634f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25e9f699a7f2ee7911005e4962c2634f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a25e9f699a7f2ee7911005e4962c2634f">IEEE_T_FRAME_OK</a></td></tr>
<tr class="memdesc:a25e9f699a7f2ee7911005e4962c2634f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C. <br/></td></tr>
<tr class="separator:a25e9f699a7f2ee7911005e4962c2634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260d6e50dd3dbd9e0478bf21f8af8791"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a260d6e50dd3dbd9e0478bf21f8af8791"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a260d6e50dd3dbd9e0478bf21f8af8791">IEEE_T_1COL</a></td></tr>
<tr class="memdesc:a260d6e50dd3dbd9e0478bf21f8af8791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250. <br/></td></tr>
<tr class="separator:a260d6e50dd3dbd9e0478bf21f8af8791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24cf79b4afa9a81c3725fab2d9283e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af24cf79b4afa9a81c3725fab2d9283e7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af24cf79b4afa9a81c3725fab2d9283e7">IEEE_T_MCOL</a></td></tr>
<tr class="memdesc:af24cf79b4afa9a81c3725fab2d9283e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254. <br/></td></tr>
<tr class="separator:af24cf79b4afa9a81c3725fab2d9283e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0b0900889681545417520faf5775d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf0b0900889681545417520faf5775d3"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aaf0b0900889681545417520faf5775d3">IEEE_T_DEF</a></td></tr>
<tr class="memdesc:aaf0b0900889681545417520faf5775d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258. <br/></td></tr>
<tr class="separator:aaf0b0900889681545417520faf5775d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6b7fe0e1e7f976bea3892db04d22f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c6b7fe0e1e7f976bea3892db04d22f1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a7c6b7fe0e1e7f976bea3892db04d22f1">IEEE_T_LCOL</a></td></tr>
<tr class="memdesc:a7c6b7fe0e1e7f976bea3892db04d22f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C. <br/></td></tr>
<tr class="separator:a7c6b7fe0e1e7f976bea3892db04d22f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0165675944ade8aa248683eb5557beb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0165675944ade8aa248683eb5557beb"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad0165675944ade8aa248683eb5557beb">IEEE_T_EXCOL</a></td></tr>
<tr class="memdesc:ad0165675944ade8aa248683eb5557beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260. <br/></td></tr>
<tr class="separator:ad0165675944ade8aa248683eb5557beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02f31bee5be10296855da2af139e72d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae02f31bee5be10296855da2af139e72d"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ae02f31bee5be10296855da2af139e72d">IEEE_T_MACERR</a></td></tr>
<tr class="memdesc:ae02f31bee5be10296855da2af139e72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264. <br/></td></tr>
<tr class="separator:ae02f31bee5be10296855da2af139e72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c4cf9ab525beeb5427573792f86025"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92c4cf9ab525beeb5427573792f86025"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a92c4cf9ab525beeb5427573792f86025">IEEE_T_CSERR</a></td></tr>
<tr class="memdesc:a92c4cf9ab525beeb5427573792f86025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268. <br/></td></tr>
<tr class="separator:a92c4cf9ab525beeb5427573792f86025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a70be498ad22a2118d946cd5f37102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af1a70be498ad22a2118d946cd5f37102">IEEE_T_SQE</a></td></tr>
<tr class="memdesc:af1a70be498ad22a2118d946cd5f37102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Transmitted with SQE Error (IEEE_T_SQE).  <a href="#af1a70be498ad22a2118d946cd5f37102">More...</a><br/></td></tr>
<tr class="separator:af1a70be498ad22a2118d946cd5f37102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ccc2833ef1189dcbfe593e35e9118b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ccc2833ef1189dcbfe593e35e9118b2"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a9ccc2833ef1189dcbfe593e35e9118b2">IEEE_T_FDXFC</a></td></tr>
<tr class="memdesc:a9ccc2833ef1189dcbfe593e35e9118b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270. <br/></td></tr>
<tr class="separator:a9ccc2833ef1189dcbfe593e35e9118b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ea82b0f40c7fba7d27843b778baac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aa6ea82b0f40c7fba7d27843b778baac8">IEEE_T_OCTETS_OK</a></td></tr>
<tr class="memdesc:aa6ea82b0f40c7fba7d27843b778baac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK).  <a href="#aa6ea82b0f40c7fba7d27843b778baac8">More...</a><br/></td></tr>
<tr class="separator:aa6ea82b0f40c7fba7d27843b778baac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6194bf30ded2153bcd8c5ae561c6c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff6194bf30ded2153bcd8c5ae561c6c7"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aff6194bf30ded2153bcd8c5ae561c6c7">RMON_R_PACKETS</a></td></tr>
<tr class="memdesc:aff6194bf30ded2153bcd8c5ae561c6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx packet count (RMON_R_PACKETS), offset: 0x284. <br/></td></tr>
<tr class="separator:aff6194bf30ded2153bcd8c5ae561c6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610a0affbd73c060462deab0ef9be79b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a610a0affbd73c060462deab0ef9be79b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a610a0affbd73c060462deab0ef9be79b">RMON_R_BC_PKT</a></td></tr>
<tr class="memdesc:a610a0affbd73c060462deab0ef9be79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288. <br/></td></tr>
<tr class="separator:a610a0affbd73c060462deab0ef9be79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e15b10f049659e10237075efa8071f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79e15b10f049659e10237075efa8071f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a79e15b10f049659e10237075efa8071f">RMON_R_MC_PKT</a></td></tr>
<tr class="memdesc:a79e15b10f049659e10237075efa8071f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C. <br/></td></tr>
<tr class="separator:a79e15b10f049659e10237075efa8071f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5dbb60fd5c2db0334350dd2850f2f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5dbb60fd5c2db0334350dd2850f2f33"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ae5dbb60fd5c2db0334350dd2850f2f33">RMON_R_CRC_ALIGN</a></td></tr>
<tr class="memdesc:ae5dbb60fd5c2db0334350dd2850f2f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN), offset: 0x290. <br/></td></tr>
<tr class="separator:ae5dbb60fd5c2db0334350dd2850f2f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555f55eee1dfdfc3d1211875aa36a396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a555f55eee1dfdfc3d1211875aa36a396"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a555f55eee1dfdfc3d1211875aa36a396">RMON_R_UNDERSIZE</a></td></tr>
<tr class="memdesc:a555f55eee1dfdfc3d1211875aa36a396"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Packets &lt; 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294. <br/></td></tr>
<tr class="separator:a555f55eee1dfdfc3d1211875aa36a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65dc246caaa867fe0fa27a5c2ab6441"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad65dc246caaa867fe0fa27a5c2ab6441"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad65dc246caaa867fe0fa27a5c2ab6441">RMON_R_OVERSIZE</a></td></tr>
<tr class="memdesc:ad65dc246caaa867fe0fa27a5c2ab6441"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Packets &gt; MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298. <br/></td></tr>
<tr class="separator:ad65dc246caaa867fe0fa27a5c2ab6441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f07488b3256cac88082110ff2a86d81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f07488b3256cac88082110ff2a86d81"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a3f07488b3256cac88082110ff2a86d81">RMON_R_FRAG</a></td></tr>
<tr class="memdesc:a3f07488b3256cac88082110ff2a86d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Packets &lt; 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C. <br/></td></tr>
<tr class="separator:a3f07488b3256cac88082110ff2a86d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7389c7d6bb0792949ccb7b30170965"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d7389c7d6bb0792949ccb7b30170965"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a3d7389c7d6bb0792949ccb7b30170965">RMON_R_JAB</a></td></tr>
<tr class="memdesc:a3d7389c7d6bb0792949ccb7b30170965"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Packets &gt; MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0. <br/></td></tr>
<tr class="separator:a3d7389c7d6bb0792949ccb7b30170965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc42b04dc76d2ff1cd7782e0c86d8d32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc42b04dc76d2ff1cd7782e0c86d8d32"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#adc42b04dc76d2ff1cd7782e0c86d8d32">RMON_R_RESVD_0</a></td></tr>
<tr class="memdesc:adc42b04dc76d2ff1cd7782e0c86d8d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved (RMON_R_RESVD_0), offset: 0x2A4. <br/></td></tr>
<tr class="separator:adc42b04dc76d2ff1cd7782e0c86d8d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8d6aa1dcebd79096489a42ad00d514"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b8d6aa1dcebd79096489a42ad00d514"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a1b8d6aa1dcebd79096489a42ad00d514">RMON_R_P64</a></td></tr>
<tr class="memdesc:a1b8d6aa1dcebd79096489a42ad00d514"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8. <br/></td></tr>
<tr class="separator:a1b8d6aa1dcebd79096489a42ad00d514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bad09e53632a3802b8f81b0972fafdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bad09e53632a3802b8f81b0972fafdf"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4bad09e53632a3802b8f81b0972fafdf">RMON_R_P65TO127</a></td></tr>
<tr class="memdesc:a4bad09e53632a3802b8f81b0972fafdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC. <br/></td></tr>
<tr class="separator:a4bad09e53632a3802b8f81b0972fafdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9ef17e504607c96eacc8e2817d73f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f9ef17e504607c96eacc8e2817d73f9"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a5f9ef17e504607c96eacc8e2817d73f9">RMON_R_P128TO255</a></td></tr>
<tr class="memdesc:a5f9ef17e504607c96eacc8e2817d73f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0. <br/></td></tr>
<tr class="separator:a5f9ef17e504607c96eacc8e2817d73f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa087d41b38ae0670c7e56418115b869"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa087d41b38ae0670c7e56418115b869"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aaa087d41b38ae0670c7e56418115b869">RMON_R_P256TO511</a></td></tr>
<tr class="memdesc:aaa087d41b38ae0670c7e56418115b869"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4. <br/></td></tr>
<tr class="separator:aaa087d41b38ae0670c7e56418115b869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63e975370ae75f760d35b4715dbc237"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa63e975370ae75f760d35b4715dbc237"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aa63e975370ae75f760d35b4715dbc237">RMON_R_P512TO1023</a></td></tr>
<tr class="memdesc:aa63e975370ae75f760d35b4715dbc237"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8. <br/></td></tr>
<tr class="separator:aa63e975370ae75f760d35b4715dbc237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3557328d78c4e6558c6264f1da58779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3557328d78c4e6558c6264f1da58779"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad3557328d78c4e6558c6264f1da58779">RMON_R_P1024TO2047</a></td></tr>
<tr class="memdesc:ad3557328d78c4e6558c6264f1da58779"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC. <br/></td></tr>
<tr class="separator:ad3557328d78c4e6558c6264f1da58779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cac6978c39249a3abbb2144da0bf95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0cac6978c39249a3abbb2144da0bf95"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af0cac6978c39249a3abbb2144da0bf95">RMON_R_P_GTE2048</a></td></tr>
<tr class="memdesc:af0cac6978c39249a3abbb2144da0bf95"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx packets w &gt; 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0. <br/></td></tr>
<tr class="separator:af0cac6978c39249a3abbb2144da0bf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7b934c35edfbaa59d711a9ca0a70db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a7b934c35edfbaa59d711a9ca0a70db"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a0a7b934c35edfbaa59d711a9ca0a70db">RMON_R_OCTETS</a></td></tr>
<tr class="memdesc:a0a7b934c35edfbaa59d711a9ca0a70db"><td class="mdescLeft">&#160;</td><td class="mdescRight">RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4. <br/></td></tr>
<tr class="separator:a0a7b934c35edfbaa59d711a9ca0a70db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5dd4680a4d27dbdba99eacc0b7c5033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#af5dd4680a4d27dbdba99eacc0b7c5033">RMON_R_DROP</a></td></tr>
<tr class="memdesc:af5dd4680a4d27dbdba99eacc0b7c5033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count of frames not counted correctly (IEEE_R_DROP).  <a href="#af5dd4680a4d27dbdba99eacc0b7c5033">More...</a><br/></td></tr>
<tr class="separator:af5dd4680a4d27dbdba99eacc0b7c5033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994747afa709804f4b01e3726d8f77d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a994747afa709804f4b01e3726d8f77d1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a994747afa709804f4b01e3726d8f77d1">RMON_R_FRAME_OK</a></td></tr>
<tr class="memdesc:a994747afa709804f4b01e3726d8f77d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC. <br/></td></tr>
<tr class="separator:a994747afa709804f4b01e3726d8f77d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017e58af7b3c73973342ddde366b517b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a017e58af7b3c73973342ddde366b517b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a017e58af7b3c73973342ddde366b517b">IEEE_R_CRC</a></td></tr>
<tr class="memdesc:a017e58af7b3c73973342ddde366b517b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0. <br/></td></tr>
<tr class="separator:a017e58af7b3c73973342ddde366b517b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad629af48f076f29bc56143ed13362153"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad629af48f076f29bc56143ed13362153"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad629af48f076f29bc56143ed13362153">IEEE_R_ALIGN</a></td></tr>
<tr class="memdesc:ad629af48f076f29bc56143ed13362153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4. <br/></td></tr>
<tr class="separator:ad629af48f076f29bc56143ed13362153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff1d9e93a255f28f9bdc61feba88b36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ff1d9e93a255f28f9bdc61feba88b36"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4ff1d9e93a255f28f9bdc61feba88b36">IEEE_R_MACERR</a></td></tr>
<tr class="memdesc:a4ff1d9e93a255f28f9bdc61feba88b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8. <br/></td></tr>
<tr class="separator:a4ff1d9e93a255f28f9bdc61feba88b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa787d48cd2acbb4faaee69b53ff68b42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa787d48cd2acbb4faaee69b53ff68b42"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#aa787d48cd2acbb4faaee69b53ff68b42">IEEE_R_FDXFC</a></td></tr>
<tr class="memdesc:aa787d48cd2acbb4faaee69b53ff68b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC. <br/></td></tr>
<tr class="separator:aa787d48cd2acbb4faaee69b53ff68b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4604ef8213e0a0b56dc6ab439965ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a4e4604ef8213e0a0b56dc6ab439965ed">IEEE_R_OCTETS_OK</a></td></tr>
<tr class="memdesc:a4e4604ef8213e0a0b56dc6ab439965ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK).  <a href="#a4e4604ef8213e0a0b56dc6ab439965ed">More...</a><br/></td></tr>
<tr class="separator:a4e4604ef8213e0a0b56dc6ab439965ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeca43c3170448c5b52e3387a18ac9e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeca43c3170448c5b52e3387a18ac9e6"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#abeca43c3170448c5b52e3387a18ac9e6">ATCR</a></td></tr>
<tr class="memdesc:abeca43c3170448c5b52e3387a18ac9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Control Register, offset: 0x400. <br/></td></tr>
<tr class="separator:abeca43c3170448c5b52e3387a18ac9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e96f893dbd384b9469847bf08c22e88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e96f893dbd384b9469847bf08c22e88"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a3e96f893dbd384b9469847bf08c22e88">ATVR</a></td></tr>
<tr class="memdesc:a3e96f893dbd384b9469847bf08c22e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Value Register, offset: 0x404. <br/></td></tr>
<tr class="separator:a3e96f893dbd384b9469847bf08c22e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d884a3ad9e74534e6543dbb7bc957c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d884a3ad9e74534e6543dbb7bc957c5"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a7d884a3ad9e74534e6543dbb7bc957c5">ATOFF</a></td></tr>
<tr class="memdesc:a7d884a3ad9e74534e6543dbb7bc957c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Offset Register, offset: 0x408. <br/></td></tr>
<tr class="separator:a7d884a3ad9e74534e6543dbb7bc957c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9620a4a827db2cfd586c226a7174fabe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9620a4a827db2cfd586c226a7174fabe"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a9620a4a827db2cfd586c226a7174fabe">ATPER</a></td></tr>
<tr class="memdesc:a9620a4a827db2cfd586c226a7174fabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Period Register, offset: 0x40C. <br/></td></tr>
<tr class="separator:a9620a4a827db2cfd586c226a7174fabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659e7687729f9e57fb36b6174eda7a62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a659e7687729f9e57fb36b6174eda7a62"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a659e7687729f9e57fb36b6174eda7a62">ATCOR</a></td></tr>
<tr class="memdesc:a659e7687729f9e57fb36b6174eda7a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Correction Register, offset: 0x410. <br/></td></tr>
<tr class="separator:a659e7687729f9e57fb36b6174eda7a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73f5b3d70dbf900b7bb783cfe6998c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad73f5b3d70dbf900b7bb783cfe6998c1"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#ad73f5b3d70dbf900b7bb783cfe6998c1">ATINC</a></td></tr>
<tr class="memdesc:ad73f5b3d70dbf900b7bb783cfe6998c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time-Stamping Clock Period Register, offset: 0x414. <br/></td></tr>
<tr class="separator:ad73f5b3d70dbf900b7bb783cfe6998c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738891f2b99db19ae5b3cc6c123ad28b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a738891f2b99db19ae5b3cc6c123ad28b"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a738891f2b99db19ae5b3cc6c123ad28b">ATSTMP</a></td></tr>
<tr class="memdesc:a738891f2b99db19ae5b3cc6c123ad28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp of Last Transmitted Frame, offset: 0x418. <br/></td></tr>
<tr class="separator:a738891f2b99db19ae5b3cc6c123ad28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272b70e137ff861d88e01ede575cbd82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a272b70e137ff861d88e01ede575cbd82"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a272b70e137ff861d88e01ede575cbd82">TGSR</a></td></tr>
<tr class="memdesc:a272b70e137ff861d88e01ede575cbd82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Global Status Register, offset: 0x604. <br/></td></tr>
<tr class="separator:a272b70e137ff861d88e01ede575cbd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344e4cceb1173e0a567e912c33b50b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a344e4cceb1173e0a567e912c33b50b23"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a344e4cceb1173e0a567e912c33b50b23">TCSR</a></td></tr>
<tr class="memdesc:a344e4cceb1173e0a567e912c33b50b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Control Status Register, array offset: 0x608, array step: 0x8. <br/></td></tr>
<tr class="separator:a344e4cceb1173e0a567e912c33b50b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0250ac5aaad7995bb08b2213c6e1719f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0250ac5aaad7995bb08b2213c6e1719f"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00103.html#a0250ac5aaad7995bb08b2213c6e1719f">TCCR</a></td></tr>
<tr class="memdesc:a0250ac5aaad7995bb08b2213c6e1719f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Compare Capture Register, array offset: 0x60C, array step: 0x8. <br/></td></tr>
<tr class="separator:a0250ac5aaad7995bb08b2213c6e1719f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ENET - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03112">3112</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4e4604ef8213e0a0b56dc6ab439965ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IEEE_R_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). </p>
<p>Counts total octets (includes header and FCS fields)., offset: 0x2E0 </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03213">3213</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46e0bebbbba058213b01b6df42d3caeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IEEE_T_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Count of frames not counted correctly (IEEE_T_DROP). </p>
<p>NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x248 </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03177">3177</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6ea82b0f40c7fba7d27843b778baac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IEEE_T_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). </p>
<p>NOTE: Counts total octets (includes header and FCS fields)., offset: 0x274 </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03188">3188</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1a70be498ad22a2118d946cd5f37102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IEEE_T_SQE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frames Transmitted with SQE Error (IEEE_T_SQE). </p>
<p>NOTE: Counter not implemented (read 0 always) as no SQE information is available., offset: 0x26C </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03186">3186</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5dd4680a4d27dbdba99eacc0b7c5033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RMON_R_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Count of frames not counted correctly (IEEE_R_DROP). </p>
<p>NOTE: Counter increments if a frame with valid/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments., offset: 0x2C8 </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03207">3207</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7505d13d5ccb9a08a651b450be19a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RMON_T_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Count of frames not counted correctly (RMON_T_DROP). </p>
<p>NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x200 </p>

<p>Definition at line <a class="el" href="a01256_source.html#l03159">3159</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:59:07 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
