// Seed: 2751287856
module module_0 (
    input uwire id_0,
    input tri   id_1
);
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  tri   id_2
);
  for (id_4 = -1; (id_2); id_4 = id_0) begin : LABEL_0
    if (1) begin : LABEL_1
      assign id_4 = -1;
      wire id_5;
      ;
    end
    wire id_6;
  end
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = ~(-1);
  wire id_3;
  assign module_3.id_17 = 0;
endmodule
module module_3 #(
    parameter id_17 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire _id_17;
  module_2 modCall_1 (
      id_4,
      id_2
  );
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output tri id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = 1;
  assign id_3[-1-id_17] = {id_10, -1};
endmodule
