 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Segway
Version: X-2025.06
Date   : Sun Dec  7 14:18:02 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iNEMO/iINT/ptch_rt_comp_ext_piped_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iNEMO/iINT/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iNEMO/iINT/ptch_rt_comp_ext_piped_reg[1]/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  iNEMO/iINT/ptch_rt_comp_ext_piped_reg[1]/QN (DFFARX1_RVT)
                                                          0.11       0.11 r
  U2202/Y (XNOR2X1_RVT)                                   0.14       0.25 f
  U2771/Y (NOR3X0_RVT)                                    0.12       0.37 r
  U2785/Y (AOI21X1_RVT)                                   0.07       0.45 f
  U2855/Y (AO22X1_RVT)                                    0.06       0.51 f
  U2856/Y (AO22X1_RVT)                                    0.07       0.58 f
  U2857/Y (INVX1_RVT)                                     0.05       0.63 r
  U2862/Y (OA22X1_RVT)                                    0.08       0.72 r
  U2781/Y (AOI22X1_RVT)                                   0.09       0.81 f
  U2868/Y (AO21X1_RVT)                                    0.08       0.88 f
  U2576/Y (AO21X1_RVT)                                    0.08       0.96 f
  U2874/Y (AO21X1_RVT)                                    0.08       1.04 f
  U2879/Y (INVX1_RVT)                                     0.05       1.09 r
  U2880/Y (AO21X1_RVT)                                    0.08       1.16 r
  U2224/Y (AOI221X2_RVT)                                  0.09       1.25 f
  U2881/Y (AO22X1_RVT)                                    0.07       1.33 f
  U2787/Y (AOI22X1_RVT)                                   0.09       1.42 r
  U2884/Y (AO22X1_RVT)                                    0.07       1.49 r
  U2885/Y (AO22X1_RVT)                                    0.09       1.57 r
  U2886/Y (AO22X1_RVT)                                    0.09       1.66 r
  U2887/Y (AO22X1_RVT)                                    0.09       1.75 r
  U2772/Y (OR3X1_RVT)                                     0.08       1.83 r
  U2888/Y (OA221X1_RVT)                                   0.07       1.90 r
  U2777/Y (AOI22X1_RVT)                                   0.08       1.99 f
  U2890/Y (AO22X1_RVT)                                    0.06       2.05 f
  U2775/Y (OA22X1_RVT)                                    0.07       2.12 f
  U2572/Y (AOI22X1_RVT)                                   0.09       2.21 r
  U2893/Y (AO22X1_RVT)                                    0.07       2.28 r
  U2566/Y (AO22X1_RVT)                                    0.07       2.35 r
  U2565/Y (OR2X1_RVT)                                     0.06       2.42 r
  U2570/Y (AO22X1_RVT)                                    0.07       2.49 r
  U2569/Y (OR2X1_RVT)                                     0.06       2.55 r
  U2897/Y (AO22X1_RVT)                                    0.07       2.62 r
  U2192/Y (XOR2X1_RVT)                                    0.12       2.74 f
  U2571/Y (AND2X1_RVT)                                    0.07       2.81 f
  U2191/Y (XNOR2X1_RVT)                                   0.12       2.93 r
  iNEMO/iINT/ptch_int_reg[26]/D (DFFARX1_RVT)             0.01       2.94 r
  data arrival time                                                  2.94

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  iNEMO/iINT/ptch_int_reg[26]/CLK (DFFARX1_RVT)           0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
