
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `synth_alu8bit.ys' --
echo on

yosys> read_verilog alu8bit.v

1. Executing Verilog-2005 frontend: alu8bit.v
Parsing Verilog input from `alu8bit.v' to AST representation.
Generating RTLIL representation for module `\alu8bit'.
Note: Assuming pure combinatorial block at alu8bit.v:29.2-94.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top alu8bit

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \alu8bit
ERROR: Module `\not_gate8' referenced in module `\alu8bit' in cell `\not_gate' is not part of the design.
