
Vocoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b80  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001d08  08001d08  00011d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d24  08001d24  00011d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d28  08001d28  00011d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08001d2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  7 .bss          000000b0  20000088  20000088  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000138  20000138  00020088  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   000087f9  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000013af  00000000  00000000  000288b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b88  00000000  00000000  00029c60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ab0  00000000  00000000  0002a7e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003857  00000000  00000000  0002b298  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003850  00000000  00000000  0002eaef  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003233f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000032f4  00000000  00000000  000323c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000356b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001cf0 	.word	0x08001cf0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08001cf0 	.word	0x08001cf0

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4a16      	ldr	r2, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <SystemInit+0x64>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0f      	ldr	r2, [pc, #60]	; (800022c <SystemInit+0x64>)
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <SystemInit+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <SystemInit+0x64>)
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <SystemInit+0x68>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4a09      	ldr	r2, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <SystemInit+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80d 	bl	8000234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <SystemInit+0x60>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	e000ed00 	.word	0xe000ed00
 800022c:	40023800 	.word	0x40023800
 8000230:	24003010 	.word	0x24003010

08000234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	2300      	movs	r3, #0
 8000240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000242:	4a36      	ldr	r2, [pc, #216]	; (800031c <SetSysClock+0xe8>)
 8000244:	4b35      	ldr	r3, [pc, #212]	; (800031c <SetSysClock+0xe8>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800024c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024e:	4b33      	ldr	r3, [pc, #204]	; (800031c <SetSysClock+0xe8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3301      	adds	r3, #1
 800025c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <SetSysClock+0x38>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800026a:	d1f0      	bne.n	800024e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <SetSysClock+0xe8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000274:	2b00      	cmp	r3, #0
 8000276:	d002      	beq.n	800027e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	e001      	b.n	8000282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027e:	2300      	movs	r3, #0
 8000280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d142      	bne.n	800030e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028a:	4b24      	ldr	r3, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000294:	4a22      	ldr	r2, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000296:	4b22      	ldr	r3, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800029e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a2:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a8:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b4:	4a19      	ldr	r2, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80002be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <SetSysClock+0xe8>)
 80002c2:	4a18      	ldr	r2, [pc, #96]	; (8000324 <SetSysClock+0xf0>)
 80002c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SetSysClock+0xe8>)
 80002c8:	4b14      	ldr	r3, [pc, #80]	; (800031c <SetSysClock+0xe8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002d2:	bf00      	nop
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <SetSysClock+0xe8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <SetSysClock+0xf4>)
 80002e2:	f240 6205 	movw	r2, #1541	; 0x605
 80002e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e8:	4a0c      	ldr	r2, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f023 0303 	bic.w	r3, r3, #3
 80002f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000300:	bf00      	nop
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <SetSysClock+0xe8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f003 030c 	and.w	r3, r3, #12
 800030a:	2b08      	cmp	r3, #8
 800030c:	d1f9      	bne.n	8000302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40007000 	.word	0x40007000
 8000324:	07405408 	.word	0x07405408
 8000328:	40023c00 	.word	0x40023c00

0800032c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop

0800033c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000340:	e7fe      	b.n	8000340 <HardFault_Handler+0x4>
 8000342:	bf00      	nop

08000344 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000348:	e7fe      	b.n	8000348 <MemManage_Handler+0x4>
 800034a:	bf00      	nop

0800034c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000350:	e7fe      	b.n	8000350 <BusFault_Handler+0x4>
 8000352:	bf00      	nop

08000354 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000358:	e7fe      	b.n	8000358 <UsageFault_Handler+0x4>
 800035a:	bf00      	nop

0800035c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop

0800036c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop

0800039c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800039c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003a2:	e003      	b.n	80003ac <LoopCopyDataInit>

080003a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80003a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80003aa:	3104      	adds	r1, #4

080003ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003ac:	480b      	ldr	r0, [pc, #44]	; (80003dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003b4:	d3f6      	bcc.n	80003a4 <CopyDataInit>
  ldr  r2, =_sbss
 80003b6:	4a0b      	ldr	r2, [pc, #44]	; (80003e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003b8:	e002      	b.n	80003c0 <LoopFillZerobss>

080003ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003bc:	f842 3b04 	str.w	r3, [r2], #4

080003c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003c0:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003c4:	d3f9      	bcc.n	80003ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003c6:	f7ff feff 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ca:	f001 fbe5 	bl	8001b98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003ce:	f000 fa25 	bl	800081c <main>
  bx  lr    
 80003d2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003d4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003d8:	08001d2c 	.word	0x08001d2c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003e0:	20000088 	.word	0x20000088
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003e4:	20000088 	.word	0x20000088
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003e8:	20000138 	.word	0x20000138

080003ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003ec:	e7fe      	b.n	80003ec <ADC_IRQHandler>
	...

080003f0 <initAudioOutDAC>:
void initAudioOutTIM(void);
void initAudioOutNVIC(void);
void initAudioOutDMA(uint16_t* buffer, uint32_t size);

void initAudioOutDAC(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80003f6:	2101      	movs	r1, #1
 80003f8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80003fc:	f000 fd44 	bl	8000e88 <RCC_APB1PeriphClockCmd>
	DAC_InitTypeDef DACStruct;
	DACStruct.DAC_Trigger = DAC_Trigger_T4_TRGO;
 8000400:	232c      	movs	r3, #44	; 0x2c
 8000402:	603b      	str	r3, [r7, #0]
	DACStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000404:	2300      	movs	r3, #0
 8000406:	607b      	str	r3, [r7, #4]
	DACStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000408:	2300      	movs	r3, #0
 800040a:	60fb      	str	r3, [r7, #12]
	DAC_Init(DAC_Channel_1, &DACStruct);
 800040c:	463b      	mov	r3, r7
 800040e:	4619      	mov	r1, r3
 8000410:	2000      	movs	r0, #0
 8000412:	f001 f917 	bl	8001644 <DAC_Init>
	DAC_DMACmd(DAC_Channel_1, ENABLE);
 8000416:	2101      	movs	r1, #1
 8000418:	2000      	movs	r0, #0
 800041a:	f001 f989 	bl	8001730 <DAC_DMACmd>
	DAC_Cmd(DAC_Channel_1, ENABLE);
 800041e:	2101      	movs	r1, #1
 8000420:	2000      	movs	r0, #0
 8000422:	f001 f943 	bl	80016ac <DAC_Cmd>
}
 8000426:	bf00      	nop
 8000428:	3710      	adds	r7, #16
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop

08000430 <initAudioOutGPIO>:

void initAudioOutGPIO(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000436:	2101      	movs	r1, #1
 8000438:	2001      	movs	r0, #1
 800043a:	f000 fd05 	bl	8000e48 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Pin = GPIO_Pin_4;//channel 1
 800043e:	2310      	movs	r3, #16
 8000440:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_Speed = GPIO_Mode_AN;
 8000442:	2303      	movs	r3, #3
 8000444:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 8000446:	2300      	movs	r3, #0
 8000448:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_OType = GPIO_OType_PP;
 800044a:	2300      	movs	r3, #0
 800044c:	71bb      	strb	r3, [r7, #6]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800044e:	2300      	movs	r3, #0
 8000450:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIOStruct);
 8000452:	463b      	mov	r3, r7
 8000454:	4619      	mov	r1, r3
 8000456:	4803      	ldr	r0, [pc, #12]	; (8000464 <initAudioOutGPIO+0x34>)
 8000458:	f000 fd96 	bl	8000f88 <GPIO_Init>
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40020000 	.word	0x40020000

08000468 <initAudioOutTIM>:

//Timer 6 Runs at 84MHz - Using 16000Hz sampling rate
void initAudioOutTIM(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800046e:	2101      	movs	r1, #1
 8000470:	2004      	movs	r0, #4
 8000472:	f000 fd09 	bl	8000e88 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = 5250*2-1;
 8000476:	f642 1303 	movw	r3, #10499	; 0x2903
 800047a:	60bb      	str	r3, [r7, #8]
	TimerStruct.TIM_Prescaler = 1-1;
 800047c:	2300      	movs	r3, #0
 800047e:	80bb      	strh	r3, [r7, #4]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	81bb      	strh	r3, [r7, #12]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000484:	2300      	movs	r3, #0
 8000486:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM4, &TimerStruct);
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	4619      	mov	r1, r3
 800048c:	4807      	ldr	r0, [pc, #28]	; (80004ac <initAudioOutTIM+0x44>)
 800048e:	f000 fc07 	bl	8000ca0 <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM4, TIM_TRGOSource_Update);
 8000492:	2120      	movs	r1, #32
 8000494:	4805      	ldr	r0, [pc, #20]	; (80004ac <initAudioOutTIM+0x44>)
 8000496:	f000 fc8f 	bl	8000db8 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM4, ENABLE);
 800049a:	2101      	movs	r1, #1
 800049c:	4803      	ldr	r0, [pc, #12]	; (80004ac <initAudioOutTIM+0x44>)
 800049e:	f000 fc6b 	bl	8000d78 <TIM_Cmd>
}
 80004a2:	bf00      	nop
 80004a4:	3710      	adds	r7, #16
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40000800 	.word	0x40000800

080004b0 <initAudioOutNVIC>:

void initAudioOutNVIC(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA1_Stream5_IRQn;
 80004b6:	2310      	movs	r3, #16
 80004b8:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 80004ba:	2301      	movs	r3, #1
 80004bc:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 80004be:	2300      	movs	r3, #0
 80004c0:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	4618      	mov	r0, r3
 80004ca:	f001 fb03 	bl	8001ad4 <NVIC_Init>
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop

080004d8 <initAudioOutDMA>:

void initAudioOutDMA(uint16_t* buffer, uint32_t size)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b092      	sub	sp, #72	; 0x48
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 80004e2:	2101      	movs	r1, #1
 80004e4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80004e8:	f000 fcae 	bl	8000e48 <RCC_AHB1PeriphClockCmd>
	DMA_DeInit(DMA1_Stream5);
 80004ec:	481d      	ldr	r0, [pc, #116]	; (8000564 <initAudioOutDMA+0x8c>)
 80004ee:	f000 fdd9 	bl	80010a4 <DMA_DeInit>
	DMA_InitTypeDef DMAStruct;
	DMA_StructInit(&DMAStruct);
 80004f2:	f107 030c 	add.w	r3, r7, #12
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 ff00 	bl	80012fc <DMA_StructInit>
	DMAStruct.DMA_Channel = DMA_Channel_7;
 80004fc:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8000500:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr =(uint32_t)(DAC_BASE + 0x08);
 8000502:	4b19      	ldr	r3, [pc, #100]	; (8000568 <initAudioOutDMA+0x90>)
 8000504:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 800050a:	2340      	movs	r3, #64	; 0x40
 800050c:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000512:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000516:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800051c:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800051e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000522:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000524:	2300      	movs	r3, #0
 8000526:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 8000528:	2300      	movs	r3, #0
 800052a:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800052c:	2300      	movs	r3, #0
 800052e:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000530:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000534:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000536:	2300      	movs	r3, #0
 8000538:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800053a:	2300      	movs	r3, #0
 800053c:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_ITConfig(DMA1_Stream5, DMA_IT_TC, ENABLE);
 800053e:	2201      	movs	r2, #1
 8000540:	2110      	movs	r1, #16
 8000542:	4808      	ldr	r0, [pc, #32]	; (8000564 <initAudioOutDMA+0x8c>)
 8000544:	f000 ffb0 	bl	80014a8 <DMA_ITConfig>
	DMA_Init(DMA1_Stream5, &DMAStruct);
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	4619      	mov	r1, r3
 800054e:	4805      	ldr	r0, [pc, #20]	; (8000564 <initAudioOutDMA+0x8c>)
 8000550:	f000 fe7c 	bl	800124c <DMA_Init>
	DMA_Cmd(DMA1_Stream5, ENABLE);
 8000554:	2101      	movs	r1, #1
 8000556:	4803      	ldr	r0, [pc, #12]	; (8000564 <initAudioOutDMA+0x8c>)
 8000558:	f000 ff08 	bl	800136c <DMA_Cmd>
}
 800055c:	bf00      	nop
 800055e:	3748      	adds	r7, #72	; 0x48
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40026088 	.word	0x40026088
 8000568:	40007408 	.word	0x40007408

0800056c <initAudioOut>:

void initAudioOut(uint16_t* buffer, uint32_t size)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
	DAC_DeInit();
 8000576:	f001 f857 	bl	8001628 <DAC_DeInit>
	TIM_DeInit(TIM4);
 800057a:	480b      	ldr	r0, [pc, #44]	; (80005a8 <initAudioOut+0x3c>)
 800057c:	f000 fab0 	bl	8000ae0 <TIM_DeInit>
	DMA_DeInit(DMA1_Stream5);
 8000580:	480a      	ldr	r0, [pc, #40]	; (80005ac <initAudioOut+0x40>)
 8000582:	f000 fd8f 	bl	80010a4 <DMA_DeInit>
	initAudioOutDAC();
 8000586:	f7ff ff33 	bl	80003f0 <initAudioOutDAC>
	initAudioOutGPIO();
 800058a:	f7ff ff51 	bl	8000430 <initAudioOutGPIO>
	initAudioOutTIM();
 800058e:	f7ff ff6b 	bl	8000468 <initAudioOutTIM>
	initAudioOutNVIC();
 8000592:	f7ff ff8d 	bl	80004b0 <initAudioOutNVIC>
	initAudioOutDMA(buffer,size);
 8000596:	6839      	ldr	r1, [r7, #0]
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f7ff ff9d 	bl	80004d8 <initAudioOutDMA>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40000800 	.word	0x40000800
 80005ac:	40026088 	.word	0x40026088

080005b0 <initAudioInGPIO>:
void initAudioInNVIC(void);
void initAudioInDMA(uint16_t* buffer, uint32_t size);


void initAudioInGPIO(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 80005b6:	2101      	movs	r1, #1
 80005b8:	2004      	movs	r0, #4
 80005ba:	f000 fc45 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Mode = GPIO_Mode_AN;
 80005be:	2303      	movs	r3, #3
 80005c0:	713b      	strb	r3, [r7, #4]
	GPIOStruct.GPIO_Pin = GPIO_Pin_2;
 80005c2:	2304      	movs	r3, #4
 80005c4:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	71fb      	strb	r3, [r7, #7]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80005ca:	2300      	movs	r3, #0
 80005cc:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIOStruct);
 80005ce:	463b      	mov	r3, r7
 80005d0:	4619      	mov	r1, r3
 80005d2:	4803      	ldr	r0, [pc, #12]	; (80005e0 <initAudioInGPIO+0x30>)
 80005d4:	f000 fcd8 	bl	8000f88 <GPIO_Init>
}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40020800 	.word	0x40020800

080005e4 <initAudioInTIM>:

//Timer 2 Runs at 84MHz - Using 16000Hz sampling rate
void initAudioInTIM(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 80005ea:	2101      	movs	r1, #1
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 fc4b 	bl	8000e88 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = 5250-1;
 80005f2:	f241 4381 	movw	r3, #5249	; 0x1481
 80005f6:	60bb      	str	r3, [r7, #8]
	TimerStruct.TIM_Prescaler = 1-1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	80bb      	strh	r3, [r7, #4]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80005fc:	2300      	movs	r3, #0
 80005fe:	80fb      	strh	r3, [r7, #6]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM2, &TimerStruct);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	4619      	mov	r1, r3
 8000608:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800060c:	f000 fb48 	bl	8000ca0 <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 8000610:	2120      	movs	r1, #32
 8000612:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000616:	f000 fbcf 	bl	8000db8 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM2, ENABLE);
 800061a:	2101      	movs	r1, #1
 800061c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000620:	f000 fbaa 	bl	8000d78 <TIM_Cmd>
}
 8000624:	bf00      	nop
 8000626:	3710      	adds	r7, #16
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <initAudioInADC>:

void initAudioInADC(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	; 0x28
 8000630:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 8000632:	2101      	movs	r1, #1
 8000634:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000638:	f000 fc46 	bl	8000ec8 <RCC_APB2PeriphClockCmd>
	ADC_CommonInitTypeDef ADCCommonStruct;
	ADCCommonStruct.ADC_Mode = ADC_Mode_Independent;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
	ADCCommonStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000640:	2300      	movs	r3, #0
 8000642:	623b      	str	r3, [r7, #32]
	ADCCommonStruct.ADC_Prescaler = ADC_Prescaler_Div2;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
	ADCCommonStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000648:	2300      	movs	r3, #0
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_CommonInit(&ADCCommonStruct);
 800064c:	f107 0318 	add.w	r3, r7, #24
 8000650:	4618      	mov	r0, r3
 8000652:	f001 f8f9 	bl	8001848 <ADC_CommonInit>

	ADC_InitTypeDef ADCStruct;
	ADCStruct.ADC_ContinuousConvMode = DISABLE;
 8000656:	2300      	movs	r3, #0
 8000658:	717b      	strb	r3, [r7, #5]
	ADCStruct.ADC_DataAlign = ADC_DataAlign_Right;
 800065a:	2300      	movs	r3, #0
 800065c:	613b      	str	r3, [r7, #16]
	ADCStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 800065e:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000662:	60fb      	str	r3, [r7, #12]
	ADCStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8000664:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000668:	60bb      	str	r3, [r7, #8]
	ADCStruct.ADC_NbrOfConversion = 1;
 800066a:	2301      	movs	r3, #1
 800066c:	753b      	strb	r3, [r7, #20]
	ADCStruct.ADC_Resolution = ADC_Resolution_12b;
 800066e:	2300      	movs	r3, #0
 8000670:	603b      	str	r3, [r7, #0]
	ADCStruct.ADC_ScanConvMode = DISABLE;
 8000672:	2300      	movs	r3, #0
 8000674:	713b      	strb	r3, [r7, #4]
	ADC_Init(ADC1, &ADCStruct);
 8000676:	463b      	mov	r3, r7
 8000678:	4619      	mov	r1, r3
 800067a:	480c      	ldr	r0, [pc, #48]	; (80006ac <initAudioInADC+0x80>)
 800067c:	f001 f88e 	bl	800179c <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_15Cycles);
 8000680:	2301      	movs	r3, #1
 8000682:	2201      	movs	r2, #1
 8000684:	210c      	movs	r1, #12
 8000686:	4809      	ldr	r0, [pc, #36]	; (80006ac <initAudioInADC+0x80>)
 8000688:	f001 f922 	bl	80018d0 <ADC_RegularChannelConfig>
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 800068c:	2101      	movs	r1, #1
 800068e:	4807      	ldr	r0, [pc, #28]	; (80006ac <initAudioInADC+0x80>)
 8000690:	f001 fa04 	bl	8001a9c <ADC_DMARequestAfterLastTransferCmd>
	ADC_DMACmd(ADC1, ENABLE);
 8000694:	2101      	movs	r1, #1
 8000696:	4805      	ldr	r0, [pc, #20]	; (80006ac <initAudioInADC+0x80>)
 8000698:	f001 f9e4 	bl	8001a64 <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 800069c:	2101      	movs	r1, #1
 800069e:	4803      	ldr	r0, [pc, #12]	; (80006ac <initAudioInADC+0x80>)
 80006a0:	f001 f8fa 	bl	8001898 <ADC_Cmd>
}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	; 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40012000 	.word	0x40012000

080006b0 <initAudioInNVIC>:

void initAudioInNVIC(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA2_Stream0_IRQn;
 80006b6:	2338      	movs	r3, #56	; 0x38
 80006b8:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 80006ba:	2301      	movs	r3, #1
 80006bc:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 80006be:	2300      	movs	r3, #0
 80006c0:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 fa03 	bl	8001ad4 <NVIC_Init>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop

080006d8 <initAudioInDMA>:

void initAudioInDMA(uint16_t* buffer, uint32_t size)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b092      	sub	sp, #72	; 0x48
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 ,ENABLE);
 80006e2:	2101      	movs	r1, #1
 80006e4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80006e8:	f000 fbae 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

	DMA_InitTypeDef DMAStruct;
	DMA_DeInit(DMA2_Stream0);
 80006ec:	481b      	ldr	r0, [pc, #108]	; (800075c <initAudioInDMA+0x84>)
 80006ee:	f000 fcd9 	bl	80010a4 <DMA_DeInit>
	DMAStruct.DMA_Channel = DMA_Channel_0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr = (uint32_t)(&ADC1->DR);
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <initAudioInDMA+0x88>)
 80006f8:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80006fe:	2300      	movs	r3, #0
 8000700:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000706:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800070a:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800070c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8000712:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000716:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 800071c:	2300      	movs	r3, #0
 800071e:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000724:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000726:	2300      	movs	r3, #0
 8000728:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800072a:	2301      	movs	r3, #1
 800072c:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800072e:	2300      	movs	r3, #0
 8000730:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000732:	2300      	movs	r3, #0
 8000734:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_Init(DMA2_Stream0, &DMAStruct);
 8000736:	f107 030c 	add.w	r3, r7, #12
 800073a:	4619      	mov	r1, r3
 800073c:	4807      	ldr	r0, [pc, #28]	; (800075c <initAudioInDMA+0x84>)
 800073e:	f000 fd85 	bl	800124c <DMA_Init>
	DMA_ITConfig(DMA2_Stream0, DMA_IT_TC, ENABLE);
 8000742:	2201      	movs	r2, #1
 8000744:	2110      	movs	r1, #16
 8000746:	4805      	ldr	r0, [pc, #20]	; (800075c <initAudioInDMA+0x84>)
 8000748:	f000 feae 	bl	80014a8 <DMA_ITConfig>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 800074c:	2101      	movs	r1, #1
 800074e:	4803      	ldr	r0, [pc, #12]	; (800075c <initAudioInDMA+0x84>)
 8000750:	f000 fe0c 	bl	800136c <DMA_Cmd>
}
 8000754:	bf00      	nop
 8000756:	3748      	adds	r7, #72	; 0x48
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40026410 	.word	0x40026410
 8000760:	4001204c 	.word	0x4001204c

08000764 <initAudioIn>:

void initAudioIn(uint16_t* buffer, uint32_t size)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
	TIM_DeInit(TIM2);
 800076e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000772:	f000 f9b5 	bl	8000ae0 <TIM_DeInit>
	ADC_DeInit();
 8000776:	f001 f803 	bl	8001780 <ADC_DeInit>
	DMA_DeInit(DMA2_Stream0);
 800077a:	4809      	ldr	r0, [pc, #36]	; (80007a0 <initAudioIn+0x3c>)
 800077c:	f000 fc92 	bl	80010a4 <DMA_DeInit>
	initAudioInGPIO();
 8000780:	f7ff ff16 	bl	80005b0 <initAudioInGPIO>
	initAudioInTIM();
 8000784:	f7ff ff2e 	bl	80005e4 <initAudioInTIM>
	initAudioInADC();
 8000788:	f7ff ff50 	bl	800062c <initAudioInADC>
	initAudioInNVIC();
 800078c:	f7ff ff90 	bl	80006b0 <initAudioInNVIC>
	initAudioInDMA(buffer, size);
 8000790:	6839      	ldr	r1, [r7, #0]
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff ffa0 	bl	80006d8 <initAudioInDMA>
}
 8000798:	bf00      	nop
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40026410 	.word	0x40026410

080007a4 <DMA2_Stream0_IRQHandler>:
uint8_t outputDone = 0;
uint16_t* buffer;
uint32_t size = 64000;

void DMA2_Stream0_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA2_Stream0, DMA_IT_TCIF0))
 80007a8:	490b      	ldr	r1, [pc, #44]	; (80007d8 <DMA2_Stream0_IRQHandler+0x34>)
 80007aa:	480c      	ldr	r0, [pc, #48]	; (80007dc <DMA2_Stream0_IRQHandler+0x38>)
 80007ac:	f000 feb6 	bl	800151c <DMA_GetITStatus>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d00e      	beq.n	80007d4 <DMA2_Stream0_IRQHandler+0x30>
	{
		DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_TCIF0);
 80007b6:	4908      	ldr	r1, [pc, #32]	; (80007d8 <DMA2_Stream0_IRQHandler+0x34>)
 80007b8:	4808      	ldr	r0, [pc, #32]	; (80007dc <DMA2_Stream0_IRQHandler+0x38>)
 80007ba:	f000 ff07 	bl	80015cc <DMA_ClearITPendingBit>
		inputDone = 1;
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <DMA2_Stream0_IRQHandler+0x3c>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	701a      	strb	r2, [r3, #0]
		initAudioOut(buffer,size);
 80007c4:	4b07      	ldr	r3, [pc, #28]	; (80007e4 <DMA2_Stream0_IRQHandler+0x40>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <DMA2_Stream0_IRQHandler+0x44>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4619      	mov	r1, r3
 80007ce:	4610      	mov	r0, r2
 80007d0:	f7ff fecc 	bl	800056c <initAudioOut>
	}
}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	10008020 	.word	0x10008020
 80007dc:	40026410 	.word	0x40026410
 80007e0:	200000a4 	.word	0x200000a4
 80007e4:	200000b4 	.word	0x200000b4
 80007e8:	20000000 	.word	0x20000000

080007ec <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
 80007f0:	4907      	ldr	r1, [pc, #28]	; (8000810 <DMA1_Stream5_IRQHandler+0x24>)
 80007f2:	4808      	ldr	r0, [pc, #32]	; (8000814 <DMA1_Stream5_IRQHandler+0x28>)
 80007f4:	f000 fe92 	bl	800151c <DMA_GetITStatus>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d006      	beq.n	800080c <DMA1_Stream5_IRQHandler+0x20>
	{
		DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
 80007fe:	4904      	ldr	r1, [pc, #16]	; (8000810 <DMA1_Stream5_IRQHandler+0x24>)
 8000800:	4804      	ldr	r0, [pc, #16]	; (8000814 <DMA1_Stream5_IRQHandler+0x28>)
 8000802:	f000 fee3 	bl	80015cc <DMA_ClearITPendingBit>
		outputDone = 1;
 8000806:	4b04      	ldr	r3, [pc, #16]	; (8000818 <DMA1_Stream5_IRQHandler+0x2c>)
 8000808:	2201      	movs	r2, #1
 800080a:	701a      	strb	r2, [r3, #0]
	}
}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20008800 	.word	0x20008800
 8000814:	40026088 	.word	0x40026088
 8000818:	200000a5 	.word	0x200000a5

0800081c <main>:

int main(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
	int i = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
	buffer = (uint16_t*)malloc(sizeof(uint16_t)*size);
 8000826:	4b1b      	ldr	r3, [pc, #108]	; (8000894 <main+0x78>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	4618      	mov	r0, r3
 800082e:	f001 f9d9 	bl	8001be4 <malloc>
 8000832:	4603      	mov	r3, r0
 8000834:	461a      	mov	r2, r3
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <main+0x7c>)
 8000838:	601a      	str	r2, [r3, #0]

	initAudioIn(buffer, size);
 800083a:	4b17      	ldr	r3, [pc, #92]	; (8000898 <main+0x7c>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4b15      	ldr	r3, [pc, #84]	; (8000894 <main+0x78>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4619      	mov	r1, r3
 8000844:	4610      	mov	r0, r2
 8000846:	f7ff ff8d 	bl	8000764 <initAudioIn>

	while (1)
	{
		i++;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	3301      	adds	r3, #1
 800084e:	607b      	str	r3, [r7, #4]
		if(inputDone)
 8000850:	4b12      	ldr	r3, [pc, #72]	; (800089c <main+0x80>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d006      	beq.n	8000866 <main+0x4a>
		{
			STM_EVAL_LEDInit(LED5);
 8000858:	2002      	movs	r0, #2
 800085a:	f000 f8e3 	bl	8000a24 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED5);
 800085e:	2002      	movs	r0, #2
 8000860:	f000 f90e 	bl	8000a80 <STM_EVAL_LEDOn>
 8000864:	e002      	b.n	800086c <main+0x50>
		}
		else
		{
			STM_EVAL_LEDOff(LED5);
 8000866:	2002      	movs	r0, #2
 8000868:	f000 f922 	bl	8000ab0 <STM_EVAL_LEDOff>
		}
		if(outputDone)
 800086c:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <main+0x84>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0ea      	beq.n	800084a <main+0x2e>
		{
			inputDone = 0;
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <main+0x80>)
 8000876:	2200      	movs	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]
			outputDone = 0;
 800087a:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <main+0x84>)
 800087c:	2200      	movs	r2, #0
 800087e:	701a      	strb	r2, [r3, #0]
			initAudioIn(buffer, size);
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <main+0x7c>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	4b03      	ldr	r3, [pc, #12]	; (8000894 <main+0x78>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4619      	mov	r1, r3
 800088a:	4610      	mov	r0, r2
 800088c:	f7ff ff6a 	bl	8000764 <initAudioIn>
		}
	}
 8000890:	e7db      	b.n	800084a <main+0x2e>
 8000892:	bf00      	nop
 8000894:	20000000 	.word	0x20000000
 8000898:	200000b4 	.word	0x200000b4
 800089c:	200000a4 	.word	0x200000a4
 80008a0:	200000a5 	.word	0x200000a5

080008a4 <EVAL_AUDIO_TransferComplete_CallBack>:
}


void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){return;}
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop

080008bc <EVAL_AUDIO_GetSampleCallBack>:
uint16_t EVAL_AUDIO_GetSampleCallBack(void){return -1;}
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
 80008c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008c4:	4618      	mov	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop

080008d0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80008d4:	4b37      	ldr	r3, [pc, #220]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 80008d6:	681a      	ldr	r2, [r3, #0]
 80008d8:	4b37      	ldr	r3, [pc, #220]	; (80009b8 <Audio_MAL_IRQHandler+0xe8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4619      	mov	r1, r3
 80008de:	4610      	mov	r0, r2
 80008e0:	f000 fd78 	bl	80013d4 <DMA_GetFlagStatus>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d062      	beq.n	80009b0 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80008ea:	4b34      	ldr	r3, [pc, #208]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d04a      	beq.n	8000988 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80008f2:	bf00      	nop
 80008f4:	4b2f      	ldr	r3, [pc, #188]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f000 fd53 	bl	80013a4 <DMA_GetCmdStatus>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d1f7      	bne.n	80008f4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000904:	4b2b      	ldr	r3, [pc, #172]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	4b2b      	ldr	r3, [pc, #172]	; (80009b8 <Audio_MAL_IRQHandler+0xe8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4619      	mov	r1, r3
 800090e:	4610      	mov	r0, r2
 8000910:	f000 fd9c 	bl	800144c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000914:	4b2a      	ldr	r3, [pc, #168]	; (80009c0 <Audio_MAL_IRQHandler+0xf0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	461a      	mov	r2, r3
 800091a:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <Audio_MAL_IRQHandler+0xf4>)
 800091c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800091e:	4b27      	ldr	r3, [pc, #156]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000926:	4293      	cmp	r3, r2
 8000928:	bf28      	it	cs
 800092a:	4613      	movcs	r3, r2
 800092c:	4a25      	ldr	r2, [pc, #148]	; (80009c4 <Audio_MAL_IRQHandler+0xf4>)
 800092e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000930:	4b20      	ldr	r3, [pc, #128]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4923      	ldr	r1, [pc, #140]	; (80009c4 <Audio_MAL_IRQHandler+0xf4>)
 8000936:	4618      	mov	r0, r3
 8000938:	f000 fc88 	bl	800124c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800093c:	4b1d      	ldr	r3, [pc, #116]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2101      	movs	r1, #1
 8000942:	4618      	mov	r0, r3
 8000944:	f000 fd12 	bl	800136c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <Audio_MAL_IRQHandler+0xf0>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	4b1b      	ldr	r3, [pc, #108]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000954:	428b      	cmp	r3, r1
 8000956:	bf28      	it	cs
 8000958:	460b      	movcs	r3, r1
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	4413      	add	r3, r2
 800095e:	4a18      	ldr	r2, [pc, #96]	; (80009c0 <Audio_MAL_IRQHandler+0xf0>)
 8000960:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000962:	4b16      	ldr	r3, [pc, #88]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	4b15      	ldr	r3, [pc, #84]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800096e:	428b      	cmp	r3, r1
 8000970:	bf28      	it	cs
 8000972:	460b      	movcs	r3, r1
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	4a11      	ldr	r2, [pc, #68]	; (80009bc <Audio_MAL_IRQHandler+0xec>)
 8000978:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2101      	movs	r1, #1
 8000980:	4618      	mov	r0, r3
 8000982:	f000 fcf3 	bl	800136c <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000986:	e013      	b.n	80009b0 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000988:	4b0a      	ldr	r3, [pc, #40]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2100      	movs	r1, #0
 800098e:	4618      	mov	r0, r3
 8000990:	f000 fcec 	bl	800136c <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000994:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <Audio_MAL_IRQHandler+0xe4>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <Audio_MAL_IRQHandler+0xe8>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4619      	mov	r1, r3
 800099e:	4610      	mov	r0, r2
 80009a0:	f000 fd54 	bl	800144c <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <Audio_MAL_IRQHandler+0xf0>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff ff7a 	bl	80008a4 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000000c 	.word	0x2000000c
 80009b8:	20000010 	.word	0x20000010
 80009bc:	20000004 	.word	0x20000004
 80009c0:	200000b8 	.word	0x200000b8
 80009c4:	200000f8 	.word	0x200000f8

080009c8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80009cc:	f7ff ff80 	bl	80008d0 <Audio_MAL_IRQHandler>
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80009d8:	f7ff ff7a 	bl	80008d0 <Audio_MAL_IRQHandler>
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80009e4:	2102      	movs	r1, #2
 80009e6:	480d      	ldr	r0, [pc, #52]	; (8000a1c <SPI3_IRQHandler+0x3c>)
 80009e8:	f000 fa12 	bl	8000e10 <SPI_I2S_GetFlagStatus>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d011      	beq.n	8000a16 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80009f2:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <SPI3_IRQHandler+0x40>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d106      	bne.n	8000a08 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80009fa:	f7ff ff5f 	bl	80008bc <EVAL_AUDIO_GetSampleCallBack>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4619      	mov	r1, r3
 8000a02:	2004      	movs	r0, #4
 8000a04:	f000 fe78 	bl	80016f8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000a08:	f7ff ff58 	bl	80008bc <EVAL_AUDIO_GetSampleCallBack>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4802      	ldr	r0, [pc, #8]	; (8000a1c <SPI3_IRQHandler+0x3c>)
 8000a12:	f000 f9ed 	bl	8000df0 <SPI_I2S_SendData>
  }
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40003c00 	.word	0x40003c00
 8000a20:	20000008 	.word	0x20000008

08000a24 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	4a10      	ldr	r2, [pc, #64]	; (8000a74 <STM_EVAL_LEDInit+0x50>)
 8000a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a36:	2101      	movs	r1, #1
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 fa05 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	4a0d      	ldr	r2, [pc, #52]	; (8000a78 <STM_EVAL_LEDInit+0x54>)
 8000a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000a54:	2302      	movs	r3, #2
 8000a56:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <STM_EVAL_LEDInit+0x58>)
 8000a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a60:	f107 0208 	add.w	r2, r7, #8
 8000a64:	4611      	mov	r1, r2
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 fa8e 	bl	8000f88 <GPIO_Init>
}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	08001d10 	.word	0x08001d10
 8000a78:	08001d08 	.word	0x08001d08
 8000a7c:	20000014 	.word	0x20000014

08000a80 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	4a06      	ldr	r2, [pc, #24]	; (8000aa8 <STM_EVAL_LEDOn+0x28>)
 8000a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a92:	79fa      	ldrb	r2, [r7, #7]
 8000a94:	4905      	ldr	r1, [pc, #20]	; (8000aac <STM_EVAL_LEDOn+0x2c>)
 8000a96:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000a9a:	831a      	strh	r2, [r3, #24]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	20000014 	.word	0x20000014
 8000aac:	08001d08 	.word	0x08001d08

08000ab0 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	4a06      	ldr	r2, [pc, #24]	; (8000ad8 <STM_EVAL_LEDOff+0x28>)
 8000abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac2:	79fa      	ldrb	r2, [r7, #7]
 8000ac4:	4905      	ldr	r1, [pc, #20]	; (8000adc <STM_EVAL_LEDOff+0x2c>)
 8000ac6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000aca:	835a      	strh	r2, [r3, #26]
}
 8000acc:	bf00      	nop
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	20000014 	.word	0x20000014
 8000adc:	08001d08 	.word	0x08001d08

08000ae0 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a60      	ldr	r2, [pc, #384]	; (8000c6c <TIM_DeInit+0x18c>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d108      	bne.n	8000b02 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000af0:	2101      	movs	r1, #1
 8000af2:	2001      	movs	r0, #1
 8000af4:	f000 fa28 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8000af8:	2100      	movs	r1, #0
 8000afa:	2001      	movs	r0, #1
 8000afc:	f000 fa24 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b00:	e0af      	b.n	8000c62 <TIM_DeInit+0x182>
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b08:	d108      	bne.n	8000b1c <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	f000 f9fb 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8000b12:	2100      	movs	r1, #0
 8000b14:	2001      	movs	r0, #1
 8000b16:	f000 f9f7 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b1a:	e0a2      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a54      	ldr	r2, [pc, #336]	; (8000c70 <TIM_DeInit+0x190>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d108      	bne.n	8000b36 <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000b24:	2101      	movs	r1, #1
 8000b26:	2002      	movs	r0, #2
 8000b28:	f000 f9ee 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	2002      	movs	r0, #2
 8000b30:	f000 f9ea 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b34:	e095      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a4e      	ldr	r2, [pc, #312]	; (8000c74 <TIM_DeInit+0x194>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d108      	bne.n	8000b50 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000b3e:	2101      	movs	r1, #1
 8000b40:	2004      	movs	r0, #4
 8000b42:	f000 f9e1 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8000b46:	2100      	movs	r1, #0
 8000b48:	2004      	movs	r0, #4
 8000b4a:	f000 f9dd 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b4e:	e088      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a49      	ldr	r2, [pc, #292]	; (8000c78 <TIM_DeInit+0x198>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d108      	bne.n	8000b6a <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8000b58:	2101      	movs	r1, #1
 8000b5a:	2008      	movs	r0, #8
 8000b5c:	f000 f9d4 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8000b60:	2100      	movs	r1, #0
 8000b62:	2008      	movs	r0, #8
 8000b64:	f000 f9d0 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b68:	e07b      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a43      	ldr	r2, [pc, #268]	; (8000c7c <TIM_DeInit+0x19c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d108      	bne.n	8000b84 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8000b72:	2101      	movs	r1, #1
 8000b74:	2010      	movs	r0, #16
 8000b76:	f000 f9c7 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	2010      	movs	r0, #16
 8000b7e:	f000 f9c3 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b82:	e06e      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a3e      	ldr	r2, [pc, #248]	; (8000c80 <TIM_DeInit+0x1a0>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d108      	bne.n	8000b9e <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	2020      	movs	r0, #32
 8000b90:	f000 f9ba 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8000b94:	2100      	movs	r1, #0
 8000b96:	2020      	movs	r0, #32
 8000b98:	f000 f9b6 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000b9c:	e061      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a38      	ldr	r2, [pc, #224]	; (8000c84 <TIM_DeInit+0x1a4>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d108      	bne.n	8000bb8 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	2002      	movs	r0, #2
 8000baa:	f000 f9cd 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2002      	movs	r0, #2
 8000bb2:	f000 f9c9 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000bb6:	e054      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a33      	ldr	r2, [pc, #204]	; (8000c88 <TIM_DeInit+0x1a8>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d10a      	bne.n	8000bd6 <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000bc6:	f000 f9bf 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8000bca:	2100      	movs	r1, #0
 8000bcc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000bd0:	f000 f9ba 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000bd4:	e045      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a2c      	ldr	r2, [pc, #176]	; (8000c8c <TIM_DeInit+0x1ac>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d10a      	bne.n	8000bf4 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8000bde:	2101      	movs	r1, #1
 8000be0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000be4:	f000 f9b0 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8000be8:	2100      	movs	r1, #0
 8000bea:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000bee:	f000 f9ab 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000bf2:	e036      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a26      	ldr	r2, [pc, #152]	; (8000c90 <TIM_DeInit+0x1b0>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d10a      	bne.n	8000c12 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c02:	f000 f9a1 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8000c06:	2100      	movs	r1, #0
 8000c08:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c0c:	f000 f99c 	bl	8000f48 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c10:	e027      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a1f      	ldr	r2, [pc, #124]	; (8000c94 <TIM_DeInit+0x1b4>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d108      	bne.n	8000c2c <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	2040      	movs	r0, #64	; 0x40
 8000c1e:	f000 f973 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8000c22:	2100      	movs	r1, #0
 8000c24:	2040      	movs	r0, #64	; 0x40
 8000c26:	f000 f96f 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c2a:	e01a      	b.n	8000c62 <TIM_DeInit+0x182>
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a1a      	ldr	r2, [pc, #104]	; (8000c98 <TIM_DeInit+0x1b8>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d108      	bne.n	8000c46 <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8000c34:	2101      	movs	r1, #1
 8000c36:	2080      	movs	r0, #128	; 0x80
 8000c38:	f000 f966 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	2080      	movs	r0, #128	; 0x80
 8000c40:	f000 f962 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c44:	e00d      	b.n	8000c62 <TIM_DeInit+0x182>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a14      	ldr	r2, [pc, #80]	; (8000c9c <TIM_DeInit+0x1bc>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d109      	bne.n	8000c62 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8000c4e:	2101      	movs	r1, #1
 8000c50:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000c54:	f000 f958 	bl	8000f08 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8000c58:	2100      	movs	r1, #0
 8000c5a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000c5e:	f000 f953 	bl	8000f08 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40010000 	.word	0x40010000
 8000c70:	40000400 	.word	0x40000400
 8000c74:	40000800 	.word	0x40000800
 8000c78:	40000c00 	.word	0x40000c00
 8000c7c:	40001000 	.word	0x40001000
 8000c80:	40001400 	.word	0x40001400
 8000c84:	40010400 	.word	0x40010400
 8000c88:	40014000 	.word	0x40014000
 8000c8c:	40014400 	.word	0x40014400
 8000c90:	40014800 	.word	0x40014800
 8000c94:	40001800 	.word	0x40001800
 8000c98:	40001c00 	.word	0x40001c00
 8000c9c:	40002000 	.word	0x40002000

08000ca0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a29      	ldr	r2, [pc, #164]	; (8000d5c <TIM_TimeBaseInit+0xbc>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d013      	beq.n	8000ce4 <TIM_TimeBaseInit+0x44>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a28      	ldr	r2, [pc, #160]	; (8000d60 <TIM_TimeBaseInit+0xc0>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d00f      	beq.n	8000ce4 <TIM_TimeBaseInit+0x44>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cca:	d00b      	beq.n	8000ce4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a25      	ldr	r2, [pc, #148]	; (8000d64 <TIM_TimeBaseInit+0xc4>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d007      	beq.n	8000ce4 <TIM_TimeBaseInit+0x44>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a24      	ldr	r2, [pc, #144]	; (8000d68 <TIM_TimeBaseInit+0xc8>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d003      	beq.n	8000ce4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a23      	ldr	r2, [pc, #140]	; (8000d6c <TIM_TimeBaseInit+0xcc>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d108      	bne.n	8000cf6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000ce4:	89fb      	ldrh	r3, [r7, #14]
 8000ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000cea:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	885a      	ldrh	r2, [r3, #2]
 8000cf0:	89fb      	ldrh	r3, [r7, #14]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4a1d      	ldr	r2, [pc, #116]	; (8000d70 <TIM_TimeBaseInit+0xd0>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d00c      	beq.n	8000d18 <TIM_TimeBaseInit+0x78>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a1c      	ldr	r2, [pc, #112]	; (8000d74 <TIM_TimeBaseInit+0xd4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d008      	beq.n	8000d18 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000d06:	89fb      	ldrh	r3, [r7, #14]
 8000d08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d0c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	891a      	ldrh	r2, [r3, #8]
 8000d12:	89fb      	ldrh	r3, [r7, #14]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	89fa      	ldrh	r2, [r7, #14]
 8000d1c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	881a      	ldrh	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <TIM_TimeBaseInit+0xbc>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d003      	beq.n	8000d3e <TIM_TimeBaseInit+0x9e>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a09      	ldr	r2, [pc, #36]	; (8000d60 <TIM_TimeBaseInit+0xc0>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d104      	bne.n	8000d48 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	7a9b      	ldrb	r3, [r3, #10]
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	829a      	strh	r2, [r3, #20]
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	40010000 	.word	0x40010000
 8000d60:	40010400 	.word	0x40010400
 8000d64:	40000400 	.word	0x40000400
 8000d68:	40000800 	.word	0x40000800
 8000d6c:	40000c00 	.word	0x40000c00
 8000d70:	40001000 	.word	0x40001000
 8000d74:	40001400 	.word	0x40001400

08000d78 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d84:	78fb      	ldrb	r3, [r7, #3]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d008      	beq.n	8000d9c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000d9a:	e007      	b.n	8000dac <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	f023 0301 	bic.w	r3, r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	801a      	strh	r2, [r3, #0]
  }
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	889b      	ldrh	r3, [r3, #4]
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	889b      	ldrh	r3, [r3, #4]
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	887b      	ldrh	r3, [r7, #2]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	b29a      	uxth	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	809a      	strh	r2, [r3, #4]
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	887a      	ldrh	r2, [r7, #2]
 8000e00:	819a      	strh	r2, [r3, #12]
}
 8000e02:	bf00      	nop
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	891b      	ldrh	r3, [r3, #8]
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	887b      	ldrh	r3, [r7, #2]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000e30:	2301      	movs	r3, #1
 8000e32:	73fb      	strb	r3, [r7, #15]
 8000e34:	e001      	b.n	8000e3a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000e36:	2300      	movs	r3, #0
 8000e38:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000e5a:	490a      	ldr	r1, [pc, #40]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e66:	e006      	b.n	8000e76 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e68:	4906      	ldr	r1, [pc, #24]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	4013      	ands	r3, r2
 8000e74:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800

08000e88 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d006      	beq.n	8000ea8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000e9a:	490a      	ldr	r1, [pc, #40]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e9c:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000ea6:	e006      	b.n	8000eb6 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000ea8:	4906      	ldr	r1, [pc, #24]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000eac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40023800 	.word	0x40023800

08000ec8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ed4:	78fb      	ldrb	r3, [r7, #3]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d006      	beq.n	8000ee8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000eda:	490a      	ldr	r1, [pc, #40]	; (8000f04 <RCC_APB2PeriphClockCmd+0x3c>)
 8000edc:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ede:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000ee6:	e006      	b.n	8000ef6 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000ee8:	4906      	ldr	r1, [pc, #24]	; (8000f04 <RCC_APB2PeriphClockCmd+0x3c>)
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <RCC_APB2PeriphClockCmd+0x3c>)
 8000eec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800

08000f08 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d006      	beq.n	8000f28 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000f1a:	490a      	ldr	r1, [pc, #40]	; (8000f44 <RCC_APB1PeriphResetCmd+0x3c>)
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <RCC_APB1PeriphResetCmd+0x3c>)
 8000f1e:	6a1a      	ldr	r2, [r3, #32]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000f26:	e006      	b.n	8000f36 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000f28:	4906      	ldr	r1, [pc, #24]	; (8000f44 <RCC_APB1PeriphResetCmd+0x3c>)
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <RCC_APB1PeriphResetCmd+0x3c>)
 8000f2c:	6a1a      	ldr	r2, [r3, #32]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	43db      	mvns	r3, r3
 8000f32:	4013      	ands	r3, r2
 8000f34:	620b      	str	r3, [r1, #32]
  }
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40023800 	.word	0x40023800

08000f48 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	460b      	mov	r3, r1
 8000f52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d006      	beq.n	8000f68 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000f5a:	490a      	ldr	r1, [pc, #40]	; (8000f84 <RCC_APB2PeriphResetCmd+0x3c>)
 8000f5c:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <RCC_APB2PeriphResetCmd+0x3c>)
 8000f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000f66:	e006      	b.n	8000f76 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000f68:	4906      	ldr	r1, [pc, #24]	; (8000f84 <RCC_APB2PeriphResetCmd+0x3c>)
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <RCC_APB2PeriphResetCmd+0x3c>)
 8000f6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	4013      	ands	r3, r2
 8000f74:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	40023800 	.word	0x40023800

08000f88 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	e076      	b.n	8001092 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d165      	bne.n	800108c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	2103      	movs	r1, #3
 8000fca:	fa01 f303 	lsl.w	r3, r1, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	791b      	ldrb	r3, [r3, #4]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe8:	431a      	orrs	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	791b      	ldrb	r3, [r3, #4]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d003      	beq.n	8000ffe <GPIO_Init+0x76>
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	791b      	ldrb	r3, [r3, #4]
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d12e      	bne.n	800105c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2103      	movs	r1, #3
 8001008:	fa01 f303 	lsl.w	r3, r1, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	401a      	ands	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	795b      	ldrb	r3, [r3, #5]
 800101c:	4619      	mov	r1, r3
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	431a      	orrs	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	b29b      	uxth	r3, r3
 8001034:	2101      	movs	r1, #1
 8001036:	fa01 f303 	lsl.w	r3, r1, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	401a      	ands	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685a      	ldr	r2, [r3, #4]
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	799b      	ldrb	r3, [r3, #6]
 800104a:	4619      	mov	r1, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	b29b      	uxth	r3, r3
 8001050:	fa01 f303 	lsl.w	r3, r1, r3
 8001054:	b29b      	uxth	r3, r3
 8001056:	431a      	orrs	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	b29b      	uxth	r3, r3
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	2103      	movs	r1, #3
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	401a      	ands	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68da      	ldr	r2, [r3, #12]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	79db      	ldrb	r3, [r3, #7]
 800107c:	4619      	mov	r1, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	431a      	orrs	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	3301      	adds	r3, #1
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2b0f      	cmp	r3, #15
 8001096:	d985      	bls.n	8000fa4 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001098:	bf00      	nop
 800109a:	371c      	adds	r7, #28
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f023 0201 	bic.w	r2, r3, #1
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2200      	movs	r2, #0
 80010d4:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2221      	movs	r2, #33	; 0x21
 80010da:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a46      	ldr	r2, [pc, #280]	; (80011f8 <DMA_DeInit+0x154>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d103      	bne.n	80010ec <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80010e4:	4b45      	ldr	r3, [pc, #276]	; (80011fc <DMA_DeInit+0x158>)
 80010e6:	223d      	movs	r2, #61	; 0x3d
 80010e8:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010ea:	e07e      	b.n	80011ea <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a44      	ldr	r2, [pc, #272]	; (8001200 <DMA_DeInit+0x15c>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d104      	bne.n	80010fe <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80010f4:	4b41      	ldr	r3, [pc, #260]	; (80011fc <DMA_DeInit+0x158>)
 80010f6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80010fa:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80010fc:	e075      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a40      	ldr	r2, [pc, #256]	; (8001204 <DMA_DeInit+0x160>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d104      	bne.n	8001110 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8001106:	4b3d      	ldr	r3, [pc, #244]	; (80011fc <DMA_DeInit+0x158>)
 8001108:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800110c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800110e:	e06c      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a3d      	ldr	r2, [pc, #244]	; (8001208 <DMA_DeInit+0x164>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d104      	bne.n	8001122 <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8001118:	4b38      	ldr	r3, [pc, #224]	; (80011fc <DMA_DeInit+0x158>)
 800111a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800111e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001120:	e063      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a39      	ldr	r2, [pc, #228]	; (800120c <DMA_DeInit+0x168>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d103      	bne.n	8001132 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800112a:	4b34      	ldr	r3, [pc, #208]	; (80011fc <DMA_DeInit+0x158>)
 800112c:	4a38      	ldr	r2, [pc, #224]	; (8001210 <DMA_DeInit+0x16c>)
 800112e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001130:	e05b      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a37      	ldr	r2, [pc, #220]	; (8001214 <DMA_DeInit+0x170>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d103      	bne.n	8001142 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800113a:	4b30      	ldr	r3, [pc, #192]	; (80011fc <DMA_DeInit+0x158>)
 800113c:	4a36      	ldr	r2, [pc, #216]	; (8001218 <DMA_DeInit+0x174>)
 800113e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001140:	e053      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a35      	ldr	r2, [pc, #212]	; (800121c <DMA_DeInit+0x178>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d103      	bne.n	8001152 <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800114a:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <DMA_DeInit+0x158>)
 800114c:	4a34      	ldr	r2, [pc, #208]	; (8001220 <DMA_DeInit+0x17c>)
 800114e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001150:	e04b      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a33      	ldr	r2, [pc, #204]	; (8001224 <DMA_DeInit+0x180>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d104      	bne.n	8001164 <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800115a:	4b28      	ldr	r3, [pc, #160]	; (80011fc <DMA_DeInit+0x158>)
 800115c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001160:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001162:	e042      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a30      	ldr	r2, [pc, #192]	; (8001228 <DMA_DeInit+0x184>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d103      	bne.n	8001174 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 800116c:	4b2f      	ldr	r3, [pc, #188]	; (800122c <DMA_DeInit+0x188>)
 800116e:	223d      	movs	r2, #61	; 0x3d
 8001170:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001172:	e03a      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a2e      	ldr	r2, [pc, #184]	; (8001230 <DMA_DeInit+0x18c>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d104      	bne.n	8001186 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <DMA_DeInit+0x188>)
 800117e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001182:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001184:	e031      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a2a      	ldr	r2, [pc, #168]	; (8001234 <DMA_DeInit+0x190>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d104      	bne.n	8001198 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 800118e:	4b27      	ldr	r3, [pc, #156]	; (800122c <DMA_DeInit+0x188>)
 8001190:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001194:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001196:	e028      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a27      	ldr	r2, [pc, #156]	; (8001238 <DMA_DeInit+0x194>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d104      	bne.n	80011aa <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80011a0:	4b22      	ldr	r3, [pc, #136]	; (800122c <DMA_DeInit+0x188>)
 80011a2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80011a6:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011a8:	e01f      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a23      	ldr	r2, [pc, #140]	; (800123c <DMA_DeInit+0x198>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d103      	bne.n	80011ba <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <DMA_DeInit+0x188>)
 80011b4:	4a16      	ldr	r2, [pc, #88]	; (8001210 <DMA_DeInit+0x16c>)
 80011b6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011b8:	e017      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a20      	ldr	r2, [pc, #128]	; (8001240 <DMA_DeInit+0x19c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d103      	bne.n	80011ca <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <DMA_DeInit+0x188>)
 80011c4:	4a14      	ldr	r2, [pc, #80]	; (8001218 <DMA_DeInit+0x174>)
 80011c6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011c8:	e00f      	b.n	80011ea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a1d      	ldr	r2, [pc, #116]	; (8001244 <DMA_DeInit+0x1a0>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d103      	bne.n	80011da <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 80011d2:	4b16      	ldr	r3, [pc, #88]	; (800122c <DMA_DeInit+0x188>)
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <DMA_DeInit+0x17c>)
 80011d6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80011d8:	e007      	b.n	80011ea <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a1a      	ldr	r2, [pc, #104]	; (8001248 <DMA_DeInit+0x1a4>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d103      	bne.n	80011ea <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 80011e2:	4b12      	ldr	r3, [pc, #72]	; (800122c <DMA_DeInit+0x188>)
 80011e4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80011e8:	60da      	str	r2, [r3, #12]
    }
  }
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40026010 	.word	0x40026010
 80011fc:	40026000 	.word	0x40026000
 8001200:	40026028 	.word	0x40026028
 8001204:	40026040 	.word	0x40026040
 8001208:	40026058 	.word	0x40026058
 800120c:	40026070 	.word	0x40026070
 8001210:	2000003d 	.word	0x2000003d
 8001214:	40026088 	.word	0x40026088
 8001218:	20000f40 	.word	0x20000f40
 800121c:	400260a0 	.word	0x400260a0
 8001220:	203d0000 	.word	0x203d0000
 8001224:	400260b8 	.word	0x400260b8
 8001228:	40026410 	.word	0x40026410
 800122c:	40026400 	.word	0x40026400
 8001230:	40026428 	.word	0x40026428
 8001234:	40026440 	.word	0x40026440
 8001238:	40026458 	.word	0x40026458
 800123c:	40026470 	.word	0x40026470
 8001240:	40026488 	.word	0x40026488
 8001244:	400264a0 	.word	0x400264a0
 8001248:	400264b8 	.word	0x400264b8

0800124c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <DMA_Init+0xac>)
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001276:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001282:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800128e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800129a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a0:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f023 0307 	bic.w	r3, r3, #7
 80012ba:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c4:	4313      	orrs	r3, r2
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	691a      	ldr	r2, [r3, #16]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	60da      	str	r2, [r3, #12]
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	f01c803f 	.word	0xf01c803f

080012fc <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop

0800136c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001378:	78fb      	ldrb	r3, [r7, #3]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d006      	beq.n	800138c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f043 0201 	orr.w	r2, r3, #1
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800138a:	e005      	b.n	8001398 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f023 0201 	bic.w	r2, r3, #1
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	601a      	str	r2, [r3, #0]
  }
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d002      	beq.n	80013c2 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80013bc:	2301      	movs	r3, #1
 80013be:	73fb      	strb	r3, [r7, #15]
 80013c0:	e001      	b.n	80013c6 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80013de:	2300      	movs	r3, #0
 80013e0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a15      	ldr	r2, [pc, #84]	; (8001440 <DMA_GetFlagStatus+0x6c>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d802      	bhi.n	80013f4 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <DMA_GetFlagStatus+0x70>)
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	e001      	b.n	80013f8 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80013f4:	4b14      	ldr	r3, [pc, #80]	; (8001448 <DMA_GetFlagStatus+0x74>)
 80013f6:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	e002      	b.n	8001410 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001416:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800141a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8001426:	2301      	movs	r3, #1
 8001428:	75fb      	strb	r3, [r7, #23]
 800142a:	e001      	b.n	8001430 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800142c:	2300      	movs	r3, #0
 800142e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8001430:	7dfb      	ldrb	r3, [r7, #23]
}
 8001432:	4618      	mov	r0, r3
 8001434:	371c      	adds	r7, #28
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	4002640f 	.word	0x4002640f
 8001444:	40026000 	.word	0x40026000
 8001448:	40026400 	.word	0x40026400

0800144c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a10      	ldr	r2, [pc, #64]	; (800149c <DMA_ClearFlag+0x50>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d802      	bhi.n	8001464 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <DMA_ClearFlag+0x54>)
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	e001      	b.n	8001468 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001464:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <DMA_ClearFlag+0x58>)
 8001466:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d007      	beq.n	8001482 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001478:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8001480:	e006      	b.n	8001490 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001488:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	6093      	str	r3, [r2, #8]
  }    
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	4002640f 	.word	0x4002640f
 80014a0:	40026000 	.word	0x40026000
 80014a4:	40026400 	.word	0x40026400

080014a8 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	4613      	mov	r3, r2
 80014b4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00f      	beq.n	80014e0 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d006      	beq.n	80014d4 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	615a      	str	r2, [r3, #20]
 80014d2:	e005      	b.n	80014e0 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	2b80      	cmp	r3, #128	; 0x80
 80014e4:	d014      	beq.n	8001510 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d008      	beq.n	80014fe <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	f003 031e 	and.w	r3, r3, #30
 80014f6:	431a      	orrs	r2, r3
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 80014fc:	e008      	b.n	8001510 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	f003 031e 	and.w	r3, r3, #30
 8001508:	43db      	mvns	r3, r3
 800150a:	401a      	ands	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8001510:	bf00      	nop
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800151c:	b480      	push	{r7}
 800151e:	b087      	sub	sp, #28
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8001526:	2300      	movs	r3, #0
 8001528:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a22      	ldr	r2, [pc, #136]	; (80015c0 <DMA_GetITStatus+0xa4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d802      	bhi.n	8001540 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800153a:	4b22      	ldr	r3, [pc, #136]	; (80015c4 <DMA_GetITStatus+0xa8>)
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	e001      	b.n	8001544 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001540:	4b21      	ldr	r3, [pc, #132]	; (80015c8 <DMA_GetITStatus+0xac>)
 8001542:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800154a:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d00a      	beq.n	8001568 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	0adb      	lsrs	r3, r3, #11
 8001556:	f003 031e 	and.w	r3, r3, #30
 800155a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4013      	ands	r3, r2
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	e004      	b.n	8001572 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001570:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d003      	beq.n	8001584 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	e002      	b.n	800158a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001590:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001594:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	4013      	ands	r3, r2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <DMA_GetITStatus+0x90>
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d002      	beq.n	80015ac <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 80015a6:	2301      	movs	r3, #1
 80015a8:	75fb      	strb	r3, [r7, #23]
 80015aa:	e001      	b.n	80015b0 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 80015b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	4002640f 	.word	0x4002640f
 80015c4:	40026000 	.word	0x40026000
 80015c8:	40026400 	.word	0x40026400

080015cc <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a10      	ldr	r2, [pc, #64]	; (800161c <DMA_ClearITPendingBit+0x50>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d802      	bhi.n	80015e4 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80015de:	4b10      	ldr	r3, [pc, #64]	; (8001620 <DMA_ClearITPendingBit+0x54>)
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	e001      	b.n	80015e8 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <DMA_ClearITPendingBit+0x58>)
 80015e6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d007      	beq.n	8001602 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80015f8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8001600:	e006      	b.n	8001610 <DMA_ClearITPendingBit+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001608:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	6093      	str	r3, [r2, #8]
  }   
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	4002640f 	.word	0x4002640f
 8001620:	40026000 	.word	0x40026000
 8001624:	40026400 	.word	0x40026400

08001628 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 800162c:	2101      	movs	r1, #1
 800162e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001632:	f7ff fc69 	bl	8000f08 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001636:	2100      	movs	r1, #0
 8001638:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800163c:	f7ff fc64 	bl	8000f08 <RCC_APB1PeriphResetCmd>
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001656:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <DAC_Init+0x64>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 800165c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43db      	mvns	r3, r3
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	4013      	ands	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800167c:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8001682:	4313      	orrs	r3, r2
 8001684:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	4313      	orrs	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8001694:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <DAC_Init+0x64>)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6013      	str	r3, [r2, #0]
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40007400 	.word	0x40007400

080016ac <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d009      	beq.n	80016d2 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80016be:	490d      	ldr	r1, [pc, #52]	; (80016f4 <DAC_Cmd+0x48>)
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <DAC_Cmd+0x48>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2001      	movs	r0, #1
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	fa00 f303 	lsl.w	r3, r0, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 80016d0:	e009      	b.n	80016e6 <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80016d2:	4908      	ldr	r1, [pc, #32]	; (80016f4 <DAC_Cmd+0x48>)
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <DAC_Cmd+0x48>)
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	2001      	movs	r0, #1
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	fa00 f303 	lsl.w	r3, r0, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4013      	ands	r3, r2
 80016e4:	600b      	str	r3, [r1, #0]
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40007400 	.word	0x40007400

080016f8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	460b      	mov	r3, r1
 8001702:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <DAC_SetChannel1Data+0x34>)
 800170a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	3308      	adds	r3, #8
 8001714:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	461a      	mov	r2, r3
 800171a:	887b      	ldrh	r3, [r7, #2]
 800171c:	6013      	str	r3, [r2, #0]
}
 800171e:	bf00      	nop
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	40007400 	.word	0x40007400

08001730 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00a      	beq.n	8001758 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001742:	490e      	ldr	r1, [pc, #56]	; (800177c <DAC_DMACmd+0x4c>)
 8001744:	4b0d      	ldr	r3, [pc, #52]	; (800177c <DAC_DMACmd+0x4c>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	fa00 f303 	lsl.w	r3, r0, r3
 8001752:	4313      	orrs	r3, r2
 8001754:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
  }
}
 8001756:	e00a      	b.n	800176e <DAC_DMACmd+0x3e>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8001758:	4908      	ldr	r1, [pc, #32]	; (800177c <DAC_DMACmd+0x4c>)
 800175a:	4b08      	ldr	r3, [pc, #32]	; (800177c <DAC_DMACmd+0x4c>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	fa00 f303 	lsl.w	r3, r0, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	4013      	ands	r3, r2
 800176c:	600b      	str	r3, [r1, #0]
  }
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40007400 	.word	0x40007400

08001780 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8001784:	2101      	movs	r1, #1
 8001786:	f44f 7080 	mov.w	r0, #256	; 0x100
 800178a:	f7ff fbdd 	bl	8000f48 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800178e:	2100      	movs	r1, #0
 8001790:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001794:	f7ff fbd8 	bl	8000f48 <RCC_APB2PeriphResetCmd>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80017ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017be:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	791b      	ldrb	r3, [r3, #4]
 80017c4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80017ca:	4313      	orrs	r3, r2
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4b18      	ldr	r3, [pc, #96]	; (8001844 <ADC_Init+0xa8>)
 80017e2:	4013      	ands	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80017ee:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80017f4:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	795b      	ldrb	r3, [r3, #5]
 80017fa:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80017fc:	4313      	orrs	r3, r2
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001816:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	7d1b      	ldrb	r3, [r3, #20]
 800181c:	3b01      	subs	r3, #1
 800181e:	b2da      	uxtb	r2, r3
 8001820:	7afb      	ldrb	r3, [r7, #11]
 8001822:	4313      	orrs	r3, r2
 8001824:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8001826:	7afb      	ldrb	r3, [r7, #11]
 8001828:	051b      	lsls	r3, r3, #20
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4313      	orrs	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	c0fff7fd 	.word	0xc0fff7fd

08001848 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8001854:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <ADC_CommonInit+0x48>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <ADC_CommonInit+0x4c>)
 800185e:	4013      	ands	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800186a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8001870:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8001876:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4313      	orrs	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800187e:	4a04      	ldr	r2, [pc, #16]	; (8001890 <ADC_CommonInit+0x48>)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6053      	str	r3, [r2, #4]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	40012300 	.word	0x40012300
 8001894:	fffc30e0 	.word	0xfffc30e0

08001898 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80018a4:	78fb      	ldrb	r3, [r7, #3]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d006      	beq.n	80018b8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f043 0201 	orr.w	r2, r3, #1
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80018b6:	e005      	b.n	80018c4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f023 0201 	bic.w	r2, r3, #1
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	609a      	str	r2, [r3, #8]
  }
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	4608      	mov	r0, r1
 80018da:	4611      	mov	r1, r2
 80018dc:	461a      	mov	r2, r3
 80018de:	4603      	mov	r3, r0
 80018e0:	70fb      	strb	r3, [r7, #3]
 80018e2:	460b      	mov	r3, r1
 80018e4:	70bb      	strb	r3, [r7, #2]
 80018e6:	4613      	mov	r3, r2
 80018e8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80018f2:	78fb      	ldrb	r3, [r7, #3]
 80018f4:	2b09      	cmp	r3, #9
 80018f6:	d923      	bls.n	8001940 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	f1a3 020a 	sub.w	r2, r3, #10
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	2207      	movs	r2, #7
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	43db      	mvns	r3, r3
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800191c:	7879      	ldrb	r1, [r7, #1]
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	f1a3 020a 	sub.w	r2, r3, #10
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	4313      	orrs	r3, r2
 8001936:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	e01e      	b.n	800197e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	2207      	movs	r2, #7
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	43db      	mvns	r3, r3
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	4013      	ands	r3, r2
 800195e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8001960:	7879      	ldrb	r1, [r7, #1]
 8001962:	78fa      	ldrb	r2, [r7, #3]
 8001964:	4613      	mov	r3, r2
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	4413      	add	r3, r2
 800196a:	fa01 f303 	lsl.w	r3, r1, r3
 800196e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	4313      	orrs	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800197e:	78bb      	ldrb	r3, [r7, #2]
 8001980:	2b06      	cmp	r3, #6
 8001982:	d821      	bhi.n	80019c8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001988:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800198a:	78bb      	ldrb	r3, [r7, #2]
 800198c:	1e5a      	subs	r2, r3, #1
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	221f      	movs	r2, #31
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	43db      	mvns	r3, r3
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	4013      	ands	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80019a6:	78f9      	ldrb	r1, [r7, #3]
 80019a8:	78bb      	ldrb	r3, [r7, #2]
 80019aa:	1e5a      	subs	r2, r3, #1
 80019ac:	4613      	mov	r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	4413      	add	r3, r2
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	4313      	orrs	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80019c6:	e047      	b.n	8001a58 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80019c8:	78bb      	ldrb	r3, [r7, #2]
 80019ca:	2b0c      	cmp	r3, #12
 80019cc:	d821      	bhi.n	8001a12 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80019d4:	78bb      	ldrb	r3, [r7, #2]
 80019d6:	1fda      	subs	r2, r3, #7
 80019d8:	4613      	mov	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	221f      	movs	r2, #31
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80019f0:	78f9      	ldrb	r1, [r7, #3]
 80019f2:	78bb      	ldrb	r3, [r7, #2]
 80019f4:	1fda      	subs	r2, r3, #7
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001a00:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8001a10:	e022      	b.n	8001a58 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8001a18:	78bb      	ldrb	r3, [r7, #2]
 8001a1a:	f1a3 020d 	sub.w	r2, r3, #13
 8001a1e:	4613      	mov	r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	221f      	movs	r2, #31
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	68fa      	ldr	r2, [r7, #12]
 8001a32:	4013      	ands	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8001a36:	78f9      	ldrb	r1, [r7, #3]
 8001a38:	78bb      	ldrb	r3, [r7, #2]
 8001a3a:	f1a3 020d 	sub.w	r2, r3, #13
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	fa01 f303 	lsl.w	r3, r1, r3
 8001a48:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8001a58:	bf00      	nop
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a70:	78fb      	ldrb	r3, [r7, #3]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d006      	beq.n	8001a84 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8001a82:	e005      	b.n	8001a90 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
  }
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d006      	beq.n	8001abc <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8001aba:	e005      	b.n	8001ac8 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
  }
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001adc:	2300      	movs	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73bb      	strb	r3, [r7, #14]
 8001ae4:	230f      	movs	r3, #15
 8001ae6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	78db      	ldrb	r3, [r3, #3]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d038      	beq.n	8001b62 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001af0:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <NVIC_Init+0xbc>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001afa:	0a1b      	lsrs	r3, r3, #8
 8001afc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
 8001b00:	f1c3 0304 	rsb	r3, r3, #4
 8001b04:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8001b06:	7b7a      	ldrb	r2, [r7, #13]
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	fa42 f303 	asr.w	r3, r2, r3
 8001b0e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	785b      	ldrb	r3, [r3, #1]
 8001b14:	461a      	mov	r2, r3
 8001b16:	7bbb      	ldrb	r3, [r7, #14]
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	789a      	ldrb	r2, [r3, #2]
 8001b22:	7b7b      	ldrb	r3, [r7, #13]
 8001b24:	4013      	ands	r3, r2
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001b34:	4a17      	ldr	r2, [pc, #92]	; (8001b94 <NVIC_Init+0xc0>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001b42:	4a14      	ldr	r2, [pc, #80]	; (8001b94 <NVIC_Init+0xc0>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	f003 031f 	and.w	r3, r3, #31
 8001b56:	2101      	movs	r1, #1
 8001b58:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001b5c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001b60:	e00f      	b.n	8001b82 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001b62:	490c      	ldr	r1, [pc, #48]	; (8001b94 <NVIC_Init+0xc0>)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	095b      	lsrs	r3, r3, #5
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	f003 031f 	and.w	r3, r3, #31
 8001b76:	2201      	movs	r2, #1
 8001b78:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001b7a:	f100 0320 	add.w	r3, r0, #32
 8001b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001b82:	bf00      	nop
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000ed00 	.word	0xe000ed00
 8001b94:	e000e100 	.word	0xe000e100

08001b98 <__libc_init_array>:
 8001b98:	b570      	push	{r4, r5, r6, lr}
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <__libc_init_array+0x3c>)
 8001b9c:	4c0e      	ldr	r4, [pc, #56]	; (8001bd8 <__libc_init_array+0x40>)
 8001b9e:	1ae4      	subs	r4, r4, r3
 8001ba0:	10a4      	asrs	r4, r4, #2
 8001ba2:	2500      	movs	r5, #0
 8001ba4:	461e      	mov	r6, r3
 8001ba6:	42a5      	cmp	r5, r4
 8001ba8:	d004      	beq.n	8001bb4 <__libc_init_array+0x1c>
 8001baa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bae:	4798      	blx	r3
 8001bb0:	3501      	adds	r5, #1
 8001bb2:	e7f8      	b.n	8001ba6 <__libc_init_array+0xe>
 8001bb4:	f000 f89c 	bl	8001cf0 <_init>
 8001bb8:	4c08      	ldr	r4, [pc, #32]	; (8001bdc <__libc_init_array+0x44>)
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <__libc_init_array+0x48>)
 8001bbc:	1ae4      	subs	r4, r4, r3
 8001bbe:	10a4      	asrs	r4, r4, #2
 8001bc0:	2500      	movs	r5, #0
 8001bc2:	461e      	mov	r6, r3
 8001bc4:	42a5      	cmp	r5, r4
 8001bc6:	d004      	beq.n	8001bd2 <__libc_init_array+0x3a>
 8001bc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bcc:	4798      	blx	r3
 8001bce:	3501      	adds	r5, #1
 8001bd0:	e7f8      	b.n	8001bc4 <__libc_init_array+0x2c>
 8001bd2:	bd70      	pop	{r4, r5, r6, pc}
 8001bd4:	08001d24 	.word	0x08001d24
 8001bd8:	08001d24 	.word	0x08001d24
 8001bdc:	08001d28 	.word	0x08001d28
 8001be0:	08001d24 	.word	0x08001d24

08001be4 <malloc>:
 8001be4:	4b02      	ldr	r3, [pc, #8]	; (8001bf0 <malloc+0xc>)
 8001be6:	4601      	mov	r1, r0
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	f000 b803 	b.w	8001bf4 <_malloc_r>
 8001bee:	bf00      	nop
 8001bf0:	20000084 	.word	0x20000084

08001bf4 <_malloc_r>:
 8001bf4:	b570      	push	{r4, r5, r6, lr}
 8001bf6:	1ccd      	adds	r5, r1, #3
 8001bf8:	f025 0503 	bic.w	r5, r5, #3
 8001bfc:	3508      	adds	r5, #8
 8001bfe:	2d0c      	cmp	r5, #12
 8001c00:	bf38      	it	cc
 8001c02:	250c      	movcc	r5, #12
 8001c04:	2d00      	cmp	r5, #0
 8001c06:	4606      	mov	r6, r0
 8001c08:	db01      	blt.n	8001c0e <_malloc_r+0x1a>
 8001c0a:	42a9      	cmp	r1, r5
 8001c0c:	d902      	bls.n	8001c14 <_malloc_r+0x20>
 8001c0e:	230c      	movs	r3, #12
 8001c10:	6033      	str	r3, [r6, #0]
 8001c12:	e046      	b.n	8001ca2 <_malloc_r+0xae>
 8001c14:	f000 f85c 	bl	8001cd0 <__malloc_lock>
 8001c18:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <_malloc_r+0xb4>)
 8001c1a:	681c      	ldr	r4, [r3, #0]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4621      	mov	r1, r4
 8001c20:	b1a1      	cbz	r1, 8001c4c <_malloc_r+0x58>
 8001c22:	680b      	ldr	r3, [r1, #0]
 8001c24:	1b5b      	subs	r3, r3, r5
 8001c26:	d40e      	bmi.n	8001c46 <_malloc_r+0x52>
 8001c28:	2b0b      	cmp	r3, #11
 8001c2a:	d903      	bls.n	8001c34 <_malloc_r+0x40>
 8001c2c:	600b      	str	r3, [r1, #0]
 8001c2e:	18cc      	adds	r4, r1, r3
 8001c30:	50cd      	str	r5, [r1, r3]
 8001c32:	e01e      	b.n	8001c72 <_malloc_r+0x7e>
 8001c34:	428c      	cmp	r4, r1
 8001c36:	bf0d      	iteet	eq
 8001c38:	6863      	ldreq	r3, [r4, #4]
 8001c3a:	684b      	ldrne	r3, [r1, #4]
 8001c3c:	6063      	strne	r3, [r4, #4]
 8001c3e:	6013      	streq	r3, [r2, #0]
 8001c40:	bf18      	it	ne
 8001c42:	460c      	movne	r4, r1
 8001c44:	e015      	b.n	8001c72 <_malloc_r+0x7e>
 8001c46:	460c      	mov	r4, r1
 8001c48:	6849      	ldr	r1, [r1, #4]
 8001c4a:	e7e9      	b.n	8001c20 <_malloc_r+0x2c>
 8001c4c:	4c17      	ldr	r4, [pc, #92]	; (8001cac <_malloc_r+0xb8>)
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	b91b      	cbnz	r3, 8001c5a <_malloc_r+0x66>
 8001c52:	4630      	mov	r0, r6
 8001c54:	f000 f82c 	bl	8001cb0 <_sbrk_r>
 8001c58:	6020      	str	r0, [r4, #0]
 8001c5a:	4629      	mov	r1, r5
 8001c5c:	4630      	mov	r0, r6
 8001c5e:	f000 f827 	bl	8001cb0 <_sbrk_r>
 8001c62:	1c43      	adds	r3, r0, #1
 8001c64:	d018      	beq.n	8001c98 <_malloc_r+0xa4>
 8001c66:	1cc4      	adds	r4, r0, #3
 8001c68:	f024 0403 	bic.w	r4, r4, #3
 8001c6c:	42a0      	cmp	r0, r4
 8001c6e:	d10d      	bne.n	8001c8c <_malloc_r+0x98>
 8001c70:	6025      	str	r5, [r4, #0]
 8001c72:	4630      	mov	r0, r6
 8001c74:	f000 f82d 	bl	8001cd2 <__malloc_unlock>
 8001c78:	f104 000b 	add.w	r0, r4, #11
 8001c7c:	1d23      	adds	r3, r4, #4
 8001c7e:	f020 0007 	bic.w	r0, r0, #7
 8001c82:	1ac3      	subs	r3, r0, r3
 8001c84:	d00e      	beq.n	8001ca4 <_malloc_r+0xb0>
 8001c86:	425a      	negs	r2, r3
 8001c88:	50e2      	str	r2, [r4, r3]
 8001c8a:	bd70      	pop	{r4, r5, r6, pc}
 8001c8c:	1a21      	subs	r1, r4, r0
 8001c8e:	4630      	mov	r0, r6
 8001c90:	f000 f80e 	bl	8001cb0 <_sbrk_r>
 8001c94:	3001      	adds	r0, #1
 8001c96:	d1eb      	bne.n	8001c70 <_malloc_r+0x7c>
 8001c98:	230c      	movs	r3, #12
 8001c9a:	6033      	str	r3, [r6, #0]
 8001c9c:	4630      	mov	r0, r6
 8001c9e:	f000 f818 	bl	8001cd2 <__malloc_unlock>
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	bd70      	pop	{r4, r5, r6, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200000ac 	.word	0x200000ac
 8001cac:	200000a8 	.word	0x200000a8

08001cb0 <_sbrk_r>:
 8001cb0:	b538      	push	{r3, r4, r5, lr}
 8001cb2:	4c06      	ldr	r4, [pc, #24]	; (8001ccc <_sbrk_r+0x1c>)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	4605      	mov	r5, r0
 8001cb8:	4608      	mov	r0, r1
 8001cba:	6023      	str	r3, [r4, #0]
 8001cbc:	f000 f80a 	bl	8001cd4 <_sbrk>
 8001cc0:	1c43      	adds	r3, r0, #1
 8001cc2:	d102      	bne.n	8001cca <_sbrk_r+0x1a>
 8001cc4:	6823      	ldr	r3, [r4, #0]
 8001cc6:	b103      	cbz	r3, 8001cca <_sbrk_r+0x1a>
 8001cc8:	602b      	str	r3, [r5, #0]
 8001cca:	bd38      	pop	{r3, r4, r5, pc}
 8001ccc:	20000134 	.word	0x20000134

08001cd0 <__malloc_lock>:
 8001cd0:	4770      	bx	lr

08001cd2 <__malloc_unlock>:
 8001cd2:	4770      	bx	lr

08001cd4 <_sbrk>:
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <_sbrk+0x14>)
 8001cd6:	6819      	ldr	r1, [r3, #0]
 8001cd8:	4602      	mov	r2, r0
 8001cda:	b909      	cbnz	r1, 8001ce0 <_sbrk+0xc>
 8001cdc:	4903      	ldr	r1, [pc, #12]	; (8001cec <_sbrk+0x18>)
 8001cde:	6019      	str	r1, [r3, #0]
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	4402      	add	r2, r0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	4770      	bx	lr
 8001ce8:	200000b0 	.word	0x200000b0
 8001cec:	20000138 	.word	0x20000138

08001cf0 <_init>:
 8001cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cf2:	bf00      	nop
 8001cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cf6:	bc08      	pop	{r3}
 8001cf8:	469e      	mov	lr, r3
 8001cfa:	4770      	bx	lr

08001cfc <_fini>:
 8001cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cfe:	bf00      	nop
 8001d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d02:	bc08      	pop	{r3}
 8001d04:	469e      	mov	lr, r3
 8001d06:	4770      	bx	lr
