library ieee;
use ieee.std_logic_1164.all;

entity ALU is
	port (
	inp: in std_logic_vector(15 downto 0);
	pc_in: in std_logic_vector(15 downto 0);
	pc_out:out std_logic_vector(15 downto 0);
	
	rfA1,rfA2,rfA3: out std_logic_vector(2 downto 0);
	rfD1,rfD2: in std_logic_vector(15 downto 0);
	rfD3: out std_logic_vector(15 downto 0);
	
	mA_write: out std_logic_vector(15 downto 0); 
	mD_write: out std_logic_vector(15 downto 0);
	
	mA_read: out std_logic_vector(15 downto 0); 
	mD_read: in std_logic_vector(15 downto 0)
	
	);
end ALU;

architecture struct of ALU is
	-- component R_ALU
	-- component I_ALU
	-- component J_ALU
	
	-- signals
	
begin
	-- take inp
	-- divide in r,i,j alu
	-- take their outputs and input lines, use if/else to join with rf/memory ports
	
	-- pc modification
end struct;