<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Precision Options</title><link rel="Prev" href="options_synplify_pro.htm" title="Previous" /><link rel="Next" href="options_lse.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/pnp.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pKYxVGPVxUJ_002b00FI7zpXbmg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Strategies/options_precision.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="strategy_settings.htm#1135694">Strategy Reference Guide</a> &gt; Precision Options</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1135694" class="Heading1"><span></span>Precision Options</h2><p id="ww1148091" class="BodyAfterHead"><span></span>This page lists all the strategy options associated with the Precision Synthesis process.</p><div id="ww1155898" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1155902" title="Precision Options">Area</a></span></div><div id="ww1155909" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1142614" title="Precision Options">Array Bounds Case</a></span></div><div id="ww1155913" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1142648" title="Precision Options">Auto Resource Allocation of RAM</a></span></div><div id="ww1229761" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1229790" title="Precision Options">Command Line Options</a></span></div><div id="ww1155917" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1229782" title="Precision Options">Convert Gated Clock</a></span></div><div id="ww1155921" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1142723" title="Precision Options">Disable I/O Insertion</a></span></div><div id="ww1156088" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1179773" title="Precision Options">Force GSR</a></span></div><div id="ww1156089" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143200" title="Precision Options">Frequency</a></span></div><div id="ww1161954" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1162015" title="Precision Options">FSM Encoding</a></span></div><div id="ww1155937" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143327" title="Precision Options">Full Case</a></span></div><div id="ww1155941" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143382" title="Precision Options">Ignore RAM Read/Write Collision</a></span></div><div id="ww1155945" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143425" title="Precision Options">Infer DSPs Across Hierarchy</a></span></div><div id="ww1155949" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143448" title="Precision Options">Input Delay (ns)</a></span></div><div id="ww1155957" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143558" title="Precision Options">Number of Critical Paths</a></span></div><div id="ww1155961" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143645" title="Precision Options">Number of Timing Summary Paths</a></span></div><div id="ww1155965" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143684" title="Precision Options">Output Delay (ns)</a></span></div><div id="ww1155969" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1147675" title="Precision Options">Output Netlist Format</a></span></div><div id="ww1277024" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1276886" title="Precision Options">Output Preference File</a></div><div id="ww1155978" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143898" title="Precision Options">Parallel Case</a></span></div><div id="ww1155982" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143945" title="Precision Options">Reencode FSM Outputs</a></span></div><div id="ww1155986" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143996" title="Precision Options">Report Clock Frequencies</a></span></div><div id="ww1155990" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144038" title="Precision Options">Report Missing Constraints</a></span></div><div id="ww1156024" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144084" title="Precision Options">Report Timing Violations</a></span></div><div id="ww1156028" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144106" title="Precision Options">Resource Sharing</a></span></div><div id="ww1156032" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144210" title="Precision Options">Run Retiming</a></span></div><div id="ww1156036" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144265" title="Precision Options">Show Clock Domain Crossing</a></span></div><div id="ww1156040" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144309" title="Precision Options">Show Net Fanout</a></span></div><div id="ww1156044" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144343" title="Precision Options">Transform Set/Reset on DFFs to Latches</a></span></div><div id="ww1276658" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144366" title="Precision Options">Use Safe FSM</a></span></div><div id="ww1276663" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1144417" title="Precision Options">Verilog Standard V2001</a></span></div><h5 id="ww1155902" class="HeadingRunIn"><span></span>Area (for Precision)</h5><p id="ww1142533" class="BodyAfterHead"><span></span>Specifies optimization preference for area reduction over timing delay reduction. </p><p id="ww1142534" class="Body"><span></span>The True option specifies the area reduction mode. When set to True, this option overrides the setting in <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1143200" title="Precision Options">Frequency (for Precision)</a></span>.</p><p id="ww1142538" class="Body"><span></span>The default is True for MachXO, and False for the other devices.</p><p id="ww1142539" class="Body"><span></span>This option is equivalent to the “setup_design -compile_for_area” command in Precision RTL Synthesis.</p><h5 id="ww1142614" class="HeadingRunIn"><span></span>Array Bounds Case</h5><p id="ww1142616" class="BodyAfterHead"><span></span>Enables or disables the Precision tool to check array bounds for Verilog input files.</p><p id="ww1142617" class="Body"><span></span>The default is False.</p><p id="ww1142618" class="Body"><span></span>This option is equivalent to the “setup_design –array_bounds_check” command in Precision RTL Synthesis.</p><h5 id="ww1142648" class="HeadingRunIn"><span></span>Auto Resource Allocation of RAM</h5><p id="ww1142650" class="BodyAfterHead"><span></span>Enables or disables the automatic resource allocation of RAMs.</p><p id="ww1142651" class="Body"><span></span>When set to False, it stops the synthesis step when the number of inferred RAMs exceeds the block-RAM resources on the target device. To map RAMs to block-RAM resources first and then map remaining RAM structures into logic resources, set this to True.</p><p id="ww1229776" class="Body"><span></span>This option is equivalent to the “setup_design -auto_resource_allocation_ram” command in Precision RTL Synthesis.</p><h5 id="ww1229790" class="HeadingRunIn"><span></span>Command Line Options (for Precision)</h5><p id="ww1229792" class="BodyAfterHead"><span></span>Enables additional command line options for the Precision Synthesis process.</p><h5 id="ww1229793" class="StepIntro"><span></span>To enter a command line option:</h5><div id="ww1229794" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>In the Strategy dialog box, select <span class="GUI">Precision</span> in the Process list.</div><div id="ww1229795" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Double-click the Value column for the Command Line Options option.</div><div id="ww1229796" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Type in the option and its value (if any) in the text box.</div><div id="ww1229797" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Click <span class="GUI">Apply</span>.</div><h5 id="ww1229782" class="HeadingRunIn"><span></span>Convert Gated Clock</h5><p id="ww1142669" class="BodyAfterHead"><span></span>Controls the gated-clock conversion by Precision RTL Synthesis during the synthesis phase. </p><p id="ww1142670" class="Body"><span></span>Options are:</p><div id="ww1142671" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>True – Converts gated-clock flip-flops to equivalent enable flip-flops.</div><div id="ww1142672" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>False (default) – Does not convert gated-clock flip-flops to equivalent enable flip-flops.</div><p id="ww1142673" class="Body"><span></span>This option is equivalent to the “setup_design -gated_clock” command in Precision RTL Synthesis.</p><h5 id="ww1142723" class="HeadingRunIn"><span></span>Disable I/O Insertion (for Precision)</h5><p id="ww1142725" class="BodyAfterHead"><span></span>Controls whether the synthesis tool will add I/O buffers into your design.</p><p id="ww1142726" class="Body"><span></span>If this is set to True, Precision RTL Synthesis will not add I/O buffers into your design. If it is set to False<span class="GUI"> </span>(default), the synthesis tool will insert I/O buffers into your design.</p><p id="ww1142727" class="Body"><span></span>This option is equivalent to the “setup_design -addio” command in Precision RTL Synthesis.</p><h5 id="ww1179773" class="HeadingRunIn"><span></span>Force GSR (for Precision)</h5><p id="ww1179775" class="BodyAfterHead"><span></span>Forces Global Set/Reset Pin usage. </p><p id="ww1143078" class="Body"><span></span>Available options are:</p><div id="ww1143079" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Auto – Allows the software to decide whether to infer Global Set/Reset in your design.</div><div id="ww1143080" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>True – Always infers Global Set/Reset in your design.</div><div id="ww1143081" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>False (default) – Does not infer Global Set/Reset in your design.</div><p id="ww1143082" class="Body"><span></span>This option is equivalent to the “setup_design -infer_gsr” command in Precision RTL Synthesis.</p><h5 id="ww1143200" class="HeadingRunIn"><span></span>Frequency (for Precision)</h5><p id="ww1143202" class="BodyAfterHead"><span></span>Specifies the global design frequency (in MHz). </p><p id="ww1143203" class="Body"><span></span>The default is 200 for both Precision RTL Synthesis and Synplify Pro. The option is ignored when <span class="Hyperlink"><a href="../../Reference%20Guides/Strategies/options_precision.htm#ww1155902" title="Precision Options">Area (for Precision)</a></span> is set to True.</p><p id="ww1143207" class="Body"><span></span>This option is equivalent to the “setup_design -frequency=<em class="Emphasis">&lt;number&gt;</em>” command in Precision RTL Synthesis.</p><h5 id="ww1162015" class="HeadingRunIn"><span></span>FSM Encoding (for Precision)</h5><p id="ww1162017" class="BodyAfterHead"><span></span>Specifies the encoding style to use with the design.</p><p id="ww1162018" class="Body"><span></span>When Precision RTL Synthesis is selected as the synthesis tool, it specifies the encoding style to use with the design. Valid values are: Auto (default), Binary, One Hot, Two Hot, Random, and Gray.</p><p id="ww1162019" class="Body"><span></span>This option is equivalent to the “setup_design -encoding=auto | binary | onehot | twohot | random | gray” command in Precision RTL Synthesis.</p><h5 id="ww1143327" class="HeadingRunIn"><span></span>Full Case</h5><p id="ww1143329" class="BodyAfterHead"><span></span>When set to True, tells Precision that for all case statements throughout your design, all relevant conditions are specified. If the default assignment is not used then this option prevents the inference of latches.</p><p id="ww1143330" class="BodyAfterHead"><span></span>The default is False.</p><p id="ww1143331" class="Body"><span></span>This option is equivalent to the “setup_design –variable_full_case=TRUE” command in Precision RTL Synthesis.</p><h5 id="ww1143382" class="HeadingRunIn"><span></span>Ignore RAM Read/Write Collision</h5><p id="ww1143384" class="BodyAfterHead"><span></span>Controls whether to ignore RAM read/write collision.</p><p id="ww1143385" class="BodyAfterHead"><span></span>If the dual-port RAMs in your design do not require simultaneous read and write of the same address, you can set this to True to prevent inference of glue-logic and save logic resources. The default is False.</p><p id="ww1143386" class="Body"><span></span>This option is equivalent to the “setup_design -ignore_ram_rw_collision” command in Precision RTL Synthesis.</p><h5 id="ww1143425" class="HeadingRunIn"><span></span>Infer DSPs Across Hierarchy</h5><p id="ww1143427" class="BodyAfterHead"><span></span>When this is set to True, Precision Synthesis will optimize pipeline registers across hierarchical boundaries.</p><p id="ww1143428" class="Body"><span></span>The True option performs one or more of the following actions:</p><div id="ww1143429" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Absorb all necessary pipe registers</div><div id="ww1143430" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Rearrange arithmetic operators where necessary</div><div id="ww1143431" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Other optimization techniques</div><p id="ww1143432" class="BodyAfterHead"><span></span>The default is False. </p><p id="ww1143433" class="Body"><span></span>This option is equivalent to the “setup_design -dsp_across_hier” command in Precision RTL Synthesis.</p><h5 id="ww1143448" class="HeadingRunIn"><span></span>Input Delay (ns)</h5><p id="ww1143450" class="BodyAfterHead"><span></span>Specifies the global input delay (in ns) for use with the frequency switch.</p><p id="ww1143451" class="Body"><span></span>This option is equivalent to the “setup_design -input_delay=<em class="Emphasis">&lt;number&gt;</em>” command in Precision RTL Synthesis.</p><h5 id="ww1143558" class="HeadingRunIn"><span></span>Number of Critical Paths (for Precision)</h5><p id="ww1143560" class="BodyAfterHead"><span></span>Specifies the number of critical timing paths to be reported in the timing report.</p><p id="ww1143561" class="Body"><span></span>The default is 3.</p><p id="ww1143562" class="Body"><span></span>This option is equivalent to the “setup_analysis -critical_paths ‑num_critical_paths=<em class="Emphasis">&lt;number&gt;</em>” command in Precision RTL Synthesis.</p><h5 id="ww1143645" class="HeadingRunIn"><span></span>Number of Timing Summary Paths</h5><p id="ww1143647" class="BodyAfterHead"><span></span>Specifies the number of timing paths to be reported in the timing report.</p><p id="ww1143648" class="Body"><span></span>The default is 10.</p><p id="ww1143649" class="Body"><span></span>This option is equivalent to the “setup_analysis -summary ‑num_summary_paths=<em class="Emphasis">&lt;number&gt;</em>” command in Precision RTL Synthesis.</p><h5 id="ww1143684" class="HeadingRunIn"><span></span>Output Delay (ns)</h5><p id="ww1143686" class="BodyAfterHead"><span></span>Specifies the global output delay (in ns) for use with the frequency switch.</p><p id="ww1143687" class="Body"><span></span>This option is equivalent to the “setup_design -output_delay=<em class="Emphasis">&lt;number&gt;</em>” command in Precision RTL Synthesis.</p><h5 id="ww1147675" class="HeadingRunIn"><span></span>Output Netlist Format (for Precision)</h5><p id="ww1147677" class="BodyAfterHead"><span></span>Outputs a mapped Verilog or VHDL netlist for post-synthesis simulation.</p><p id="ww1147678" class="Body"><span></span>Available options are: None (default), Verilog, and VHDL.</p><p id="ww1147679" class="Body"><span></span>For Precision RTL Synthesis, setting this to Verilog<span class="GUI"> </span>will create a .vm file. Setting it to VHDL<span class="GUI"> </span>creates a .vhm file.</p><p id="ww1147680" class="Body"><span></span>This option is equivalent to the “setup_design [-verilog | -vhdl]” command in Precision RTL Synthesis.</p><h5 id="ww1276886" class="HeadingRunIn"><span></span>Output Preference File</h5><p id="ww1276888" class="BodyAfterHead"><span></span>When this is set to True (default), Precision RTL Synthesis creates a preference file and gives it the same name as the module: module_name.prf.</p><p id="ww1276881" class="Body"><span></span>This option is equivalent to the “setup_design -vendor_constraint_file=false | true” command in Precision RTL Synthesis.</p><h5 id="ww1143898" class="HeadingRunIn"><span></span>Parallel Case</h5><p id="ww1143900" class="BodyAfterHead"><span></span>When set to True, tells Precision that for all case statements throughout your design, case conditions are mutually exclusive. This results in a multiplexer implementation instead of a priority encoder.</p><p id="ww1143901" class="BodyAfterHead"><span></span>The default is False.</p><p id="ww1143902" class="Body"><span></span>This option is equivalent to the “setup_design –variable_parallel_case=TRUE” command in Precision RTL Synthesis.</p><h5 id="ww1143945" class="HeadingRunIn"><span></span>Reencode FSM Outputs</h5><p id="ww1143947" class="BodyAfterHead"><span></span>Controls Precision FSM extraction and re-encoding when Precision needs to create decoding logic. </p><p id="ww1143948" class="Body"><span></span>The default state is True. To stop Precision from extracting, re-encoding, and creating decode logic, set this to False.</p><p id="ww1143949" class="Body"><span></span>This option is equivalent to the “setup_design -reencode_fsm_outputs” command in Precision RTL Synthesis.</p><h5 id="ww1143996" class="HeadingRunIn"><span></span>Report Clock Frequencies</h5><p id="ww1143998" class="BodyAfterHead"><span></span>Setting this to True (default) lets the software report all clock frequencies.</p><p id="ww1143999" class="Body"><span></span>This option is equivalent to the “setup_analysis -clock_frequency” command in Precision RTL Synthesis.</p><h5 id="ww1144038" class="HeadingRunIn"><span></span>Report Missing Constraints</h5><p id="ww1144040" class="BodyAfterHead"><span></span>When this is set to True, the timing report will report missing constraints.</p><p id="ww1144041" class="BodyAfterHead"><span></span>The default is False.</p><p id="ww1144042" class="Body"><span></span>This option is equivalent to the “setup_analysis -missing_constraints” command in Precision RTL Synthesis.</p><h5 id="ww1144084" class="HeadingRunIn"><span></span>Report Timing Violations</h5><p id="ww1144086" class="BodyAfterHead"><span></span>When this is set to True (default), the timing report will include timing violations.</p><p id="ww1144087" class="Body"><span></span>This option is equivalent to the “setup_analysis -timing_violations” command in Precision RTL Synthesis.</p><h5 id="ww1144106" class="HeadingRunIn"><span></span>Resource Sharing (for Precision)</h5><p id="ww1144108" class="BodyAfterHead"><span></span>When this is set to True (default), the synthesis tool uses resource sharing techniques to optimize area.</p><p id="ww1144109" class="Body"><span></span>With resource sharing, synthesis uses the same arithmetic operators for mutually exclusive statements; for example, with the branches of a case statement. Conversely, you can improve timing by disabling resource sharing, but at the expense of increased area.</p><p id="ww1144110" class="Body"><span></span>This option is equivalent to the “setup_design -resource_sharing” command in Precision RTL Synthesis.</p><h5 id="ww1144210" class="HeadingRunIn"><span></span>Run Retiming</h5><p id="ww1144212" class="BodyAfterHead"><span></span>Setting this to True (default) causes the advanced retiming algorithms to be run.</p><p id="ww1144213" class="Body"><span></span>This option is equivalent to the “setup_design -retiming” command in Precision RTL Synthesis.</p><h5 id="ww1144265" class="HeadingRunIn"><span></span>Show Clock Domain Crossing</h5><p id="ww1144267" class="BodyAfterHead"><span></span>When this is set to True, the timing report will show clock domain crossings.</p><p id="ww1144268" class="BodyAfterHead"><span></span>The default is False.</p><p id="ww1144269" class="Body"><span></span>This option is equivalent to the “setup_analysis -clock_domain_crossing” command in Precision RTL Synthesis.</p><h5 id="ww1144309" class="HeadingRunIn"><span></span>Show Net Fanout</h5><p id="ww1144311" class="BodyAfterHead"><span></span>When this is set to True (default), the timing report will show net fanout.</p><p id="ww1144312" class="Body"><span></span>This option is equivalent to the “setup_analysis -net_fanout” command in Precision RTL Synthesis.</p><h5 id="ww1144343" class="HeadingRunIn"><span></span>Transform Set/Reset on DFFs to Latches</h5><p id="ww1144345" class="BodyAfterHead"><span></span>Setting this to True transforms Set/Reset on DFFs to Latches.</p><p id="ww1144346" class="Body"><span></span>The default is True.</p><p id="ww1144347" class="Body"><span></span>This option is equivalent to the “setup_design -transformations” command in Precision RTL Synthesis.</p><h5 id="ww1144366" class="HeadingRunIn"><span></span>Use Safe FSM</h5><p id="ww1144368" class="BodyAfterHead"><span></span>Enables or disables the use of safe FSMs.</p><p id="ww1144369" class="Body"><span></span>Safe FSMs are FSMs that have no illegal states. The default is False.</p><p id="ww1144370" class="Body"><span></span>This option is equivalent to the “setup_design -use_safe_fsm” command in Precision RTL Synthesis.</p><h5 id="ww1144417" class="HeadingRunIn"><span></span>Verilog Standard V2001</h5><p id="ww1144419" class="BodyAfterHead"><span></span>When this is set to True, Verilog 2001 is selected as the Verilog standard for the project. Otherwise, Verilog 95 will be used.</p><p id="ww1144420" class="Body"><span></span>This option is equivalent to the “setup_design -language_syntax_verilog” command in Precision RTL Synthesis.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>