[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21360       tick       3412161       1579747       1524935       3412161 
      2  21360       tick       4466023       2167143       2146178       4466023 
      3  21360       tick       4464998       2165182       2149552       4464998 
      4  21360       tick       4325251       2097231       2075643       4325251 
      5  21360       tick       4622879       2241488       2225265       4622879 
      6  21360       tick       4464978       2165645       2147614       4464978 
      7  21360       tick       4470560       2167965       2144379       4470560 
      8  21360       tick       4471263       2168518       2152182       4471263 
      9  21360       tick       4471293       2168801       2149224       4471293 
     10  21360       tick       4461590       2164458       2143802       4461590 
     11  21360       tick       4461462       2164796       2149500       4461462 
     12  21360       tick       4477304       2171510       2151659       4477304 
     13  21360       tick       4461567       2164277       2149041       4461567 
     14  21360       tick       4467483       2166498       2145539       4467483 
     15  21360       tick       4469298       2166834       2146439       4469298 
     16  21360       tick       4475551       2170737       2155202       4475551 
     17  21360       tick       4473717       2169654       2144839       4473717 
     18  21360       tick       4465682       2165332       2147870       4465682 
     19  21360       tick       4465392       2166149       2151042       4465392 
     20  21360       exit       2267229       1098608       1081226       2267229 
