
TFT_DISPLAY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ef4  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003088  08003088  00004088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030d8  080030d8  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080030d8  080030d8  000040d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030e0  080030e0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030e0  080030e0  000040e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080030e4  080030e4  000040e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080030e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  080030f4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  080030f4  000050cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009eb8  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ce1  00000000  00000000  0000eef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  00010bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006e8  00000000  00000000  000114e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000146da  00000000  00000000  00011bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bdc6  00000000  00000000  000262aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008348b  00000000  00000000  00032070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b54fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023b0  00000000  00000000  000b5540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000b78f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003070 	.word	0x08003070

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003070 	.word	0x08003070

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <MX_GPIO_Init>:
     PA6   ------> SPI1_MISO
     PA7   ------> SPI1_MOSI
     PA15   ------> SPI3_NSS
*/
void MX_GPIO_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	@ 0x28
 8000504:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]
 8000512:	60da      	str	r2, [r3, #12]
 8000514:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000516:	2300      	movs	r3, #0
 8000518:	613b      	str	r3, [r7, #16]
 800051a:	4b52      	ldr	r3, [pc, #328]	@ (8000664 <MX_GPIO_Init+0x164>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051e:	4a51      	ldr	r2, [pc, #324]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000520:	f043 0304 	orr.w	r3, r3, #4
 8000524:	6313      	str	r3, [r2, #48]	@ 0x30
 8000526:	4b4f      	ldr	r3, [pc, #316]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	f003 0304 	and.w	r3, r3, #4
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000532:	2300      	movs	r3, #0
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	4b4b      	ldr	r3, [pc, #300]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053a:	4a4a      	ldr	r2, [pc, #296]	@ (8000664 <MX_GPIO_Init+0x164>)
 800053c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000540:	6313      	str	r3, [r2, #48]	@ 0x30
 8000542:	4b48      	ldr	r3, [pc, #288]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
 8000552:	4b44      	ldr	r3, [pc, #272]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000556:	4a43      	ldr	r2, [pc, #268]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6313      	str	r3, [r2, #48]	@ 0x30
 800055e:	4b41      	ldr	r3, [pc, #260]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	f003 0301 	and.w	r3, r3, #1
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	2300      	movs	r3, #0
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	4b3d      	ldr	r3, [pc, #244]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000572:	4a3c      	ldr	r2, [pc, #240]	@ (8000664 <MX_GPIO_Init+0x164>)
 8000574:	f043 0302 	orr.w	r3, r3, #2
 8000578:	6313      	str	r3, [r2, #48]	@ 0x30
 800057a:	4b3a      	ldr	r3, [pc, #232]	@ (8000664 <MX_GPIO_Init+0x164>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	2180      	movs	r1, #128	@ 0x80
 800058a:	4837      	ldr	r0, [pc, #220]	@ (8000668 <MX_GPIO_Init+0x168>)
 800058c:	f001 fb24 	bl	8001bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000596:	4835      	ldr	r0, [pc, #212]	@ (800066c <MX_GPIO_Init+0x16c>)
 8000598:	f001 fb1e 	bl	8001bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	2140      	movs	r1, #64	@ 0x40
 80005a0:	4833      	ldr	r0, [pc, #204]	@ (8000670 <MX_GPIO_Init+0x170>)
 80005a2:	f001 fb19 	bl	8001bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005ac:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	4619      	mov	r1, r3
 80005bc:	482a      	ldr	r0, [pc, #168]	@ (8000668 <MX_GPIO_Init+0x168>)
 80005be:	f001 f987 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005c2:	23e0      	movs	r3, #224	@ 0xe0
 80005c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c6:	2302      	movs	r3, #2
 80005c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005ce:	2303      	movs	r3, #3
 80005d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80005d2:	2305      	movs	r3, #5
 80005d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d6:	f107 0314 	add.w	r3, r7, #20
 80005da:	4619      	mov	r1, r3
 80005dc:	4823      	ldr	r0, [pc, #140]	@ (800066c <MX_GPIO_Init+0x16c>)
 80005de:	f001 f977 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005e2:	2380      	movs	r3, #128	@ 0x80
 80005e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e6:	2301      	movs	r3, #1
 80005e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ee:	2300      	movs	r3, #0
 80005f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4619      	mov	r1, r3
 80005f8:	481b      	ldr	r0, [pc, #108]	@ (8000668 <MX_GPIO_Init+0x168>)
 80005fa:	f001 f969 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000604:	2301      	movs	r3, #1
 8000606:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060c:	2300      	movs	r3, #0
 800060e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	4619      	mov	r1, r3
 8000616:	4815      	ldr	r0, [pc, #84]	@ (800066c <MX_GPIO_Init+0x16c>)
 8000618:	f001 f95a 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800061c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000622:	2302      	movs	r3, #2
 8000624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800062a:	2303      	movs	r3, #3
 800062c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800062e:	2306      	movs	r3, #6
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4619      	mov	r1, r3
 8000638:	480c      	ldr	r0, [pc, #48]	@ (800066c <MX_GPIO_Init+0x16c>)
 800063a:	f001 f949 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800063e:	2340      	movs	r3, #64	@ 0x40
 8000640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000642:	2301      	movs	r3, #1
 8000644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064a:	2300      	movs	r3, #0
 800064c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4619      	mov	r1, r3
 8000654:	4806      	ldr	r0, [pc, #24]	@ (8000670 <MX_GPIO_Init+0x170>)
 8000656:	f001 f93b 	bl	80018d0 <HAL_GPIO_Init>

}
 800065a:	bf00      	nop
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40020800 	.word	0x40020800
 800066c:	40020000 	.word	0x40020000
 8000670:	40020400 	.word	0x40020400

08000674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000678:	f000 ffae 	bl	80015d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067c:	f000 f82e 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000680:	f7ff ff3e 	bl	8000500 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000684:	f000 fbfa 	bl	8000e7c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000688:	f000 f89a 	bl	80007c0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  
  // Initialize TFT Display
  ST7735_Init();
 800068c:	f000 f9ae 	bl	80009ec <ST7735_Init>
  HAL_Delay(100);
 8000690:	2064      	movs	r0, #100	@ 0x64
 8000692:	f001 f813 	bl	80016bc <HAL_Delay>
  
  // Initialize Video Player
  VideoPlayer_Init();
 8000696:	f000 ff6d 	bl	8001574 <VideoPlayer_Init>
  
  // Clear screen
  ST7735_FillScreen(ST7735_BLACK);
 800069a:	2000      	movs	r0, #0
 800069c:	f000 fad8 	bl	8000c50 <ST7735_FillScreen>
  HAL_Delay(500);
 80006a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006a4:	f001 f80a 	bl	80016bc <HAL_Delay>

    /* USER CODE BEGIN 3 */
    // Play different video animations in a loop
    
    // Animation 1: Bouncing Ball
    VideoPlayer_PlayBouncingBall();
 80006a8:	f000 fc5a 	bl	8000f60 <VideoPlayer_PlayBouncingBall>
    HAL_Delay(500);
 80006ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006b0:	f001 f804 	bl	80016bc <HAL_Delay>
    
    // Animation 2: Multi-object animation
    VideoPlayer_PlayAnimation();
 80006b4:	f000 fdec 	bl	8001290 <VideoPlayer_PlayAnimation>
    HAL_Delay(500);
 80006b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006bc:	f000 fffe 	bl	80016bc <HAL_Delay>
    
    // Animation 3: Rainbow effect
    VideoPlayer_PlayRainbow();
 80006c0:	f000 fd88 	bl	80011d4 <VideoPlayer_PlayRainbow>
    HAL_Delay(500);
 80006c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006c8:	f000 fff8 	bl	80016bc <HAL_Delay>
    
    // Animation 4: Color Wave
    VideoPlayer_PlayColorWave();
 80006cc:	f000 fd37 	bl	800113e <VideoPlayer_PlayColorWave>
    HAL_Delay(500);
 80006d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d4:	f000 fff2 	bl	80016bc <HAL_Delay>
    VideoPlayer_PlayBouncingBall();
 80006d8:	bf00      	nop
 80006da:	e7e5      	b.n	80006a8 <main+0x34>

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	@ 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	2230      	movs	r2, #48	@ 0x30
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f002 fc94 	bl	8003018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	4b29      	ldr	r3, [pc, #164]	@ (80007ac <SystemClock_Config+0xd0>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000708:	4a28      	ldr	r2, [pc, #160]	@ (80007ac <SystemClock_Config+0xd0>)
 800070a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000710:	4b26      	ldr	r3, [pc, #152]	@ (80007ac <SystemClock_Config+0xd0>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <SystemClock_Config+0xd4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000728:	4a21      	ldr	r2, [pc, #132]	@ (80007b0 <SystemClock_Config+0xd4>)
 800072a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	4b1f      	ldr	r3, [pc, #124]	@ (80007b0 <SystemClock_Config+0xd4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800073c:	2302      	movs	r3, #2
 800073e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000740:	2301      	movs	r3, #1
 8000742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000744:	2310      	movs	r3, #16
 8000746:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000748:	2302      	movs	r3, #2
 800074a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800074c:	2300      	movs	r3, #0
 800074e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000750:	2310      	movs	r3, #16
 8000752:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000754:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000758:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800075a:	2304      	movs	r3, #4
 800075c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800075e:	2307      	movs	r3, #7
 8000760:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	4618      	mov	r0, r3
 8000768:	f001 fa50 	bl	8001c0c <HAL_RCC_OscConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000772:	f000 f81f 	bl	80007b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000776:	230f      	movs	r3, #15
 8000778:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077a:	2302      	movs	r3, #2
 800077c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000782:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000786:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	2102      	movs	r1, #2
 8000792:	4618      	mov	r0, r3
 8000794:	f001 fcb2 	bl	80020fc <HAL_RCC_ClockConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800079e:	f000 f809 	bl	80007b4 <Error_Handler>
  }
}
 80007a2:	bf00      	nop
 80007a4:	3750      	adds	r7, #80	@ 0x50
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40007000 	.word	0x40007000

080007b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b8:	b672      	cpsid	i
}
 80007ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <Error_Handler+0x8>

080007c0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007c4:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007c6:	4a18      	ldr	r2, [pc, #96]	@ (8000828 <MX_SPI1_Init+0x68>)
 80007c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ca:	4b16      	ldr	r3, [pc, #88]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007f4:	2208      	movs	r2, #8
 80007f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <MX_SPI1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007fe:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000804:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_SPI1_Init+0x64>)
 800080c:	220a      	movs	r2, #10
 800080e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	@ (8000824 <MX_SPI1_Init+0x64>)
 8000812:	f001 fe93 	bl	800253c <HAL_SPI_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800081c:	f7ff ffca 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000028 	.word	0x20000028
 8000828:	40013000 	.word	0x40013000

0800082c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a19      	ldr	r2, [pc, #100]	@ (80008b0 <HAL_SPI_MspInit+0x84>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d12b      	bne.n	80008a6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 8000858:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800085c:	6453      	str	r3, [r2, #68]	@ 0x44
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 8000860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000862:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000872:	4a10      	ldr	r2, [pc, #64]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	@ 0x30
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <HAL_SPI_MspInit+0x88>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000886:	23e0      	movs	r3, #224	@ 0xe0
 8000888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	2302      	movs	r3, #2
 800088c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000892:	2303      	movs	r3, #3
 8000894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000896:	2305      	movs	r3, #5
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	4619      	mov	r1, r3
 80008a0:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <HAL_SPI_MspInit+0x8c>)
 80008a2:	f001 f815 	bl	80018d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80008a6:	bf00      	nop
 80008a8:	3728      	adds	r7, #40	@ 0x28
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40013000 	.word	0x40013000
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40020000 	.word	0x40020000

080008bc <ST7735_SendCmd>:

#define RST_LOW()  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET)
#define RST_HIGH() HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET)

static void ST7735_SendCmd(uint8_t cmd)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
    DC_LOW();
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008cc:	480b      	ldr	r0, [pc, #44]	@ (80008fc <ST7735_SendCmd+0x40>)
 80008ce:	f001 f983 	bl	8001bd8 <HAL_GPIO_WritePin>
    CS_LOW();
 80008d2:	2200      	movs	r2, #0
 80008d4:	2140      	movs	r1, #64	@ 0x40
 80008d6:	480a      	ldr	r0, [pc, #40]	@ (8000900 <ST7735_SendCmd+0x44>)
 80008d8:	f001 f97e 	bl	8001bd8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 80008dc:	1df9      	adds	r1, r7, #7
 80008de:	2364      	movs	r3, #100	@ 0x64
 80008e0:	2201      	movs	r2, #1
 80008e2:	4808      	ldr	r0, [pc, #32]	@ (8000904 <ST7735_SendCmd+0x48>)
 80008e4:	f001 feb3 	bl	800264e <HAL_SPI_Transmit>
    CS_HIGH();
 80008e8:	2201      	movs	r2, #1
 80008ea:	2140      	movs	r1, #64	@ 0x40
 80008ec:	4804      	ldr	r0, [pc, #16]	@ (8000900 <ST7735_SendCmd+0x44>)
 80008ee:	f001 f973 	bl	8001bd8 <HAL_GPIO_WritePin>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40020000 	.word	0x40020000
 8000900:	40020400 	.word	0x40020400
 8000904:	20000028 	.word	0x20000028

08000908 <ST7735_SendData>:

static void ST7735_SendData(uint8_t data)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
    DC_HIGH();
 8000912:	2201      	movs	r2, #1
 8000914:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <ST7735_SendData+0x40>)
 800091a:	f001 f95d 	bl	8001bd8 <HAL_GPIO_WritePin>
    CS_LOW();
 800091e:	2200      	movs	r2, #0
 8000920:	2140      	movs	r1, #64	@ 0x40
 8000922:	480a      	ldr	r0, [pc, #40]	@ (800094c <ST7735_SendData+0x44>)
 8000924:	f001 f958 	bl	8001bd8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8000928:	1df9      	adds	r1, r7, #7
 800092a:	2364      	movs	r3, #100	@ 0x64
 800092c:	2201      	movs	r2, #1
 800092e:	4808      	ldr	r0, [pc, #32]	@ (8000950 <ST7735_SendData+0x48>)
 8000930:	f001 fe8d 	bl	800264e <HAL_SPI_Transmit>
    CS_HIGH();
 8000934:	2201      	movs	r2, #1
 8000936:	2140      	movs	r1, #64	@ 0x40
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <ST7735_SendData+0x44>)
 800093a:	f001 f94d 	bl	8001bd8 <HAL_GPIO_WritePin>
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40020000 	.word	0x40020000
 800094c:	40020400 	.word	0x40020400
 8000950:	20000028 	.word	0x20000028

08000954 <ST7735_SetAddressWindow>:
    HAL_SPI_Transmit(&hspi1, data, len, 1000);
    CS_HIGH();
}

static void ST7735_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4604      	mov	r4, r0
 800095c:	4608      	mov	r0, r1
 800095e:	4611      	mov	r1, r2
 8000960:	461a      	mov	r2, r3
 8000962:	4623      	mov	r3, r4
 8000964:	80fb      	strh	r3, [r7, #6]
 8000966:	4603      	mov	r3, r0
 8000968:	80bb      	strh	r3, [r7, #4]
 800096a:	460b      	mov	r3, r1
 800096c:	807b      	strh	r3, [r7, #2]
 800096e:	4613      	mov	r3, r2
 8000970:	803b      	strh	r3, [r7, #0]
    ST7735_SendCmd(0x2A); // Column Address Set
 8000972:	202a      	movs	r0, #42	@ 0x2a
 8000974:	f7ff ffa2 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData((x0 >> 8) & 0xFF);
 8000978:	88fb      	ldrh	r3, [r7, #6]
 800097a:	0a1b      	lsrs	r3, r3, #8
 800097c:	b29b      	uxth	r3, r3
 800097e:	b2db      	uxtb	r3, r3
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ffc1 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(x0 & 0xFF);
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	b2db      	uxtb	r3, r3
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff ffbc 	bl	8000908 <ST7735_SendData>
    ST7735_SendData((x1 >> 8) & 0xFF);
 8000990:	887b      	ldrh	r3, [r7, #2]
 8000992:	0a1b      	lsrs	r3, r3, #8
 8000994:	b29b      	uxth	r3, r3
 8000996:	b2db      	uxtb	r3, r3
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ffb5 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(x1 & 0xFF);
 800099e:	887b      	ldrh	r3, [r7, #2]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff ffb0 	bl	8000908 <ST7735_SendData>

    ST7735_SendCmd(0x2B); // Row Address Set
 80009a8:	202b      	movs	r0, #43	@ 0x2b
 80009aa:	f7ff ff87 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData((y0 >> 8) & 0xFF);
 80009ae:	88bb      	ldrh	r3, [r7, #4]
 80009b0:	0a1b      	lsrs	r3, r3, #8
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff ffa6 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(y0 & 0xFF);
 80009bc:	88bb      	ldrh	r3, [r7, #4]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff ffa1 	bl	8000908 <ST7735_SendData>
    ST7735_SendData((y1 >> 8) & 0xFF);
 80009c6:	883b      	ldrh	r3, [r7, #0]
 80009c8:	0a1b      	lsrs	r3, r3, #8
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff ff9a 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(y1 & 0xFF);
 80009d4:	883b      	ldrh	r3, [r7, #0]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff95 	bl	8000908 <ST7735_SendData>

    ST7735_SendCmd(0x2C); // Memory Write
 80009de:	202c      	movs	r0, #44	@ 0x2c
 80009e0:	f7ff ff6c 	bl	80008bc <ST7735_SendCmd>
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd90      	pop	{r4, r7, pc}

080009ec <ST7735_Init>:

void ST7735_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
    // Hardware reset sequence
    RST_HIGH();
 80009f0:	2201      	movs	r2, #1
 80009f2:	2180      	movs	r1, #128	@ 0x80
 80009f4:	4895      	ldr	r0, [pc, #596]	@ (8000c4c <ST7735_Init+0x260>)
 80009f6:	f001 f8ef 	bl	8001bd8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80009fa:	200a      	movs	r0, #10
 80009fc:	f000 fe5e 	bl	80016bc <HAL_Delay>
    RST_LOW();
 8000a00:	2200      	movs	r2, #0
 8000a02:	2180      	movs	r1, #128	@ 0x80
 8000a04:	4891      	ldr	r0, [pc, #580]	@ (8000c4c <ST7735_Init+0x260>)
 8000a06:	f001 f8e7 	bl	8001bd8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000a0a:	200a      	movs	r0, #10
 8000a0c:	f000 fe56 	bl	80016bc <HAL_Delay>
    RST_HIGH();
 8000a10:	2201      	movs	r2, #1
 8000a12:	2180      	movs	r1, #128	@ 0x80
 8000a14:	488d      	ldr	r0, [pc, #564]	@ (8000c4c <ST7735_Init+0x260>)
 8000a16:	f001 f8df 	bl	8001bd8 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000a1a:	2078      	movs	r0, #120	@ 0x78
 8000a1c:	f000 fe4e 	bl	80016bc <HAL_Delay>

    // Software Reset
    ST7735_SendCmd(0x01);
 8000a20:	2001      	movs	r0, #1
 8000a22:	f7ff ff4b 	bl	80008bc <ST7735_SendCmd>
    HAL_Delay(150);
 8000a26:	2096      	movs	r0, #150	@ 0x96
 8000a28:	f000 fe48 	bl	80016bc <HAL_Delay>

    // Sleep Out
    ST7735_SendCmd(0x11);
 8000a2c:	2011      	movs	r0, #17
 8000a2e:	f7ff ff45 	bl	80008bc <ST7735_SendCmd>
    HAL_Delay(120);
 8000a32:	2078      	movs	r0, #120	@ 0x78
 8000a34:	f000 fe42 	bl	80016bc <HAL_Delay>

    // Frame Rate Control (Normal mode)
    ST7735_SendCmd(0xB1);
 8000a38:	20b1      	movs	r0, #177	@ 0xb1
 8000a3a:	f7ff ff3f 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x01);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f7ff ff62 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2C);
 8000a44:	202c      	movs	r0, #44	@ 0x2c
 8000a46:	f7ff ff5f 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2D);
 8000a4a:	202d      	movs	r0, #45	@ 0x2d
 8000a4c:	f7ff ff5c 	bl	8000908 <ST7735_SendData>

    // Frame Rate Control (Idle mode)
    ST7735_SendCmd(0xB2);
 8000a50:	20b2      	movs	r0, #178	@ 0xb2
 8000a52:	f7ff ff33 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x01);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff ff56 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2C);
 8000a5c:	202c      	movs	r0, #44	@ 0x2c
 8000a5e:	f7ff ff53 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2D);
 8000a62:	202d      	movs	r0, #45	@ 0x2d
 8000a64:	f7ff ff50 	bl	8000908 <ST7735_SendData>

    // Frame Rate Control (Partial mode)
    ST7735_SendCmd(0xB3);
 8000a68:	20b3      	movs	r0, #179	@ 0xb3
 8000a6a:	f7ff ff27 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x01);
 8000a6e:	2001      	movs	r0, #1
 8000a70:	f7ff ff4a 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2C);
 8000a74:	202c      	movs	r0, #44	@ 0x2c
 8000a76:	f7ff ff47 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2D);
 8000a7a:	202d      	movs	r0, #45	@ 0x2d
 8000a7c:	f7ff ff44 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x01);
 8000a80:	2001      	movs	r0, #1
 8000a82:	f7ff ff41 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2C);
 8000a86:	202c      	movs	r0, #44	@ 0x2c
 8000a88:	f7ff ff3e 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2D);
 8000a8c:	202d      	movs	r0, #45	@ 0x2d
 8000a8e:	f7ff ff3b 	bl	8000908 <ST7735_SendData>

    // Display Inversion Control
    ST7735_SendCmd(0xB4);
 8000a92:	20b4      	movs	r0, #180	@ 0xb4
 8000a94:	f7ff ff12 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x07);
 8000a98:	2007      	movs	r0, #7
 8000a9a:	f7ff ff35 	bl	8000908 <ST7735_SendData>

    // Power Control 1
    ST7735_SendCmd(0xC0);
 8000a9e:	20c0      	movs	r0, #192	@ 0xc0
 8000aa0:	f7ff ff0c 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0xA2);
 8000aa4:	20a2      	movs	r0, #162	@ 0xa2
 8000aa6:	f7ff ff2f 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x02);
 8000aaa:	2002      	movs	r0, #2
 8000aac:	f7ff ff2c 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x84);
 8000ab0:	2084      	movs	r0, #132	@ 0x84
 8000ab2:	f7ff ff29 	bl	8000908 <ST7735_SendData>

    // Power Control 2
    ST7735_SendCmd(0xC1);
 8000ab6:	20c1      	movs	r0, #193	@ 0xc1
 8000ab8:	f7ff ff00 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0xC5);
 8000abc:	20c5      	movs	r0, #197	@ 0xc5
 8000abe:	f7ff ff23 	bl	8000908 <ST7735_SendData>

    // Power Control 3
    ST7735_SendCmd(0xC2);
 8000ac2:	20c2      	movs	r0, #194	@ 0xc2
 8000ac4:	f7ff fefa 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x0A);
 8000ac8:	200a      	movs	r0, #10
 8000aca:	f7ff ff1d 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000ace:	2000      	movs	r0, #0
 8000ad0:	f7ff ff1a 	bl	8000908 <ST7735_SendData>

    // Power Control 4
    ST7735_SendCmd(0xC3);
 8000ad4:	20c3      	movs	r0, #195	@ 0xc3
 8000ad6:	f7ff fef1 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x8A);
 8000ada:	208a      	movs	r0, #138	@ 0x8a
 8000adc:	f7ff ff14 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2A);
 8000ae0:	202a      	movs	r0, #42	@ 0x2a
 8000ae2:	f7ff ff11 	bl	8000908 <ST7735_SendData>

    // Power Control 5
    ST7735_SendCmd(0xC4);
 8000ae6:	20c4      	movs	r0, #196	@ 0xc4
 8000ae8:	f7ff fee8 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x8A);
 8000aec:	208a      	movs	r0, #138	@ 0x8a
 8000aee:	f7ff ff0b 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0xEE);
 8000af2:	20ee      	movs	r0, #238	@ 0xee
 8000af4:	f7ff ff08 	bl	8000908 <ST7735_SendData>

    // VCOM Control 1
    ST7735_SendCmd(0xC5);
 8000af8:	20c5      	movs	r0, #197	@ 0xc5
 8000afa:	f7ff fedf 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x0E);
 8000afe:	200e      	movs	r0, #14
 8000b00:	f7ff ff02 	bl	8000908 <ST7735_SendData>

    // Memory Access Control
    ST7735_SendCmd(0x36);
 8000b04:	2036      	movs	r0, #54	@ 0x36
 8000b06:	f7ff fed9 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0xC8); // Row/Column exchange, BGR color order
 8000b0a:	20c8      	movs	r0, #200	@ 0xc8
 8000b0c:	f7ff fefc 	bl	8000908 <ST7735_SendData>

    // Pixel Format Set (16-bit color)
    ST7735_SendCmd(0x3A);
 8000b10:	203a      	movs	r0, #58	@ 0x3a
 8000b12:	f7ff fed3 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x05);
 8000b16:	2005      	movs	r0, #5
 8000b18:	f7ff fef6 	bl	8000908 <ST7735_SendData>

    // Gamma Set
    ST7735_SendCmd(0x26);
 8000b1c:	2026      	movs	r0, #38	@ 0x26
 8000b1e:	f7ff fecd 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x01);
 8000b22:	2001      	movs	r0, #1
 8000b24:	f7ff fef0 	bl	8000908 <ST7735_SendData>

    // Positive Gamma Correction
    ST7735_SendCmd(0xE0);
 8000b28:	20e0      	movs	r0, #224	@ 0xe0
 8000b2a:	f7ff fec7 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x0F);
 8000b2e:	200f      	movs	r0, #15
 8000b30:	f7ff feea 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x1A);
 8000b34:	201a      	movs	r0, #26
 8000b36:	f7ff fee7 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x0F);
 8000b3a:	200f      	movs	r0, #15
 8000b3c:	f7ff fee4 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x18);
 8000b40:	2018      	movs	r0, #24
 8000b42:	f7ff fee1 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2F);
 8000b46:	202f      	movs	r0, #47	@ 0x2f
 8000b48:	f7ff fede 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x28);
 8000b4c:	2028      	movs	r0, #40	@ 0x28
 8000b4e:	f7ff fedb 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x20);
 8000b52:	2020      	movs	r0, #32
 8000b54:	f7ff fed8 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x22);
 8000b58:	2022      	movs	r0, #34	@ 0x22
 8000b5a:	f7ff fed5 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x1F);
 8000b5e:	201f      	movs	r0, #31
 8000b60:	f7ff fed2 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x1B);
 8000b64:	201b      	movs	r0, #27
 8000b66:	f7ff fecf 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x23);
 8000b6a:	2023      	movs	r0, #35	@ 0x23
 8000b6c:	f7ff fecc 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x37);
 8000b70:	2037      	movs	r0, #55	@ 0x37
 8000b72:	f7ff fec9 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000b76:	2000      	movs	r0, #0
 8000b78:	f7ff fec6 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x07);
 8000b7c:	2007      	movs	r0, #7
 8000b7e:	f7ff fec3 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x02);
 8000b82:	2002      	movs	r0, #2
 8000b84:	f7ff fec0 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x10);
 8000b88:	2010      	movs	r0, #16
 8000b8a:	f7ff febd 	bl	8000908 <ST7735_SendData>

    // Negative Gamma Correction
    ST7735_SendCmd(0xE1);
 8000b8e:	20e1      	movs	r0, #225	@ 0xe1
 8000b90:	f7ff fe94 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x0F);
 8000b94:	200f      	movs	r0, #15
 8000b96:	f7ff feb7 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x1B);
 8000b9a:	201b      	movs	r0, #27
 8000b9c:	f7ff feb4 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x0F);
 8000ba0:	200f      	movs	r0, #15
 8000ba2:	f7ff feb1 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x17);
 8000ba6:	2017      	movs	r0, #23
 8000ba8:	f7ff feae 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x33);
 8000bac:	2033      	movs	r0, #51	@ 0x33
 8000bae:	f7ff feab 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2C);
 8000bb2:	202c      	movs	r0, #44	@ 0x2c
 8000bb4:	f7ff fea8 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x29);
 8000bb8:	2029      	movs	r0, #41	@ 0x29
 8000bba:	f7ff fea5 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x2E);
 8000bbe:	202e      	movs	r0, #46	@ 0x2e
 8000bc0:	f7ff fea2 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x30);
 8000bc4:	2030      	movs	r0, #48	@ 0x30
 8000bc6:	f7ff fe9f 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x30);
 8000bca:	2030      	movs	r0, #48	@ 0x30
 8000bcc:	f7ff fe9c 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x39);
 8000bd0:	2039      	movs	r0, #57	@ 0x39
 8000bd2:	f7ff fe99 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x3F);
 8000bd6:	203f      	movs	r0, #63	@ 0x3f
 8000bd8:	f7ff fe96 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f7ff fe93 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x07);
 8000be2:	2007      	movs	r0, #7
 8000be4:	f7ff fe90 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x03);
 8000be8:	2003      	movs	r0, #3
 8000bea:	f7ff fe8d 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x10);
 8000bee:	2010      	movs	r0, #16
 8000bf0:	f7ff fe8a 	bl	8000908 <ST7735_SendData>

    // Column Address Set
    ST7735_SendCmd(0x2A);
 8000bf4:	202a      	movs	r0, #42	@ 0x2a
 8000bf6:	f7ff fe61 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x00);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f7ff fe84 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000c00:	2000      	movs	r0, #0
 8000c02:	f7ff fe81 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000c06:	2000      	movs	r0, #0
 8000c08:	f7ff fe7e 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x7F);
 8000c0c:	207f      	movs	r0, #127	@ 0x7f
 8000c0e:	f7ff fe7b 	bl	8000908 <ST7735_SendData>

    // Row Address Set
    ST7735_SendCmd(0x2B);
 8000c12:	202b      	movs	r0, #43	@ 0x2b
 8000c14:	f7ff fe52 	bl	80008bc <ST7735_SendCmd>
    ST7735_SendData(0x00);
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fe75 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f7ff fe72 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x00);
 8000c24:	2000      	movs	r0, #0
 8000c26:	f7ff fe6f 	bl	8000908 <ST7735_SendData>
    ST7735_SendData(0x9F);
 8000c2a:	209f      	movs	r0, #159	@ 0x9f
 8000c2c:	f7ff fe6c 	bl	8000908 <ST7735_SendData>

    // Normal Display Mode On
    ST7735_SendCmd(0x13);
 8000c30:	2013      	movs	r0, #19
 8000c32:	f7ff fe43 	bl	80008bc <ST7735_SendCmd>
    HAL_Delay(10);
 8000c36:	200a      	movs	r0, #10
 8000c38:	f000 fd40 	bl	80016bc <HAL_Delay>

    // Display ON
    ST7735_SendCmd(0x29);
 8000c3c:	2029      	movs	r0, #41	@ 0x29
 8000c3e:	f7ff fe3d 	bl	80008bc <ST7735_SendCmd>
    HAL_Delay(10);
 8000c42:	200a      	movs	r0, #10
 8000c44:	f000 fd3a 	bl	80016bc <HAL_Delay>
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40020800 	.word	0x40020800

08000c50 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	80fb      	strh	r3, [r7, #6]
    ST7735_SetAddressWindow(0, 0, ST7735_WIDTH - 1, ST7735_HEIGHT - 1);
 8000c5a:	239f      	movs	r3, #159	@ 0x9f
 8000c5c:	227f      	movs	r2, #127	@ 0x7f
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff fe77 	bl	8000954 <ST7735_SetAddressWindow>

    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	733b      	strb	r3, [r7, #12]
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	737b      	strb	r3, [r7, #13]
    uint32_t pixels = ST7735_WIDTH * ST7735_HEIGHT;
 8000c76:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000c7a:	613b      	str	r3, [r7, #16]

    DC_HIGH();
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c82:	4811      	ldr	r0, [pc, #68]	@ (8000cc8 <ST7735_FillScreen+0x78>)
 8000c84:	f000 ffa8 	bl	8001bd8 <HAL_GPIO_WritePin>
    CS_LOW();
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2140      	movs	r1, #64	@ 0x40
 8000c8c:	480f      	ldr	r0, [pc, #60]	@ (8000ccc <ST7735_FillScreen+0x7c>)
 8000c8e:	f000 ffa3 	bl	8001bd8 <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < pixels; i++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	e009      	b.n	8000cac <ST7735_FillScreen+0x5c>
    {
        HAL_SPI_Transmit(&hspi1, data, 2, 100);
 8000c98:	f107 010c 	add.w	r1, r7, #12
 8000c9c:	2364      	movs	r3, #100	@ 0x64
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	480b      	ldr	r0, [pc, #44]	@ (8000cd0 <ST7735_FillScreen+0x80>)
 8000ca2:	f001 fcd4 	bl	800264e <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < pixels; i++)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3f1      	bcc.n	8000c98 <ST7735_FillScreen+0x48>
    }
    CS_HIGH();
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2140      	movs	r1, #64	@ 0x40
 8000cb8:	4804      	ldr	r0, [pc, #16]	@ (8000ccc <ST7735_FillScreen+0x7c>)
 8000cba:	f000 ff8d 	bl	8001bd8 <HAL_GPIO_WritePin>
}
 8000cbe:	bf00      	nop
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40020000 	.word	0x40020000
 8000ccc:	40020400 	.word	0x40020400
 8000cd0:	20000028 	.word	0x20000028

08000cd4 <ST7735_FillRect>:
        ST7735_DrawPixel(x + w - 1, i, color);
    }
}

void ST7735_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b087      	sub	sp, #28
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4604      	mov	r4, r0
 8000cdc:	4608      	mov	r0, r1
 8000cde:	4611      	mov	r1, r2
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4623      	mov	r3, r4
 8000ce4:	80fb      	strh	r3, [r7, #6]
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	80bb      	strh	r3, [r7, #4]
 8000cea:	460b      	mov	r3, r1
 8000cec:	807b      	strh	r3, [r7, #2]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	803b      	strh	r3, [r7, #0]
    if (x + w > ST7735_WIDTH) w = ST7735_WIDTH - x;
 8000cf2:	88fa      	ldrh	r2, [r7, #6]
 8000cf4:	887b      	ldrh	r3, [r7, #2]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	2b80      	cmp	r3, #128	@ 0x80
 8000cfa:	dd03      	ble.n	8000d04 <ST7735_FillRect+0x30>
 8000cfc:	88fb      	ldrh	r3, [r7, #6]
 8000cfe:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000d02:	807b      	strh	r3, [r7, #2]
    if (y + h > ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8000d04:	88ba      	ldrh	r2, [r7, #4]
 8000d06:	883b      	ldrh	r3, [r7, #0]
 8000d08:	4413      	add	r3, r2
 8000d0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8000d0c:	dd03      	ble.n	8000d16 <ST7735_FillRect+0x42>
 8000d0e:	88bb      	ldrh	r3, [r7, #4]
 8000d10:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000d14:	803b      	strh	r3, [r7, #0]
    
    ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8000d16:	88fa      	ldrh	r2, [r7, #6]
 8000d18:	887b      	ldrh	r3, [r7, #2]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	b29b      	uxth	r3, r3
 8000d1e:	3b01      	subs	r3, #1
 8000d20:	b29c      	uxth	r4, r3
 8000d22:	88ba      	ldrh	r2, [r7, #4]
 8000d24:	883b      	ldrh	r3, [r7, #0]
 8000d26:	4413      	add	r3, r2
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	88b9      	ldrh	r1, [r7, #4]
 8000d30:	88f8      	ldrh	r0, [r7, #6]
 8000d32:	4622      	mov	r2, r4
 8000d34:	f7ff fe0e 	bl	8000954 <ST7735_SetAddressWindow>
    
    uint8_t data[2] = { (color >> 8) & 0xFF, color & 0xFF };
 8000d38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	733b      	strb	r3, [r7, #12]
 8000d42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	737b      	strb	r3, [r7, #13]
    uint32_t pixels = w * h;
 8000d48:	887b      	ldrh	r3, [r7, #2]
 8000d4a:	883a      	ldrh	r2, [r7, #0]
 8000d4c:	fb02 f303 	mul.w	r3, r2, r3
 8000d50:	613b      	str	r3, [r7, #16]
    
    DC_HIGH();
 8000d52:	2201      	movs	r2, #1
 8000d54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d58:	4810      	ldr	r0, [pc, #64]	@ (8000d9c <ST7735_FillRect+0xc8>)
 8000d5a:	f000 ff3d 	bl	8001bd8 <HAL_GPIO_WritePin>
    CS_LOW();
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2140      	movs	r1, #64	@ 0x40
 8000d62:	480f      	ldr	r0, [pc, #60]	@ (8000da0 <ST7735_FillRect+0xcc>)
 8000d64:	f000 ff38 	bl	8001bd8 <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < pixels; i++)
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	e009      	b.n	8000d82 <ST7735_FillRect+0xae>
    {
        HAL_SPI_Transmit(&hspi1, data, 2, 100);
 8000d6e:	f107 010c 	add.w	r1, r7, #12
 8000d72:	2364      	movs	r3, #100	@ 0x64
 8000d74:	2202      	movs	r2, #2
 8000d76:	480b      	ldr	r0, [pc, #44]	@ (8000da4 <ST7735_FillRect+0xd0>)
 8000d78:	f001 fc69 	bl	800264e <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < pixels; i++)
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	617b      	str	r3, [r7, #20]
 8000d82:	697a      	ldr	r2, [r7, #20]
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d3f1      	bcc.n	8000d6e <ST7735_FillRect+0x9a>
    }
    CS_HIGH();
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <ST7735_FillRect+0xcc>)
 8000d90:	f000 ff22 	bl	8001bd8 <HAL_GPIO_WritePin>
}
 8000d94:	bf00      	nop
 8000d96:	371c      	adds	r7, #28
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd90      	pop	{r4, r7, pc}
 8000d9c:	40020000 	.word	0x40020000
 8000da0:	40020400 	.word	0x40020400
 8000da4:	20000028 	.word	0x20000028

08000da8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db6:	4a0f      	ldr	r2, [pc, #60]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000db8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	603b      	str	r3, [r7, #0]
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	4a08      	ldr	r2, [pc, #32]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HAL_MspInit+0x4c>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000de2:	603b      	str	r3, [r7, #0]
 8000de4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800

08000df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <NMI_Handler+0x4>

08000e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <MemManage_Handler+0x4>

08000e10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e4e:	f000 fc15 	bl	800167c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e5c:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <SystemInit+0x20>)
 8000e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e62:	4a05      	ldr	r2, [pc, #20]	@ (8000e78 <SystemInit+0x20>)
 8000e64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e82:	4a12      	ldr	r2, [pc, #72]	@ (8000ecc <MX_USART2_UART_Init+0x50>)
 8000e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e86:	4b10      	ldr	r3, [pc, #64]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea6:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb2:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_USART2_UART_Init+0x4c>)
 8000eb4:	f001 fdec 	bl	8002a90 <HAL_UART_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ebe:	f7ff fc79 	bl	80007b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000080 	.word	0x20000080
 8000ecc:	40004400 	.word	0x40004400

08000ed0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08a      	sub	sp, #40	@ 0x28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a19      	ldr	r2, [pc, #100]	@ (8000f54 <HAL_UART_MspInit+0x84>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d12b      	bne.n	8000f4a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efa:	4a17      	ldr	r2, [pc, #92]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	4a10      	ldr	r2, [pc, #64]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <HAL_UART_MspInit+0x88>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f2a:	230c      	movs	r3, #12
 8000f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f3a:	2307      	movs	r3, #7
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <HAL_UART_MspInit+0x8c>)
 8000f46:	f000 fcc3 	bl	80018d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	@ 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40004400 	.word	0x40004400
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020000 	.word	0x40020000

08000f60 <VideoPlayer_PlayBouncingBall>:
#define SCREEN_WIDTH 128
#define SCREEN_HEIGHT 160

// Bouncing Ball Animation
void VideoPlayer_PlayBouncingBall(void)
{
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b08b      	sub	sp, #44	@ 0x2c
 8000f64:	af02      	add	r7, sp, #8
    int ball_x = 64, ball_y = 80;
 8000f66:	2340      	movs	r3, #64	@ 0x40
 8000f68:	61fb      	str	r3, [r7, #28]
 8000f6a:	2350      	movs	r3, #80	@ 0x50
 8000f6c:	61bb      	str	r3, [r7, #24]
    int ball_vx = 2, ball_vy = 2;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	617b      	str	r3, [r7, #20]
 8000f72:	2302      	movs	r3, #2
 8000f74:	613b      	str	r3, [r7, #16]
    int ball_size = 10;
 8000f76:	230a      	movs	r3, #10
 8000f78:	607b      	str	r3, [r7, #4]
    uint16_t ball_color = ST7735_RED;
 8000f7a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f7e:	81fb      	strh	r3, [r7, #14]
    
    ST7735_FillScreen(ST7735_BLACK);
 8000f80:	2000      	movs	r0, #0
 8000f82:	f7ff fe65 	bl	8000c50 <ST7735_FillScreen>
    
    for (int frame = 0; frame < 500; frame++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	e0ce      	b.n	800112a <VideoPlayer_PlayBouncingBall+0x1ca>
    {
        // Clear previous ball position
        ST7735_FillRect(ball_x - ball_size/2, ball_y - ball_size/2, ball_size, ball_size, ST7735_BLACK);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	0fda      	lsrs	r2, r3, #31
 8000f90:	4413      	add	r3, r2
 8000f92:	105b      	asrs	r3, r3, #1
 8000f94:	425b      	negs	r3, r3
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	b298      	uxth	r0, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	0fda      	lsrs	r2, r3, #31
 8000fa4:	4413      	add	r3, r2
 8000fa6:	105b      	asrs	r3, r3, #1
 8000fa8:	425b      	negs	r3, r3
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	4413      	add	r3, r2
 8000fb2:	b299      	uxth	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	2400      	movs	r4, #0
 8000fbe:	9400      	str	r4, [sp, #0]
 8000fc0:	f7ff fe88 	bl	8000cd4 <ST7735_FillRect>
        
        // Update position
        ball_x += ball_vx;
 8000fc4:	69fa      	ldr	r2, [r7, #28]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	4413      	add	r3, r2
 8000fca:	61fb      	str	r3, [r7, #28]
        ball_y += ball_vy;
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        
        // Bounce off walls
        if (ball_x - ball_size/2 <= 0 || ball_x + ball_size/2 >= SCREEN_WIDTH - 1)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	0fda      	lsrs	r2, r3, #31
 8000fd8:	4413      	add	r3, r2
 8000fda:	105b      	asrs	r3, r3, #1
 8000fdc:	425b      	negs	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	dd08      	ble.n	8000ffa <VideoPlayer_PlayBouncingBall+0x9a>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	0fda      	lsrs	r2, r3, #31
 8000fec:	4413      	add	r3, r2
 8000fee:	105b      	asrs	r3, r3, #1
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	2b7e      	cmp	r3, #126	@ 0x7e
 8000ff8:	dd12      	ble.n	8001020 <VideoPlayer_PlayBouncingBall+0xc0>
        {
            ball_vx = -ball_vx;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	425b      	negs	r3, r3
 8000ffe:	617b      	str	r3, [r7, #20]
            ball_color = (ball_color == ST7735_RED) ? ST7735_GREEN : 
 8001000:	89fb      	ldrh	r3, [r7, #14]
 8001002:	f5b3 4f78 	cmp.w	r3, #63488	@ 0xf800
 8001006:	d008      	beq.n	800101a <VideoPlayer_PlayBouncingBall+0xba>
 8001008:	89fb      	ldrh	r3, [r7, #14]
 800100a:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
 800100e:	d101      	bne.n	8001014 <VideoPlayer_PlayBouncingBall+0xb4>
 8001010:	231f      	movs	r3, #31
 8001012:	e004      	b.n	800101e <VideoPlayer_PlayBouncingBall+0xbe>
 8001014:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001018:	e001      	b.n	800101e <VideoPlayer_PlayBouncingBall+0xbe>
 800101a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800101e:	81fb      	strh	r3, [r7, #14]
                        (ball_color == ST7735_GREEN) ? ST7735_BLUE : ST7735_RED;
        }
        if (ball_y - ball_size/2 <= 0 || ball_y + ball_size/2 >= SCREEN_HEIGHT - 1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	0fda      	lsrs	r2, r3, #31
 8001024:	4413      	add	r3, r2
 8001026:	105b      	asrs	r3, r3, #1
 8001028:	425b      	negs	r3, r3
 800102a:	461a      	mov	r2, r3
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	4413      	add	r3, r2
 8001030:	2b00      	cmp	r3, #0
 8001032:	dd08      	ble.n	8001046 <VideoPlayer_PlayBouncingBall+0xe6>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	0fda      	lsrs	r2, r3, #31
 8001038:	4413      	add	r3, r2
 800103a:	105b      	asrs	r3, r3, #1
 800103c:	461a      	mov	r2, r3
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	4413      	add	r3, r2
 8001042:	2b9e      	cmp	r3, #158	@ 0x9e
 8001044:	dd14      	ble.n	8001070 <VideoPlayer_PlayBouncingBall+0x110>
        {
            ball_vy = -ball_vy;
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	425b      	negs	r3, r3
 800104a:	613b      	str	r3, [r7, #16]
            ball_color = (ball_color == ST7735_RED) ? ST7735_YELLOW : 
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	f5b3 4f78 	cmp.w	r3, #63488	@ 0xf800
 8001052:	d00a      	beq.n	800106a <VideoPlayer_PlayBouncingBall+0x10a>
 8001054:	89fb      	ldrh	r3, [r7, #14]
 8001056:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800105a:	4293      	cmp	r3, r2
 800105c:	d102      	bne.n	8001064 <VideoPlayer_PlayBouncingBall+0x104>
 800105e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001062:	e004      	b.n	800106e <VideoPlayer_PlayBouncingBall+0x10e>
 8001064:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001068:	e001      	b.n	800106e <VideoPlayer_PlayBouncingBall+0x10e>
 800106a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800106e:	81fb      	strh	r3, [r7, #14]
                        (ball_color == ST7735_YELLOW) ? ST7735_CYAN : ST7735_RED;
        }
        
        // Keep ball in bounds
        if (ball_x < ball_size/2) ball_x = ball_size/2;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	0fda      	lsrs	r2, r3, #31
 8001074:	4413      	add	r3, r2
 8001076:	105b      	asrs	r3, r3, #1
 8001078:	461a      	mov	r2, r3
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	4293      	cmp	r3, r2
 800107e:	da04      	bge.n	800108a <VideoPlayer_PlayBouncingBall+0x12a>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	0fda      	lsrs	r2, r3, #31
 8001084:	4413      	add	r3, r2
 8001086:	105b      	asrs	r3, r3, #1
 8001088:	61fb      	str	r3, [r7, #28]
        if (ball_x > SCREEN_WIDTH - ball_size/2) ball_x = SCREEN_WIDTH - ball_size/2;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	0fda      	lsrs	r2, r3, #31
 800108e:	4413      	add	r3, r2
 8001090:	105b      	asrs	r3, r3, #1
 8001092:	425b      	negs	r3, r3
 8001094:	3380      	adds	r3, #128	@ 0x80
 8001096:	69fa      	ldr	r2, [r7, #28]
 8001098:	429a      	cmp	r2, r3
 800109a:	dd06      	ble.n	80010aa <VideoPlayer_PlayBouncingBall+0x14a>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	0fda      	lsrs	r2, r3, #31
 80010a0:	4413      	add	r3, r2
 80010a2:	105b      	asrs	r3, r3, #1
 80010a4:	425b      	negs	r3, r3
 80010a6:	3380      	adds	r3, #128	@ 0x80
 80010a8:	61fb      	str	r3, [r7, #28]
        if (ball_y < ball_size/2) ball_y = ball_size/2;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	0fda      	lsrs	r2, r3, #31
 80010ae:	4413      	add	r3, r2
 80010b0:	105b      	asrs	r3, r3, #1
 80010b2:	461a      	mov	r2, r3
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	4293      	cmp	r3, r2
 80010b8:	da04      	bge.n	80010c4 <VideoPlayer_PlayBouncingBall+0x164>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	0fda      	lsrs	r2, r3, #31
 80010be:	4413      	add	r3, r2
 80010c0:	105b      	asrs	r3, r3, #1
 80010c2:	61bb      	str	r3, [r7, #24]
        if (ball_y > SCREEN_HEIGHT - ball_size/2) ball_y = SCREEN_HEIGHT - ball_size/2;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	0fda      	lsrs	r2, r3, #31
 80010c8:	4413      	add	r3, r2
 80010ca:	105b      	asrs	r3, r3, #1
 80010cc:	425b      	negs	r3, r3
 80010ce:	33a0      	adds	r3, #160	@ 0xa0
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dd06      	ble.n	80010e4 <VideoPlayer_PlayBouncingBall+0x184>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	0fda      	lsrs	r2, r3, #31
 80010da:	4413      	add	r3, r2
 80010dc:	105b      	asrs	r3, r3, #1
 80010de:	425b      	negs	r3, r3
 80010e0:	33a0      	adds	r3, #160	@ 0xa0
 80010e2:	61bb      	str	r3, [r7, #24]
        
        // Draw ball
        ST7735_FillRect(ball_x - ball_size/2, ball_y - ball_size/2, ball_size, ball_size, ball_color);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	0fda      	lsrs	r2, r3, #31
 80010e8:	4413      	add	r3, r2
 80010ea:	105b      	asrs	r3, r3, #1
 80010ec:	425b      	negs	r3, r3
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	4413      	add	r3, r2
 80010f6:	b298      	uxth	r0, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	0fda      	lsrs	r2, r3, #31
 80010fc:	4413      	add	r3, r2
 80010fe:	105b      	asrs	r3, r3, #1
 8001100:	425b      	negs	r3, r3
 8001102:	b29a      	uxth	r2, r3
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	b29b      	uxth	r3, r3
 8001108:	4413      	add	r3, r2
 800110a:	b299      	uxth	r1, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	b29a      	uxth	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	b29c      	uxth	r4, r3
 8001114:	89fb      	ldrh	r3, [r7, #14]
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	4623      	mov	r3, r4
 800111a:	f7ff fddb 	bl	8000cd4 <ST7735_FillRect>
        
        HAL_Delay(30); // ~33 FPS
 800111e:	201e      	movs	r0, #30
 8001120:	f000 facc 	bl	80016bc <HAL_Delay>
    for (int frame = 0; frame < 500; frame++)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	3301      	adds	r3, #1
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001130:	f6ff af2c 	blt.w	8000f8c <VideoPlayer_PlayBouncingBall+0x2c>
    }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3724      	adds	r7, #36	@ 0x24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd90      	pop	{r4, r7, pc}

0800113e <VideoPlayer_PlayColorWave>:

// Color Wave Animation (optimized with rectangles)
void VideoPlayer_PlayColorWave(void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b086      	sub	sp, #24
 8001142:	af02      	add	r7, sp, #8
    for (int frame = 0; frame < 100; frame++)
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	e03c      	b.n	80011c4 <VideoPlayer_PlayColorWave+0x86>
    {
        // Draw horizontal color bands that move
        for (int y = 0; y < SCREEN_HEIGHT; y++)
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	e030      	b.n	80011b2 <VideoPlayer_PlayColorWave+0x74>
        {
            int wave = (y + frame * 3) % 64;
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	4613      	mov	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	441a      	add	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	4413      	add	r3, r2
 800115c:	425a      	negs	r2, r3
 800115e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001162:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001166:	bf58      	it	pl
 8001168:	4253      	negpl	r3, r2
 800116a:	603b      	str	r3, [r7, #0]
            uint16_t color;
            
            if (wave < 16)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	2b0f      	cmp	r3, #15
 8001170:	dc03      	bgt.n	800117a <VideoPlayer_PlayColorWave+0x3c>
                color = ST7735_RED;
 8001172:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001176:	80fb      	strh	r3, [r7, #6]
 8001178:	e00f      	b.n	800119a <VideoPlayer_PlayColorWave+0x5c>
            else if (wave < 32)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2b1f      	cmp	r3, #31
 800117e:	dc03      	bgt.n	8001188 <VideoPlayer_PlayColorWave+0x4a>
                color = ST7735_GREEN;
 8001180:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001184:	80fb      	strh	r3, [r7, #6]
 8001186:	e008      	b.n	800119a <VideoPlayer_PlayColorWave+0x5c>
            else if (wave < 48)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	2b2f      	cmp	r3, #47	@ 0x2f
 800118c:	dc02      	bgt.n	8001194 <VideoPlayer_PlayColorWave+0x56>
                color = ST7735_BLUE;
 800118e:	231f      	movs	r3, #31
 8001190:	80fb      	strh	r3, [r7, #6]
 8001192:	e002      	b.n	800119a <VideoPlayer_PlayColorWave+0x5c>
            else
                color = ST7735_YELLOW;
 8001194:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001198:	80fb      	strh	r3, [r7, #6]
            
            ST7735_FillRect(0, y, SCREEN_WIDTH, 1, color);
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	b299      	uxth	r1, r3
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2301      	movs	r3, #1
 80011a4:	2280      	movs	r2, #128	@ 0x80
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fd94 	bl	8000cd4 <ST7735_FillRect>
        for (int y = 0; y < SCREEN_HEIGHT; y++)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	3301      	adds	r3, #1
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	2b9f      	cmp	r3, #159	@ 0x9f
 80011b6:	ddcb      	ble.n	8001150 <VideoPlayer_PlayColorWave+0x12>
        }
        HAL_Delay(50);
 80011b8:	2032      	movs	r0, #50	@ 0x32
 80011ba:	f000 fa7f 	bl	80016bc <HAL_Delay>
    for (int frame = 0; frame < 100; frame++)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	3301      	adds	r3, #1
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	2b63      	cmp	r3, #99	@ 0x63
 80011c8:	ddbf      	ble.n	800114a <VideoPlayer_PlayColorWave+0xc>
    }
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <VideoPlayer_PlayRainbow>:

// Rainbow Animation (optimized)
void VideoPlayer_PlayRainbow(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af02      	add	r7, sp, #8
    for (int frame = 0; frame < 150; frame++)
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	e04d      	b.n	800127c <VideoPlayer_PlayRainbow+0xa8>
    {
        // Draw vertical rainbow stripes that scroll
        for (int x = 0; x < SCREEN_WIDTH; x++)
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	e041      	b.n	800126a <VideoPlayer_PlayRainbow+0x96>
        {
            int hue = (x + frame * 2) % 384;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	005a      	lsls	r2, r3, #1
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	441a      	add	r2, r3
 80011ee:	4b27      	ldr	r3, [pc, #156]	@ (800128c <VideoPlayer_PlayRainbow+0xb8>)
 80011f0:	fb83 1302 	smull	r1, r3, r3, r2
 80011f4:	1199      	asrs	r1, r3, #6
 80011f6:	17d3      	asrs	r3, r2, #31
 80011f8:	1ac9      	subs	r1, r1, r3
 80011fa:	460b      	mov	r3, r1
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	440b      	add	r3, r1
 8001200:	01db      	lsls	r3, r3, #7
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	603b      	str	r3, [r7, #0]
            uint16_t color;
            
            if (hue < 64)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b3f      	cmp	r3, #63	@ 0x3f
 800120a:	dc03      	bgt.n	8001214 <VideoPlayer_PlayRainbow+0x40>
                color = ST7735_RED;
 800120c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001210:	80fb      	strh	r3, [r7, #6]
 8001212:	e01e      	b.n	8001252 <VideoPlayer_PlayRainbow+0x7e>
            else if (hue < 128)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	2b7f      	cmp	r3, #127	@ 0x7f
 8001218:	dc03      	bgt.n	8001222 <VideoPlayer_PlayRainbow+0x4e>
                color = ST7735_YELLOW;
 800121a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800121e:	80fb      	strh	r3, [r7, #6]
 8001220:	e017      	b.n	8001252 <VideoPlayer_PlayRainbow+0x7e>
            else if (hue < 192)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	2bbf      	cmp	r3, #191	@ 0xbf
 8001226:	dc03      	bgt.n	8001230 <VideoPlayer_PlayRainbow+0x5c>
                color = ST7735_GREEN;
 8001228:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800122c:	80fb      	strh	r3, [r7, #6]
 800122e:	e010      	b.n	8001252 <VideoPlayer_PlayRainbow+0x7e>
            else if (hue < 256)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2bff      	cmp	r3, #255	@ 0xff
 8001234:	dc03      	bgt.n	800123e <VideoPlayer_PlayRainbow+0x6a>
                color = ST7735_CYAN;
 8001236:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800123a:	80fb      	strh	r3, [r7, #6]
 800123c:	e009      	b.n	8001252 <VideoPlayer_PlayRainbow+0x7e>
            else if (hue < 320)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001244:	da02      	bge.n	800124c <VideoPlayer_PlayRainbow+0x78>
                color = ST7735_BLUE;
 8001246:	231f      	movs	r3, #31
 8001248:	80fb      	strh	r3, [r7, #6]
 800124a:	e002      	b.n	8001252 <VideoPlayer_PlayRainbow+0x7e>
            else
                color = ST7735_MAGENTA;
 800124c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001250:	80fb      	strh	r3, [r7, #6]
            
            ST7735_FillRect(x, 0, 1, SCREEN_HEIGHT, color);
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	b298      	uxth	r0, r3
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	23a0      	movs	r3, #160	@ 0xa0
 800125c:	2201      	movs	r2, #1
 800125e:	2100      	movs	r1, #0
 8001260:	f7ff fd38 	bl	8000cd4 <ST7735_FillRect>
        for (int x = 0; x < SCREEN_WIDTH; x++)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	3301      	adds	r3, #1
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	2b7f      	cmp	r3, #127	@ 0x7f
 800126e:	ddba      	ble.n	80011e6 <VideoPlayer_PlayRainbow+0x12>
        }
        HAL_Delay(50);
 8001270:	2032      	movs	r0, #50	@ 0x32
 8001272:	f000 fa23 	bl	80016bc <HAL_Delay>
    for (int frame = 0; frame < 150; frame++)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3301      	adds	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b95      	cmp	r3, #149	@ 0x95
 8001280:	ddae      	ble.n	80011e0 <VideoPlayer_PlayRainbow+0xc>
    }
}
 8001282:	bf00      	nop
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	2aaaaaab 	.word	0x2aaaaaab

08001290 <VideoPlayer_PlayAnimation>:

// Multi-object animation
void VideoPlayer_PlayAnimation(void)
{
 8001290:	b5b0      	push	{r4, r5, r7, lr}
 8001292:	b094      	sub	sp, #80	@ 0x50
 8001294:	af02      	add	r7, sp, #8
    // Multiple bouncing balls
    int balls[3][4] = {
 8001296:	4bb5      	ldr	r3, [pc, #724]	@ (800156c <VideoPlayer_PlayAnimation+0x2dc>)
 8001298:	f107 0408 	add.w	r4, r7, #8
 800129c:	461d      	mov	r5, r3
 800129e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80012aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {32, 40, 2, 1},   // x, y, vx, vy
        {96, 120, -2, -1},
        {64, 80, 1, 2}
    };
    uint16_t ball_colors[3] = {ST7735_RED, ST7735_GREEN, ST7735_BLUE};
 80012ae:	4ab0      	ldr	r2, [pc, #704]	@ (8001570 <VideoPlayer_PlayAnimation+0x2e0>)
 80012b0:	463b      	mov	r3, r7
 80012b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012b6:	6018      	str	r0, [r3, #0]
 80012b8:	3304      	adds	r3, #4
 80012ba:	8019      	strh	r1, [r3, #0]
    int ball_size = 8;
 80012bc:	2308      	movs	r3, #8
 80012be:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    ST7735_FillScreen(ST7735_BLACK);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff fcc5 	bl	8000c50 <ST7735_FillScreen>
    
    for (int frame = 0; frame < 400; frame++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80012ca:	e144      	b.n	8001556 <VideoPlayer_PlayAnimation+0x2c6>
    {
        // Clear previous positions
        for (int i = 0; i < 3; i++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80012d0:	e028      	b.n	8001324 <VideoPlayer_PlayAnimation+0x94>
        {
            ST7735_FillRect(balls[i][0] - ball_size/2, balls[i][1] - ball_size/2, 
 80012d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012d4:	011b      	lsls	r3, r3, #4
 80012d6:	3348      	adds	r3, #72	@ 0x48
 80012d8:	443b      	add	r3, r7
 80012da:	3b40      	subs	r3, #64	@ 0x40
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	b29a      	uxth	r2, r3
 80012e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012e2:	0fd9      	lsrs	r1, r3, #31
 80012e4:	440b      	add	r3, r1
 80012e6:	105b      	asrs	r3, r3, #1
 80012e8:	425b      	negs	r3, r3
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	b298      	uxth	r0, r3
 80012f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	3348      	adds	r3, #72	@ 0x48
 80012f6:	443b      	add	r3, r7
 80012f8:	3b3c      	subs	r3, #60	@ 0x3c
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001300:	0fd9      	lsrs	r1, r3, #31
 8001302:	440b      	add	r3, r1
 8001304:	105b      	asrs	r3, r3, #1
 8001306:	425b      	negs	r3, r3
 8001308:	b29b      	uxth	r3, r3
 800130a:	4413      	add	r3, r2
 800130c:	b299      	uxth	r1, r3
 800130e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001310:	b29a      	uxth	r2, r3
 8001312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001314:	b29b      	uxth	r3, r3
 8001316:	2400      	movs	r4, #0
 8001318:	9400      	str	r4, [sp, #0]
 800131a:	f7ff fcdb 	bl	8000cd4 <ST7735_FillRect>
        for (int i = 0; i < 3; i++)
 800131e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001320:	3301      	adds	r3, #1
 8001322:	643b      	str	r3, [r7, #64]	@ 0x40
 8001324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001326:	2b02      	cmp	r3, #2
 8001328:	ddd3      	ble.n	80012d2 <VideoPlayer_PlayAnimation+0x42>
                           ball_size, ball_size, ST7735_BLACK);
        }
        
        // Update all balls
        for (int i = 0; i < 3; i++)
 800132a:	2300      	movs	r3, #0
 800132c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800132e:	e108      	b.n	8001542 <VideoPlayer_PlayAnimation+0x2b2>
        {
            balls[i][0] += balls[i][2];
 8001330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	3348      	adds	r3, #72	@ 0x48
 8001336:	443b      	add	r3, r7
 8001338:	3b40      	subs	r3, #64	@ 0x40
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	3348      	adds	r3, #72	@ 0x48
 8001342:	443b      	add	r3, r7
 8001344:	3b38      	subs	r3, #56	@ 0x38
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	441a      	add	r2, r3
 800134a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800134c:	011b      	lsls	r3, r3, #4
 800134e:	3348      	adds	r3, #72	@ 0x48
 8001350:	443b      	add	r3, r7
 8001352:	3b40      	subs	r3, #64	@ 0x40
 8001354:	601a      	str	r2, [r3, #0]
            balls[i][1] += balls[i][3];
 8001356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	3348      	adds	r3, #72	@ 0x48
 800135c:	443b      	add	r3, r7
 800135e:	3b3c      	subs	r3, #60	@ 0x3c
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	3348      	adds	r3, #72	@ 0x48
 8001368:	443b      	add	r3, r7
 800136a:	3b34      	subs	r3, #52	@ 0x34
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	441a      	add	r2, r3
 8001370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	3348      	adds	r3, #72	@ 0x48
 8001376:	443b      	add	r3, r7
 8001378:	3b3c      	subs	r3, #60	@ 0x3c
 800137a:	601a      	str	r2, [r3, #0]
            
            // Bounce off walls
            if (balls[i][0] - ball_size/2 <= 0 || balls[i][0] + ball_size/2 >= SCREEN_WIDTH - 1)
 800137c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	3348      	adds	r3, #72	@ 0x48
 8001382:	443b      	add	r3, r7
 8001384:	3b40      	subs	r3, #64	@ 0x40
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800138a:	0fd9      	lsrs	r1, r3, #31
 800138c:	440b      	add	r3, r1
 800138e:	105b      	asrs	r3, r3, #1
 8001390:	425b      	negs	r3, r3
 8001392:	4413      	add	r3, r2
 8001394:	2b00      	cmp	r3, #0
 8001396:	dd0c      	ble.n	80013b2 <VideoPlayer_PlayAnimation+0x122>
 8001398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800139a:	011b      	lsls	r3, r3, #4
 800139c:	3348      	adds	r3, #72	@ 0x48
 800139e:	443b      	add	r3, r7
 80013a0:	3b40      	subs	r3, #64	@ 0x40
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013a6:	0fd9      	lsrs	r1, r3, #31
 80013a8:	440b      	add	r3, r1
 80013aa:	105b      	asrs	r3, r3, #1
 80013ac:	4413      	add	r3, r2
 80013ae:	2b7e      	cmp	r3, #126	@ 0x7e
 80013b0:	dd0c      	ble.n	80013cc <VideoPlayer_PlayAnimation+0x13c>
                balls[i][2] = -balls[i][2];
 80013b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013b4:	011b      	lsls	r3, r3, #4
 80013b6:	3348      	adds	r3, #72	@ 0x48
 80013b8:	443b      	add	r3, r7
 80013ba:	3b38      	subs	r3, #56	@ 0x38
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	425a      	negs	r2, r3
 80013c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013c2:	011b      	lsls	r3, r3, #4
 80013c4:	3348      	adds	r3, #72	@ 0x48
 80013c6:	443b      	add	r3, r7
 80013c8:	3b38      	subs	r3, #56	@ 0x38
 80013ca:	601a      	str	r2, [r3, #0]
            if (balls[i][1] - ball_size/2 <= 0 || balls[i][1] + ball_size/2 >= SCREEN_HEIGHT - 1)
 80013cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	3348      	adds	r3, #72	@ 0x48
 80013d2:	443b      	add	r3, r7
 80013d4:	3b3c      	subs	r3, #60	@ 0x3c
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013da:	0fd9      	lsrs	r1, r3, #31
 80013dc:	440b      	add	r3, r1
 80013de:	105b      	asrs	r3, r3, #1
 80013e0:	425b      	negs	r3, r3
 80013e2:	4413      	add	r3, r2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	dd0c      	ble.n	8001402 <VideoPlayer_PlayAnimation+0x172>
 80013e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013ea:	011b      	lsls	r3, r3, #4
 80013ec:	3348      	adds	r3, #72	@ 0x48
 80013ee:	443b      	add	r3, r7
 80013f0:	3b3c      	subs	r3, #60	@ 0x3c
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013f6:	0fd9      	lsrs	r1, r3, #31
 80013f8:	440b      	add	r3, r1
 80013fa:	105b      	asrs	r3, r3, #1
 80013fc:	4413      	add	r3, r2
 80013fe:	2b9e      	cmp	r3, #158	@ 0x9e
 8001400:	dd0c      	ble.n	800141c <VideoPlayer_PlayAnimation+0x18c>
                balls[i][3] = -balls[i][3];
 8001402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	3348      	adds	r3, #72	@ 0x48
 8001408:	443b      	add	r3, r7
 800140a:	3b34      	subs	r3, #52	@ 0x34
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	425a      	negs	r2, r3
 8001410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001412:	011b      	lsls	r3, r3, #4
 8001414:	3348      	adds	r3, #72	@ 0x48
 8001416:	443b      	add	r3, r7
 8001418:	3b34      	subs	r3, #52	@ 0x34
 800141a:	601a      	str	r2, [r3, #0]
            
            // Keep in bounds
            if (balls[i][0] < ball_size/2) balls[i][0] = ball_size/2;
 800141c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	3348      	adds	r3, #72	@ 0x48
 8001422:	443b      	add	r3, r7
 8001424:	3b40      	subs	r3, #64	@ 0x40
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800142a:	0fd9      	lsrs	r1, r3, #31
 800142c:	440b      	add	r3, r1
 800142e:	105b      	asrs	r3, r3, #1
 8001430:	429a      	cmp	r2, r3
 8001432:	da0a      	bge.n	800144a <VideoPlayer_PlayAnimation+0x1ba>
 8001434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001436:	0fda      	lsrs	r2, r3, #31
 8001438:	4413      	add	r3, r2
 800143a:	105b      	asrs	r3, r3, #1
 800143c:	461a      	mov	r2, r3
 800143e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001440:	011b      	lsls	r3, r3, #4
 8001442:	3348      	adds	r3, #72	@ 0x48
 8001444:	443b      	add	r3, r7
 8001446:	3b40      	subs	r3, #64	@ 0x40
 8001448:	601a      	str	r2, [r3, #0]
            if (balls[i][0] > SCREEN_WIDTH - ball_size/2) balls[i][0] = SCREEN_WIDTH - ball_size/2;
 800144a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	3348      	adds	r3, #72	@ 0x48
 8001450:	443b      	add	r3, r7
 8001452:	3b40      	subs	r3, #64	@ 0x40
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001458:	0fd9      	lsrs	r1, r3, #31
 800145a:	440b      	add	r3, r1
 800145c:	105b      	asrs	r3, r3, #1
 800145e:	425b      	negs	r3, r3
 8001460:	3380      	adds	r3, #128	@ 0x80
 8001462:	429a      	cmp	r2, r3
 8001464:	dd0c      	ble.n	8001480 <VideoPlayer_PlayAnimation+0x1f0>
 8001466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001468:	0fda      	lsrs	r2, r3, #31
 800146a:	4413      	add	r3, r2
 800146c:	105b      	asrs	r3, r3, #1
 800146e:	425b      	negs	r3, r3
 8001470:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8001474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001476:	011b      	lsls	r3, r3, #4
 8001478:	3348      	adds	r3, #72	@ 0x48
 800147a:	443b      	add	r3, r7
 800147c:	3b40      	subs	r3, #64	@ 0x40
 800147e:	601a      	str	r2, [r3, #0]
            if (balls[i][1] < ball_size/2) balls[i][1] = ball_size/2;
 8001480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	3348      	adds	r3, #72	@ 0x48
 8001486:	443b      	add	r3, r7
 8001488:	3b3c      	subs	r3, #60	@ 0x3c
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800148e:	0fd9      	lsrs	r1, r3, #31
 8001490:	440b      	add	r3, r1
 8001492:	105b      	asrs	r3, r3, #1
 8001494:	429a      	cmp	r2, r3
 8001496:	da0a      	bge.n	80014ae <VideoPlayer_PlayAnimation+0x21e>
 8001498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800149a:	0fda      	lsrs	r2, r3, #31
 800149c:	4413      	add	r3, r2
 800149e:	105b      	asrs	r3, r3, #1
 80014a0:	461a      	mov	r2, r3
 80014a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	3348      	adds	r3, #72	@ 0x48
 80014a8:	443b      	add	r3, r7
 80014aa:	3b3c      	subs	r3, #60	@ 0x3c
 80014ac:	601a      	str	r2, [r3, #0]
            if (balls[i][1] > SCREEN_HEIGHT - ball_size/2) balls[i][1] = SCREEN_HEIGHT - ball_size/2;
 80014ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014b0:	011b      	lsls	r3, r3, #4
 80014b2:	3348      	adds	r3, #72	@ 0x48
 80014b4:	443b      	add	r3, r7
 80014b6:	3b3c      	subs	r3, #60	@ 0x3c
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014bc:	0fd9      	lsrs	r1, r3, #31
 80014be:	440b      	add	r3, r1
 80014c0:	105b      	asrs	r3, r3, #1
 80014c2:	425b      	negs	r3, r3
 80014c4:	33a0      	adds	r3, #160	@ 0xa0
 80014c6:	429a      	cmp	r2, r3
 80014c8:	dd0c      	ble.n	80014e4 <VideoPlayer_PlayAnimation+0x254>
 80014ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014cc:	0fda      	lsrs	r2, r3, #31
 80014ce:	4413      	add	r3, r2
 80014d0:	105b      	asrs	r3, r3, #1
 80014d2:	425b      	negs	r3, r3
 80014d4:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 80014d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014da:	011b      	lsls	r3, r3, #4
 80014dc:	3348      	adds	r3, #72	@ 0x48
 80014de:	443b      	add	r3, r7
 80014e0:	3b3c      	subs	r3, #60	@ 0x3c
 80014e2:	601a      	str	r2, [r3, #0]
            
            // Draw ball
            ST7735_FillRect(balls[i][0] - ball_size/2, balls[i][1] - ball_size/2, 
 80014e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	3348      	adds	r3, #72	@ 0x48
 80014ea:	443b      	add	r3, r7
 80014ec:	3b40      	subs	r3, #64	@ 0x40
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f4:	0fd9      	lsrs	r1, r3, #31
 80014f6:	440b      	add	r3, r1
 80014f8:	105b      	asrs	r3, r3, #1
 80014fa:	425b      	negs	r3, r3
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	4413      	add	r3, r2
 8001500:	b298      	uxth	r0, r3
 8001502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	3348      	adds	r3, #72	@ 0x48
 8001508:	443b      	add	r3, r7
 800150a:	3b3c      	subs	r3, #60	@ 0x3c
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	b29a      	uxth	r2, r3
 8001510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001512:	0fd9      	lsrs	r1, r3, #31
 8001514:	440b      	add	r3, r1
 8001516:	105b      	asrs	r3, r3, #1
 8001518:	425b      	negs	r3, r3
 800151a:	b29b      	uxth	r3, r3
 800151c:	4413      	add	r3, r2
 800151e:	b299      	uxth	r1, r3
 8001520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001522:	b29a      	uxth	r2, r3
 8001524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001526:	b29c      	uxth	r4, r3
 8001528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	3348      	adds	r3, #72	@ 0x48
 800152e:	443b      	add	r3, r7
 8001530:	f833 3c48 	ldrh.w	r3, [r3, #-72]
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	4623      	mov	r3, r4
 8001538:	f7ff fbcc 	bl	8000cd4 <ST7735_FillRect>
        for (int i = 0; i < 3; i++)
 800153c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800153e:	3301      	adds	r3, #1
 8001540:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001544:	2b02      	cmp	r3, #2
 8001546:	f77f aef3 	ble.w	8001330 <VideoPlayer_PlayAnimation+0xa0>
                           ball_size, ball_size, ball_colors[i]);
        }
        
        HAL_Delay(30);
 800154a:	201e      	movs	r0, #30
 800154c:	f000 f8b6 	bl	80016bc <HAL_Delay>
    for (int frame = 0; frame < 400; frame++)
 8001550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001552:	3301      	adds	r3, #1
 8001554:	647b      	str	r3, [r7, #68]	@ 0x44
 8001556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001558:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800155c:	f6ff aeb6 	blt.w	80012cc <VideoPlayer_PlayAnimation+0x3c>
    }
}
 8001560:	bf00      	nop
 8001562:	bf00      	nop
 8001564:	3748      	adds	r7, #72	@ 0x48
 8001566:	46bd      	mov	sp, r7
 8001568:	bdb0      	pop	{r4, r5, r7, pc}
 800156a:	bf00      	nop
 800156c:	08003088 	.word	0x08003088
 8001570:	080030b8 	.word	0x080030b8

08001574 <VideoPlayer_Init>:

void VideoPlayer_Init(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
    // Initialization if needed
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001588:	f7ff fc66 	bl	8000e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800158c:	480c      	ldr	r0, [pc, #48]	@ (80015c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800158e:	490d      	ldr	r1, [pc, #52]	@ (80015c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001590:	4a0d      	ldr	r2, [pc, #52]	@ (80015c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001594:	e002      	b.n	800159c <LoopCopyDataInit>

08001596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800159a:	3304      	adds	r3, #4

0800159c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800159c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800159e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a0:	d3f9      	bcc.n	8001596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015a2:	4a0a      	ldr	r2, [pc, #40]	@ (80015cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015a4:	4c0a      	ldr	r4, [pc, #40]	@ (80015d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015a8:	e001      	b.n	80015ae <LoopFillZerobss>

080015aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ac:	3204      	adds	r2, #4

080015ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b0:	d3fb      	bcc.n	80015aa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80015b2:	f001 fd39 	bl	8003028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015b6:	f7ff f85d 	bl	8000674 <main>
  bx  lr    
 80015ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80015c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015c8:	080030e8 	.word	0x080030e8
  ldr r2, =_sbss
 80015cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015d0:	200000cc 	.word	0x200000cc

080015d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <ADC_IRQHandler>
	...

080015d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <HAL_Init+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <HAL_Init+0x40>)
 80015e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <HAL_Init+0x40>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <HAL_Init+0x40>)
 80015ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f4:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <HAL_Init+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a07      	ldr	r2, [pc, #28]	@ (8001618 <HAL_Init+0x40>)
 80015fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001600:	2003      	movs	r0, #3
 8001602:	f000 f931 	bl	8001868 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001606:	2000      	movs	r0, #0
 8001608:	f000 f808 	bl	800161c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800160c:	f7ff fbcc 	bl	8000da8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023c00 	.word	0x40023c00

0800161c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001624:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <HAL_InitTick+0x54>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_InitTick+0x58>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001632:	fbb3 f3f1 	udiv	r3, r3, r1
 8001636:	fbb2 f3f3 	udiv	r3, r2, r3
 800163a:	4618      	mov	r0, r3
 800163c:	f000 f93b 	bl	80018b6 <HAL_SYSTICK_Config>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e00e      	b.n	8001668 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d80a      	bhi.n	8001666 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001650:	2200      	movs	r2, #0
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	f04f 30ff 	mov.w	r0, #4294967295
 8001658:	f000 f911 	bl	800187e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800165c:	4a06      	ldr	r2, [pc, #24]	@ (8001678 <HAL_InitTick+0x5c>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	e000      	b.n	8001668 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000000 	.word	0x20000000
 8001674:	20000008 	.word	0x20000008
 8001678:	20000004 	.word	0x20000004

0800167c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_IncTick+0x20>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <HAL_IncTick+0x24>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4413      	add	r3, r2
 800168c:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <HAL_IncTick+0x24>)
 800168e:	6013      	str	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000008 	.word	0x20000008
 80016a0:	200000c8 	.word	0x200000c8

080016a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  return uwTick;
 80016a8:	4b03      	ldr	r3, [pc, #12]	@ (80016b8 <HAL_GetTick+0x14>)
 80016aa:	681b      	ldr	r3, [r3, #0]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	200000c8 	.word	0x200000c8

080016bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016c4:	f7ff ffee 	bl	80016a4 <HAL_GetTick>
 80016c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016d4:	d005      	beq.n	80016e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <HAL_Delay+0x44>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4413      	add	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016e2:	bf00      	nop
 80016e4:	f7ff ffde 	bl	80016a4 <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d8f7      	bhi.n	80016e4 <HAL_Delay+0x28>
  {
  }
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000008 	.word	0x20000008

08001704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001714:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <__NVIC_SetPriorityGrouping+0x44>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001720:	4013      	ands	r3, r2
 8001722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800172c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001736:	4a04      	ldr	r2, [pc, #16]	@ (8001748 <__NVIC_SetPriorityGrouping+0x44>)
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	60d3      	str	r3, [r2, #12]
}
 800173c:	bf00      	nop
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001750:	4b04      	ldr	r3, [pc, #16]	@ (8001764 <__NVIC_GetPriorityGrouping+0x18>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	0a1b      	lsrs	r3, r3, #8
 8001756:	f003 0307 	and.w	r3, r3, #7
}
 800175a:	4618      	mov	r0, r3
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	e000ed00 	.word	0xe000ed00

08001768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	6039      	str	r1, [r7, #0]
 8001772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	2b00      	cmp	r3, #0
 800177a:	db0a      	blt.n	8001792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	b2da      	uxtb	r2, r3
 8001780:	490c      	ldr	r1, [pc, #48]	@ (80017b4 <__NVIC_SetPriority+0x4c>)
 8001782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001786:	0112      	lsls	r2, r2, #4
 8001788:	b2d2      	uxtb	r2, r2
 800178a:	440b      	add	r3, r1
 800178c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001790:	e00a      	b.n	80017a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	b2da      	uxtb	r2, r3
 8001796:	4908      	ldr	r1, [pc, #32]	@ (80017b8 <__NVIC_SetPriority+0x50>)
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	f003 030f 	and.w	r3, r3, #15
 800179e:	3b04      	subs	r3, #4
 80017a0:	0112      	lsls	r2, r2, #4
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	440b      	add	r3, r1
 80017a6:	761a      	strb	r2, [r3, #24]
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	e000e100 	.word	0xe000e100
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b089      	sub	sp, #36	@ 0x24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	f1c3 0307 	rsb	r3, r3, #7
 80017d6:	2b04      	cmp	r3, #4
 80017d8:	bf28      	it	cs
 80017da:	2304      	movcs	r3, #4
 80017dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	3304      	adds	r3, #4
 80017e2:	2b06      	cmp	r3, #6
 80017e4:	d902      	bls.n	80017ec <NVIC_EncodePriority+0x30>
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	3b03      	subs	r3, #3
 80017ea:	e000      	b.n	80017ee <NVIC_EncodePriority+0x32>
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f0:	f04f 32ff 	mov.w	r2, #4294967295
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43da      	mvns	r2, r3
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	401a      	ands	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001804:	f04f 31ff 	mov.w	r1, #4294967295
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa01 f303 	lsl.w	r3, r1, r3
 800180e:	43d9      	mvns	r1, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001814:	4313      	orrs	r3, r2
         );
}
 8001816:	4618      	mov	r0, r3
 8001818:	3724      	adds	r7, #36	@ 0x24
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3b01      	subs	r3, #1
 8001830:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001834:	d301      	bcc.n	800183a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001836:	2301      	movs	r3, #1
 8001838:	e00f      	b.n	800185a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800183a:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <SysTick_Config+0x40>)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b01      	subs	r3, #1
 8001840:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001842:	210f      	movs	r1, #15
 8001844:	f04f 30ff 	mov.w	r0, #4294967295
 8001848:	f7ff ff8e 	bl	8001768 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800184c:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <SysTick_Config+0x40>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001852:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <SysTick_Config+0x40>)
 8001854:	2207      	movs	r2, #7
 8001856:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	e000e010 	.word	0xe000e010

08001868 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f7ff ff47 	bl	8001704 <__NVIC_SetPriorityGrouping>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800187e:	b580      	push	{r7, lr}
 8001880:	b086      	sub	sp, #24
 8001882:	af00      	add	r7, sp, #0
 8001884:	4603      	mov	r3, r0
 8001886:	60b9      	str	r1, [r7, #8]
 8001888:	607a      	str	r2, [r7, #4]
 800188a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001890:	f7ff ff5c 	bl	800174c <__NVIC_GetPriorityGrouping>
 8001894:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	68b9      	ldr	r1, [r7, #8]
 800189a:	6978      	ldr	r0, [r7, #20]
 800189c:	f7ff ff8e 	bl	80017bc <NVIC_EncodePriority>
 80018a0:	4602      	mov	r2, r0
 80018a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff5d 	bl	8001768 <__NVIC_SetPriority>
}
 80018ae:	bf00      	nop
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ffb0 	bl	8001824 <SysTick_Config>
 80018c4:	4603      	mov	r3, r0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
 80018ea:	e159      	b.n	8001ba0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018ec:	2201      	movs	r2, #1
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	4013      	ands	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	429a      	cmp	r2, r3
 8001906:	f040 8148 	bne.w	8001b9a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	2b01      	cmp	r3, #1
 8001914:	d005      	beq.n	8001922 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800191e:	2b02      	cmp	r3, #2
 8001920:	d130      	bne.n	8001984 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2203      	movs	r2, #3
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68da      	ldr	r2, [r3, #12]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001958:	2201      	movs	r2, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	091b      	lsrs	r3, r3, #4
 800196e:	f003 0201 	and.w	r2, r3, #1
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f003 0303 	and.w	r3, r3, #3
 800198c:	2b03      	cmp	r3, #3
 800198e:	d017      	beq.n	80019c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	2203      	movs	r2, #3
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0303 	and.w	r3, r3, #3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d123      	bne.n	8001a14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	08da      	lsrs	r2, r3, #3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3208      	adds	r2, #8
 80019d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	691a      	ldr	r2, [r3, #16]
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	08da      	lsrs	r2, r3, #3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3208      	adds	r2, #8
 8001a0e:	69b9      	ldr	r1, [r7, #24]
 8001a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	2203      	movs	r2, #3
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0203 	and.w	r2, r3, #3
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80a2 	beq.w	8001b9a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b57      	ldr	r3, [pc, #348]	@ (8001bb8 <HAL_GPIO_Init+0x2e8>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	4a56      	ldr	r2, [pc, #344]	@ (8001bb8 <HAL_GPIO_Init+0x2e8>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a66:	4b54      	ldr	r3, [pc, #336]	@ (8001bb8 <HAL_GPIO_Init+0x2e8>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a72:	4a52      	ldr	r2, [pc, #328]	@ (8001bbc <HAL_GPIO_Init+0x2ec>)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	089b      	lsrs	r3, r3, #2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	220f      	movs	r2, #15
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a49      	ldr	r2, [pc, #292]	@ (8001bc0 <HAL_GPIO_Init+0x2f0>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d019      	beq.n	8001ad2 <HAL_GPIO_Init+0x202>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a48      	ldr	r2, [pc, #288]	@ (8001bc4 <HAL_GPIO_Init+0x2f4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d013      	beq.n	8001ace <HAL_GPIO_Init+0x1fe>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a47      	ldr	r2, [pc, #284]	@ (8001bc8 <HAL_GPIO_Init+0x2f8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00d      	beq.n	8001aca <HAL_GPIO_Init+0x1fa>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a46      	ldr	r2, [pc, #280]	@ (8001bcc <HAL_GPIO_Init+0x2fc>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d007      	beq.n	8001ac6 <HAL_GPIO_Init+0x1f6>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a45      	ldr	r2, [pc, #276]	@ (8001bd0 <HAL_GPIO_Init+0x300>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d101      	bne.n	8001ac2 <HAL_GPIO_Init+0x1f2>
 8001abe:	2304      	movs	r3, #4
 8001ac0:	e008      	b.n	8001ad4 <HAL_GPIO_Init+0x204>
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	e006      	b.n	8001ad4 <HAL_GPIO_Init+0x204>
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e004      	b.n	8001ad4 <HAL_GPIO_Init+0x204>
 8001aca:	2302      	movs	r3, #2
 8001acc:	e002      	b.n	8001ad4 <HAL_GPIO_Init+0x204>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_GPIO_Init+0x204>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	f002 0203 	and.w	r2, r2, #3
 8001ada:	0092      	lsls	r2, r2, #2
 8001adc:	4093      	lsls	r3, r2
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae4:	4935      	ldr	r1, [pc, #212]	@ (8001bbc <HAL_GPIO_Init+0x2ec>)
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af2:	4b38      	ldr	r3, [pc, #224]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b16:	4a2f      	ldr	r2, [pc, #188]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b40:	4a24      	ldr	r2, [pc, #144]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4013      	ands	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b70:	4b18      	ldr	r3, [pc, #96]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b94:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	2b0f      	cmp	r3, #15
 8001ba4:	f67f aea2 	bls.w	80018ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ba8:	bf00      	nop
 8001baa:	bf00      	nop
 8001bac:	3724      	adds	r7, #36	@ 0x24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40013800 	.word	0x40013800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40020800 	.word	0x40020800
 8001bcc:	40020c00 	.word	0x40020c00
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40013c00 	.word	0x40013c00

08001bd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
 8001be4:	4613      	mov	r3, r2
 8001be6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001be8:	787b      	ldrb	r3, [r7, #1]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bf4:	e003      	b.n	8001bfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bf6:	887b      	ldrh	r3, [r7, #2]
 8001bf8:	041a      	lsls	r2, r3, #16
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	619a      	str	r2, [r3, #24]
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e267      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d075      	beq.n	8001d16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c2a:	4b88      	ldr	r3, [pc, #544]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d00c      	beq.n	8001c50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c36:	4b85      	ldr	r3, [pc, #532]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d112      	bne.n	8001c68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c42:	4b82      	ldr	r3, [pc, #520]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c4e:	d10b      	bne.n	8001c68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c50:	4b7e      	ldr	r3, [pc, #504]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d05b      	beq.n	8001d14 <HAL_RCC_OscConfig+0x108>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d157      	bne.n	8001d14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e242      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c70:	d106      	bne.n	8001c80 <HAL_RCC_OscConfig+0x74>
 8001c72:	4b76      	ldr	r3, [pc, #472]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a75      	ldr	r2, [pc, #468]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c7c:	6013      	str	r3, [r2, #0]
 8001c7e:	e01d      	b.n	8001cbc <HAL_RCC_OscConfig+0xb0>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c88:	d10c      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x98>
 8001c8a:	4b70      	ldr	r3, [pc, #448]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a6f      	ldr	r2, [pc, #444]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	4b6d      	ldr	r3, [pc, #436]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a6c      	ldr	r2, [pc, #432]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	e00b      	b.n	8001cbc <HAL_RCC_OscConfig+0xb0>
 8001ca4:	4b69      	ldr	r3, [pc, #420]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a68      	ldr	r2, [pc, #416]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001caa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cae:	6013      	str	r3, [r2, #0]
 8001cb0:	4b66      	ldr	r3, [pc, #408]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a65      	ldr	r2, [pc, #404]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d013      	beq.n	8001cec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fcee 	bl	80016a4 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ccc:	f7ff fcea 	bl	80016a4 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b64      	cmp	r3, #100	@ 0x64
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e207      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cde:	4b5b      	ldr	r3, [pc, #364]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0f0      	beq.n	8001ccc <HAL_RCC_OscConfig+0xc0>
 8001cea:	e014      	b.n	8001d16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fcda 	bl	80016a4 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fcd6 	bl	80016a4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	@ 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e1f3      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d06:	4b51      	ldr	r3, [pc, #324]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0xe8>
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d063      	beq.n	8001dea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d22:	4b4a      	ldr	r3, [pc, #296]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 030c 	and.w	r3, r3, #12
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00b      	beq.n	8001d46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d2e:	4b47      	ldr	r3, [pc, #284]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d11c      	bne.n	8001d74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d3a:	4b44      	ldr	r3, [pc, #272]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d116      	bne.n	8001d74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d46:	4b41      	ldr	r3, [pc, #260]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <HAL_RCC_OscConfig+0x152>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d001      	beq.n	8001d5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e1c7      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	4937      	ldr	r1, [pc, #220]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d72:	e03a      	b.n	8001dea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d020      	beq.n	8001dbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d7c:	4b34      	ldr	r3, [pc, #208]	@ (8001e50 <HAL_RCC_OscConfig+0x244>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d82:	f7ff fc8f 	bl	80016a4 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d8a:	f7ff fc8b 	bl	80016a4 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e1a8      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da8:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4925      	ldr	r1, [pc, #148]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	600b      	str	r3, [r1, #0]
 8001dbc:	e015      	b.n	8001dea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dbe:	4b24      	ldr	r3, [pc, #144]	@ (8001e50 <HAL_RCC_OscConfig+0x244>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fc6e 	bl	80016a4 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dcc:	f7ff fc6a 	bl	80016a4 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e187      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dde:	4b1b      	ldr	r3, [pc, #108]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f0      	bne.n	8001dcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0308 	and.w	r3, r3, #8
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d036      	beq.n	8001e64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d016      	beq.n	8001e2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <HAL_RCC_OscConfig+0x248>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e04:	f7ff fc4e 	bl	80016a4 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0c:	f7ff fc4a 	bl	80016a4 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e167      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <HAL_RCC_OscConfig+0x240>)
 8001e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0f0      	beq.n	8001e0c <HAL_RCC_OscConfig+0x200>
 8001e2a:	e01b      	b.n	8001e64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e2c:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <HAL_RCC_OscConfig+0x248>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e32:	f7ff fc37 	bl	80016a4 <HAL_GetTick>
 8001e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e38:	e00e      	b.n	8001e58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e3a:	f7ff fc33 	bl	80016a4 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d907      	bls.n	8001e58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e150      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	42470000 	.word	0x42470000
 8001e54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e58:	4b88      	ldr	r3, [pc, #544]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1ea      	bne.n	8001e3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 8097 	beq.w	8001fa0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e76:	4b81      	ldr	r3, [pc, #516]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10f      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	4b7d      	ldr	r3, [pc, #500]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	4a7c      	ldr	r2, [pc, #496]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e92:	4b7a      	ldr	r3, [pc, #488]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea2:	4b77      	ldr	r3, [pc, #476]	@ (8002080 <HAL_RCC_OscConfig+0x474>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d118      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eae:	4b74      	ldr	r3, [pc, #464]	@ (8002080 <HAL_RCC_OscConfig+0x474>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a73      	ldr	r2, [pc, #460]	@ (8002080 <HAL_RCC_OscConfig+0x474>)
 8001eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eba:	f7ff fbf3 	bl	80016a4 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec2:	f7ff fbef 	bl	80016a4 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e10c      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed4:	4b6a      	ldr	r3, [pc, #424]	@ (8002080 <HAL_RCC_OscConfig+0x474>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0f0      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d106      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x2ea>
 8001ee8:	4b64      	ldr	r3, [pc, #400]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eec:	4a63      	ldr	r2, [pc, #396]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ef4:	e01c      	b.n	8001f30 <HAL_RCC_OscConfig+0x324>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b05      	cmp	r3, #5
 8001efc:	d10c      	bne.n	8001f18 <HAL_RCC_OscConfig+0x30c>
 8001efe:	4b5f      	ldr	r3, [pc, #380]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f02:	4a5e      	ldr	r2, [pc, #376]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f04:	f043 0304 	orr.w	r3, r3, #4
 8001f08:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f0a:	4b5c      	ldr	r3, [pc, #368]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f0e:	4a5b      	ldr	r2, [pc, #364]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f16:	e00b      	b.n	8001f30 <HAL_RCC_OscConfig+0x324>
 8001f18:	4b58      	ldr	r3, [pc, #352]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f1c:	4a57      	ldr	r2, [pc, #348]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f1e:	f023 0301 	bic.w	r3, r3, #1
 8001f22:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f24:	4b55      	ldr	r3, [pc, #340]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f28:	4a54      	ldr	r2, [pc, #336]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f2a:	f023 0304 	bic.w	r3, r3, #4
 8001f2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d015      	beq.n	8001f64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f38:	f7ff fbb4 	bl	80016a4 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f3e:	e00a      	b.n	8001f56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f40:	f7ff fbb0 	bl	80016a4 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e0cb      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f56:	4b49      	ldr	r3, [pc, #292]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0ee      	beq.n	8001f40 <HAL_RCC_OscConfig+0x334>
 8001f62:	e014      	b.n	8001f8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f64:	f7ff fb9e 	bl	80016a4 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f6a:	e00a      	b.n	8001f82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6c:	f7ff fb9a 	bl	80016a4 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e0b5      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f82:	4b3e      	ldr	r3, [pc, #248]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1ee      	bne.n	8001f6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f8e:	7dfb      	ldrb	r3, [r7, #23]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d105      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	4a38      	ldr	r2, [pc, #224]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 80a1 	beq.w	80020ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001faa:	4b34      	ldr	r3, [pc, #208]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d05c      	beq.n	8002070 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d141      	bne.n	8002042 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fbe:	4b31      	ldr	r3, [pc, #196]	@ (8002084 <HAL_RCC_OscConfig+0x478>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fb6e 	bl	80016a4 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fcc:	f7ff fb6a 	bl	80016a4 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e087      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fde:	4b27      	ldr	r3, [pc, #156]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69da      	ldr	r2, [r3, #28]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff8:	019b      	lsls	r3, r3, #6
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	3b01      	subs	r3, #1
 8002004:	041b      	lsls	r3, r3, #16
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200c:	061b      	lsls	r3, r3, #24
 800200e:	491b      	ldr	r1, [pc, #108]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8002010:	4313      	orrs	r3, r2
 8002012:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002014:	4b1b      	ldr	r3, [pc, #108]	@ (8002084 <HAL_RCC_OscConfig+0x478>)
 8002016:	2201      	movs	r2, #1
 8002018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201a:	f7ff fb43 	bl	80016a4 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002022:	f7ff fb3f 	bl	80016a4 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e05c      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002034:	4b11      	ldr	r3, [pc, #68]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x416>
 8002040:	e054      	b.n	80020ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <HAL_RCC_OscConfig+0x478>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002048:	f7ff fb2c 	bl	80016a4 <HAL_GetTick>
 800204c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204e:	e008      	b.n	8002062 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002050:	f7ff fb28 	bl	80016a4 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b02      	cmp	r3, #2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e045      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_RCC_OscConfig+0x470>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1f0      	bne.n	8002050 <HAL_RCC_OscConfig+0x444>
 800206e:	e03d      	b.n	80020ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d107      	bne.n	8002088 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e038      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
 800207c:	40023800 	.word	0x40023800
 8002080:	40007000 	.word	0x40007000
 8002084:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002088:	4b1b      	ldr	r3, [pc, #108]	@ (80020f8 <HAL_RCC_OscConfig+0x4ec>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d028      	beq.n	80020e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d121      	bne.n	80020e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d11a      	bne.n	80020e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80020b8:	4013      	ands	r3, r2
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80020be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d111      	bne.n	80020e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ce:	085b      	lsrs	r3, r3, #1
 80020d0:	3b01      	subs	r3, #1
 80020d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d107      	bne.n	80020e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d001      	beq.n	80020ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40023800 	.word	0x40023800

080020fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e0cc      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002110:	4b68      	ldr	r3, [pc, #416]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d90c      	bls.n	8002138 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b65      	ldr	r3, [pc, #404]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002126:	4b63      	ldr	r3, [pc, #396]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0b8      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d020      	beq.n	8002186 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	d005      	beq.n	800215c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002150:	4b59      	ldr	r3, [pc, #356]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a58      	ldr	r2, [pc, #352]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002156:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800215a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d005      	beq.n	8002174 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002168:	4b53      	ldr	r3, [pc, #332]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	4a52      	ldr	r2, [pc, #328]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800216e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002172:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002174:	4b50      	ldr	r3, [pc, #320]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	494d      	ldr	r1, [pc, #308]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002182:	4313      	orrs	r3, r2
 8002184:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d044      	beq.n	800221c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d107      	bne.n	80021aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800219a:	4b47      	ldr	r3, [pc, #284]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d119      	bne.n	80021da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e07f      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d003      	beq.n	80021ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d107      	bne.n	80021ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ba:	4b3f      	ldr	r3, [pc, #252]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d109      	bne.n	80021da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e06f      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ca:	4b3b      	ldr	r3, [pc, #236]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e067      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021da:	4b37      	ldr	r3, [pc, #220]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f023 0203 	bic.w	r2, r3, #3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	4934      	ldr	r1, [pc, #208]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021ec:	f7ff fa5a 	bl	80016a4 <HAL_GetTick>
 80021f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f2:	e00a      	b.n	800220a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f4:	f7ff fa56 	bl	80016a4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002202:	4293      	cmp	r3, r2
 8002204:	d901      	bls.n	800220a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e04f      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220a:	4b2b      	ldr	r3, [pc, #172]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 020c 	and.w	r2, r3, #12
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	429a      	cmp	r2, r3
 800221a:	d1eb      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800221c:	4b25      	ldr	r3, [pc, #148]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d20c      	bcs.n	8002244 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4b22      	ldr	r3, [pc, #136]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	b2d2      	uxtb	r2, r2
 8002230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002232:	4b20      	ldr	r3, [pc, #128]	@ (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e032      	b.n	80022aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b00      	cmp	r3, #0
 800224e:	d008      	beq.n	8002262 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002250:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	4916      	ldr	r1, [pc, #88]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	4313      	orrs	r3, r2
 8002260:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0308 	and.w	r3, r3, #8
 800226a:	2b00      	cmp	r3, #0
 800226c:	d009      	beq.n	8002282 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800226e:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	490e      	ldr	r1, [pc, #56]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800227e:	4313      	orrs	r3, r2
 8002280:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002282:	f000 f821 	bl	80022c8 <HAL_RCC_GetSysClockFreq>
 8002286:	4602      	mov	r2, r0
 8002288:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	490a      	ldr	r1, [pc, #40]	@ (80022bc <HAL_RCC_ClockConfig+0x1c0>)
 8002294:	5ccb      	ldrb	r3, [r1, r3]
 8002296:	fa22 f303 	lsr.w	r3, r2, r3
 800229a:	4a09      	ldr	r2, [pc, #36]	@ (80022c0 <HAL_RCC_ClockConfig+0x1c4>)
 800229c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800229e:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_RCC_ClockConfig+0x1c8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff f9ba 	bl	800161c <HAL_InitTick>

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40023c00 	.word	0x40023c00
 80022b8:	40023800 	.word	0x40023800
 80022bc:	080030c0 	.word	0x080030c0
 80022c0:	20000000 	.word	0x20000000
 80022c4:	20000004 	.word	0x20000004

080022c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022cc:	b094      	sub	sp, #80	@ 0x50
 80022ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022e0:	4b79      	ldr	r3, [pc, #484]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 030c 	and.w	r3, r3, #12
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d00d      	beq.n	8002308 <HAL_RCC_GetSysClockFreq+0x40>
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	f200 80e1 	bhi.w	80024b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d002      	beq.n	80022fc <HAL_RCC_GetSysClockFreq+0x34>
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d003      	beq.n	8002302 <HAL_RCC_GetSysClockFreq+0x3a>
 80022fa:	e0db      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022fc:	4b73      	ldr	r3, [pc, #460]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x204>)
 80022fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002300:	e0db      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002302:	4b73      	ldr	r3, [pc, #460]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002304:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002306:	e0d8      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002308:	4b6f      	ldr	r3, [pc, #444]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002310:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002312:	4b6d      	ldr	r3, [pc, #436]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d063      	beq.n	80023e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800231e:	4b6a      	ldr	r3, [pc, #424]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	099b      	lsrs	r3, r3, #6
 8002324:	2200      	movs	r2, #0
 8002326:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002328:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800232a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800232c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002330:	633b      	str	r3, [r7, #48]	@ 0x30
 8002332:	2300      	movs	r3, #0
 8002334:	637b      	str	r3, [r7, #52]	@ 0x34
 8002336:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800233a:	4622      	mov	r2, r4
 800233c:	462b      	mov	r3, r5
 800233e:	f04f 0000 	mov.w	r0, #0
 8002342:	f04f 0100 	mov.w	r1, #0
 8002346:	0159      	lsls	r1, r3, #5
 8002348:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800234c:	0150      	lsls	r0, r2, #5
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4621      	mov	r1, r4
 8002354:	1a51      	subs	r1, r2, r1
 8002356:	6139      	str	r1, [r7, #16]
 8002358:	4629      	mov	r1, r5
 800235a:	eb63 0301 	sbc.w	r3, r3, r1
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	f04f 0300 	mov.w	r3, #0
 8002368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800236c:	4659      	mov	r1, fp
 800236e:	018b      	lsls	r3, r1, #6
 8002370:	4651      	mov	r1, sl
 8002372:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002376:	4651      	mov	r1, sl
 8002378:	018a      	lsls	r2, r1, #6
 800237a:	4651      	mov	r1, sl
 800237c:	ebb2 0801 	subs.w	r8, r2, r1
 8002380:	4659      	mov	r1, fp
 8002382:	eb63 0901 	sbc.w	r9, r3, r1
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	f04f 0300 	mov.w	r3, #0
 800238e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002392:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002396:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800239a:	4690      	mov	r8, r2
 800239c:	4699      	mov	r9, r3
 800239e:	4623      	mov	r3, r4
 80023a0:	eb18 0303 	adds.w	r3, r8, r3
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	462b      	mov	r3, r5
 80023a8:	eb49 0303 	adc.w	r3, r9, r3
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	f04f 0300 	mov.w	r3, #0
 80023b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023ba:	4629      	mov	r1, r5
 80023bc:	024b      	lsls	r3, r1, #9
 80023be:	4621      	mov	r1, r4
 80023c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023c4:	4621      	mov	r1, r4
 80023c6:	024a      	lsls	r2, r1, #9
 80023c8:	4610      	mov	r0, r2
 80023ca:	4619      	mov	r1, r3
 80023cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ce:	2200      	movs	r2, #0
 80023d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023d8:	f7fd fefc 	bl	80001d4 <__aeabi_uldivmod>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4613      	mov	r3, r2
 80023e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023e4:	e058      	b.n	8002498 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e6:	4b38      	ldr	r3, [pc, #224]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	099b      	lsrs	r3, r3, #6
 80023ec:	2200      	movs	r2, #0
 80023ee:	4618      	mov	r0, r3
 80023f0:	4611      	mov	r1, r2
 80023f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023f6:	623b      	str	r3, [r7, #32]
 80023f8:	2300      	movs	r3, #0
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80023fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002400:	4642      	mov	r2, r8
 8002402:	464b      	mov	r3, r9
 8002404:	f04f 0000 	mov.w	r0, #0
 8002408:	f04f 0100 	mov.w	r1, #0
 800240c:	0159      	lsls	r1, r3, #5
 800240e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002412:	0150      	lsls	r0, r2, #5
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4641      	mov	r1, r8
 800241a:	ebb2 0a01 	subs.w	sl, r2, r1
 800241e:	4649      	mov	r1, r9
 8002420:	eb63 0b01 	sbc.w	fp, r3, r1
 8002424:	f04f 0200 	mov.w	r2, #0
 8002428:	f04f 0300 	mov.w	r3, #0
 800242c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002430:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002434:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002438:	ebb2 040a 	subs.w	r4, r2, sl
 800243c:	eb63 050b 	sbc.w	r5, r3, fp
 8002440:	f04f 0200 	mov.w	r2, #0
 8002444:	f04f 0300 	mov.w	r3, #0
 8002448:	00eb      	lsls	r3, r5, #3
 800244a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800244e:	00e2      	lsls	r2, r4, #3
 8002450:	4614      	mov	r4, r2
 8002452:	461d      	mov	r5, r3
 8002454:	4643      	mov	r3, r8
 8002456:	18e3      	adds	r3, r4, r3
 8002458:	603b      	str	r3, [r7, #0]
 800245a:	464b      	mov	r3, r9
 800245c:	eb45 0303 	adc.w	r3, r5, r3
 8002460:	607b      	str	r3, [r7, #4]
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	f04f 0300 	mov.w	r3, #0
 800246a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800246e:	4629      	mov	r1, r5
 8002470:	028b      	lsls	r3, r1, #10
 8002472:	4621      	mov	r1, r4
 8002474:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002478:	4621      	mov	r1, r4
 800247a:	028a      	lsls	r2, r1, #10
 800247c:	4610      	mov	r0, r2
 800247e:	4619      	mov	r1, r3
 8002480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002482:	2200      	movs	r2, #0
 8002484:	61bb      	str	r3, [r7, #24]
 8002486:	61fa      	str	r2, [r7, #28]
 8002488:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800248c:	f7fd fea2 	bl	80001d4 <__aeabi_uldivmod>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4613      	mov	r3, r2
 8002496:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002498:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	0c1b      	lsrs	r3, r3, #16
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	3301      	adds	r3, #1
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80024a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024b2:	e002      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x204>)
 80024b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3750      	adds	r7, #80	@ 0x50
 80024c0:	46bd      	mov	sp, r7
 80024c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800
 80024cc:	00f42400 	.word	0x00f42400
 80024d0:	007a1200 	.word	0x007a1200

080024d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d8:	4b03      	ldr	r3, [pc, #12]	@ (80024e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000000 	.word	0x20000000

080024ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024f0:	f7ff fff0 	bl	80024d4 <HAL_RCC_GetHCLKFreq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4b05      	ldr	r3, [pc, #20]	@ (800250c <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	0a9b      	lsrs	r3, r3, #10
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	4903      	ldr	r1, [pc, #12]	@ (8002510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002502:	5ccb      	ldrb	r3, [r1, r3]
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	080030d0 	.word	0x080030d0

08002514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002518:	f7ff ffdc 	bl	80024d4 <HAL_RCC_GetHCLKFreq>
 800251c:	4602      	mov	r2, r0
 800251e:	4b05      	ldr	r3, [pc, #20]	@ (8002534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	0b5b      	lsrs	r3, r3, #13
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	4903      	ldr	r1, [pc, #12]	@ (8002538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800252a:	5ccb      	ldrb	r3, [r1, r3]
 800252c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002530:	4618      	mov	r0, r3
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40023800 	.word	0x40023800
 8002538:	080030d0 	.word	0x080030d0

0800253c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e07b      	b.n	8002646 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	2b00      	cmp	r3, #0
 8002554:	d108      	bne.n	8002568 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800255e:	d009      	beq.n	8002574 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	61da      	str	r2, [r3, #28]
 8002566:	e005      	b.n	8002574 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d106      	bne.n	8002594 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7fe f94c 	bl	800082c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2202      	movs	r2, #2
 8002598:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80025bc:	431a      	orrs	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f8:	ea42 0103 	orr.w	r1, r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	0c1b      	lsrs	r3, r3, #16
 8002612:	f003 0104 	and.w	r1, r3, #4
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261a:	f003 0210 	and.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	69da      	ldr	r2, [r3, #28]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002634:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b088      	sub	sp, #32
 8002652:	af00      	add	r7, sp, #0
 8002654:	60f8      	str	r0, [r7, #12]
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	603b      	str	r3, [r7, #0]
 800265a:	4613      	mov	r3, r2
 800265c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800265e:	f7ff f821 	bl	80016a4 <HAL_GetTick>
 8002662:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002664:	88fb      	ldrh	r3, [r7, #6]
 8002666:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b01      	cmp	r3, #1
 8002672:	d001      	beq.n	8002678 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002674:	2302      	movs	r3, #2
 8002676:	e12a      	b.n	80028ce <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_SPI_Transmit+0x36>
 800267e:	88fb      	ldrh	r3, [r7, #6]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e122      	b.n	80028ce <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <HAL_SPI_Transmit+0x48>
 8002692:	2302      	movs	r3, #2
 8002694:	e11b      	b.n	80028ce <HAL_SPI_Transmit+0x280>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2201      	movs	r2, #1
 800269a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2203      	movs	r2, #3
 80026a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	88fa      	ldrh	r2, [r7, #6]
 80026b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	88fa      	ldrh	r2, [r7, #6]
 80026bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026e4:	d10f      	bne.n	8002706 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002704:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002710:	2b40      	cmp	r3, #64	@ 0x40
 8002712:	d007      	beq.n	8002724 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002722:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800272c:	d152      	bne.n	80027d4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <HAL_SPI_Transmit+0xee>
 8002736:	8b7b      	ldrh	r3, [r7, #26]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d145      	bne.n	80027c8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002740:	881a      	ldrh	r2, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274c:	1c9a      	adds	r2, r3, #2
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002756:	b29b      	uxth	r3, r3
 8002758:	3b01      	subs	r3, #1
 800275a:	b29a      	uxth	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002760:	e032      	b.n	80027c8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b02      	cmp	r3, #2
 800276e:	d112      	bne.n	8002796 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002774:	881a      	ldrh	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002780:	1c9a      	adds	r2, r3, #2
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800278a:	b29b      	uxth	r3, r3
 800278c:	3b01      	subs	r3, #1
 800278e:	b29a      	uxth	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002794:	e018      	b.n	80027c8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002796:	f7fe ff85 	bl	80016a4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d803      	bhi.n	80027ae <HAL_SPI_Transmit+0x160>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ac:	d102      	bne.n	80027b4 <HAL_SPI_Transmit+0x166>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d109      	bne.n	80027c8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e082      	b.n	80028ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1c7      	bne.n	8002762 <HAL_SPI_Transmit+0x114>
 80027d2:	e053      	b.n	800287c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <HAL_SPI_Transmit+0x194>
 80027dc:	8b7b      	ldrh	r3, [r7, #26]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d147      	bne.n	8002872 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	330c      	adds	r3, #12
 80027ec:	7812      	ldrb	r2, [r2, #0]
 80027ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	1c5a      	adds	r2, r3, #1
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027fe:	b29b      	uxth	r3, r3
 8002800:	3b01      	subs	r3, #1
 8002802:	b29a      	uxth	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002808:	e033      	b.n	8002872 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b02      	cmp	r3, #2
 8002816:	d113      	bne.n	8002840 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	330c      	adds	r3, #12
 8002822:	7812      	ldrb	r2, [r2, #0]
 8002824:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	1c5a      	adds	r2, r3, #1
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002834:	b29b      	uxth	r3, r3
 8002836:	3b01      	subs	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800283e:	e018      	b.n	8002872 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002840:	f7fe ff30 	bl	80016a4 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	429a      	cmp	r2, r3
 800284e:	d803      	bhi.n	8002858 <HAL_SPI_Transmit+0x20a>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002856:	d102      	bne.n	800285e <HAL_SPI_Transmit+0x210>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e02d      	b.n	80028ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002876:	b29b      	uxth	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1c6      	bne.n	800280a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800287c:	69fa      	ldr	r2, [r7, #28]
 800287e:	6839      	ldr	r1, [r7, #0]
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 f8b1 	bl	80029e8 <SPI_EndRxTxTransaction>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2220      	movs	r2, #32
 8002890:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10a      	bne.n	80028b0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800289a:	2300      	movs	r3, #0
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e000      	b.n	80028ce <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80028cc:	2300      	movs	r3, #0
  }
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b088      	sub	sp, #32
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	4613      	mov	r3, r2
 80028e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028e8:	f7fe fedc 	bl	80016a4 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f0:	1a9b      	subs	r3, r3, r2
 80028f2:	683a      	ldr	r2, [r7, #0]
 80028f4:	4413      	add	r3, r2
 80028f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80028f8:	f7fe fed4 	bl	80016a4 <HAL_GetTick>
 80028fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80028fe:	4b39      	ldr	r3, [pc, #228]	@ (80029e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	015b      	lsls	r3, r3, #5
 8002904:	0d1b      	lsrs	r3, r3, #20
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	fb02 f303 	mul.w	r3, r2, r3
 800290c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800290e:	e055      	b.n	80029bc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002916:	d051      	beq.n	80029bc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002918:	f7fe fec4 	bl	80016a4 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	429a      	cmp	r2, r3
 8002926:	d902      	bls.n	800292e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d13d      	bne.n	80029aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800293c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002946:	d111      	bne.n	800296c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002950:	d004      	beq.n	800295c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800295a:	d107      	bne.n	800296c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800296a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002974:	d10f      	bne.n	8002996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e018      	b.n	80029dc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d102      	bne.n	80029b6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
 80029b4:	e002      	b.n	80029bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	3b01      	subs	r3, #1
 80029ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4013      	ands	r3, r2
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	461a      	mov	r2, r3
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d19a      	bne.n	8002910 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3720      	adds	r7, #32
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20000000 	.word	0x20000000

080029e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af02      	add	r7, sp, #8
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2201      	movs	r2, #1
 80029fc:	2102      	movs	r1, #2
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f7ff ff6a 	bl	80028d8 <SPI_WaitFlagStateUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d007      	beq.n	8002a1a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0e:	f043 0220 	orr.w	r2, r3, #32
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e032      	b.n	8002a80 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002a88 <SPI_EndRxTxTransaction+0xa0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8002a8c <SPI_EndRxTxTransaction+0xa4>)
 8002a20:	fba2 2303 	umull	r2, r3, r2, r3
 8002a24:	0d5b      	lsrs	r3, r3, #21
 8002a26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a2a:	fb02 f303 	mul.w	r3, r2, r3
 8002a2e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a38:	d112      	bne.n	8002a60 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2200      	movs	r2, #0
 8002a42:	2180      	movs	r1, #128	@ 0x80
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f7ff ff47 	bl	80028d8 <SPI_WaitFlagStateUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d016      	beq.n	8002a7e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a54:	f043 0220 	orr.w	r2, r3, #32
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e00f      	b.n	8002a80 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00a      	beq.n	8002a7c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a76:	2b80      	cmp	r3, #128	@ 0x80
 8002a78:	d0f2      	beq.n	8002a60 <SPI_EndRxTxTransaction+0x78>
 8002a7a:	e000      	b.n	8002a7e <SPI_EndRxTxTransaction+0x96>
        break;
 8002a7c:	bf00      	nop
  }

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20000000 	.word	0x20000000
 8002a8c:	165e9f81 	.word	0x165e9f81

08002a90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e042      	b.n	8002b28 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fa0a 	bl	8000ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2224      	movs	r2, #36	@ 0x24
 8002ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ad2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f82b 	bl	8002b30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ae8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	695a      	ldr	r2, [r3, #20]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002af8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	68da      	ldr	r2, [r3, #12]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b34:	b0c0      	sub	sp, #256	@ 0x100
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b4c:	68d9      	ldr	r1, [r3, #12]
 8002b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	ea40 0301 	orr.w	r3, r0, r1
 8002b58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	431a      	orrs	r2, r3
 8002b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002b88:	f021 010c 	bic.w	r1, r1, #12
 8002b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b96:	430b      	orrs	r3, r1
 8002b98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002baa:	6999      	ldr	r1, [r3, #24]
 8002bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	ea40 0301 	orr.w	r3, r0, r1
 8002bb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b8f      	ldr	r3, [pc, #572]	@ (8002dfc <UART_SetConfig+0x2cc>)
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d005      	beq.n	8002bd0 <UART_SetConfig+0xa0>
 8002bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	4b8d      	ldr	r3, [pc, #564]	@ (8002e00 <UART_SetConfig+0x2d0>)
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d104      	bne.n	8002bda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bd0:	f7ff fca0 	bl	8002514 <HAL_RCC_GetPCLK2Freq>
 8002bd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002bd8:	e003      	b.n	8002be2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bda:	f7ff fc87 	bl	80024ec <HAL_RCC_GetPCLK1Freq>
 8002bde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bec:	f040 810c 	bne.w	8002e08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002bfa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002bfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c02:	4622      	mov	r2, r4
 8002c04:	462b      	mov	r3, r5
 8002c06:	1891      	adds	r1, r2, r2
 8002c08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c0a:	415b      	adcs	r3, r3
 8002c0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c12:	4621      	mov	r1, r4
 8002c14:	eb12 0801 	adds.w	r8, r2, r1
 8002c18:	4629      	mov	r1, r5
 8002c1a:	eb43 0901 	adc.w	r9, r3, r1
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	f04f 0300 	mov.w	r3, #0
 8002c26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c32:	4690      	mov	r8, r2
 8002c34:	4699      	mov	r9, r3
 8002c36:	4623      	mov	r3, r4
 8002c38:	eb18 0303 	adds.w	r3, r8, r3
 8002c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c40:	462b      	mov	r3, r5
 8002c42:	eb49 0303 	adc.w	r3, r9, r3
 8002c46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002c5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c5e:	460b      	mov	r3, r1
 8002c60:	18db      	adds	r3, r3, r3
 8002c62:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c64:	4613      	mov	r3, r2
 8002c66:	eb42 0303 	adc.w	r3, r2, r3
 8002c6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002c74:	f7fd faae 	bl	80001d4 <__aeabi_uldivmod>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	4b61      	ldr	r3, [pc, #388]	@ (8002e04 <UART_SetConfig+0x2d4>)
 8002c7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	011c      	lsls	r4, r3, #4
 8002c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c98:	4642      	mov	r2, r8
 8002c9a:	464b      	mov	r3, r9
 8002c9c:	1891      	adds	r1, r2, r2
 8002c9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002ca0:	415b      	adcs	r3, r3
 8002ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ca4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002ca8:	4641      	mov	r1, r8
 8002caa:	eb12 0a01 	adds.w	sl, r2, r1
 8002cae:	4649      	mov	r1, r9
 8002cb0:	eb43 0b01 	adc.w	fp, r3, r1
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	f04f 0300 	mov.w	r3, #0
 8002cbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002cc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002cc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cc8:	4692      	mov	sl, r2
 8002cca:	469b      	mov	fp, r3
 8002ccc:	4643      	mov	r3, r8
 8002cce:	eb1a 0303 	adds.w	r3, sl, r3
 8002cd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cd6:	464b      	mov	r3, r9
 8002cd8:	eb4b 0303 	adc.w	r3, fp, r3
 8002cdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002cec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002cf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	18db      	adds	r3, r3, r3
 8002cf8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	eb42 0303 	adc.w	r3, r2, r3
 8002d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d0a:	f7fd fa63 	bl	80001d4 <__aeabi_uldivmod>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4611      	mov	r1, r2
 8002d14:	4b3b      	ldr	r3, [pc, #236]	@ (8002e04 <UART_SetConfig+0x2d4>)
 8002d16:	fba3 2301 	umull	r2, r3, r3, r1
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2264      	movs	r2, #100	@ 0x64
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	1acb      	subs	r3, r1, r3
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d2a:	4b36      	ldr	r3, [pc, #216]	@ (8002e04 <UART_SetConfig+0x2d4>)
 8002d2c:	fba3 2302 	umull	r2, r3, r3, r2
 8002d30:	095b      	lsrs	r3, r3, #5
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002d38:	441c      	add	r4, r3
 8002d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002d44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002d48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002d4c:	4642      	mov	r2, r8
 8002d4e:	464b      	mov	r3, r9
 8002d50:	1891      	adds	r1, r2, r2
 8002d52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d54:	415b      	adcs	r3, r3
 8002d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d5c:	4641      	mov	r1, r8
 8002d5e:	1851      	adds	r1, r2, r1
 8002d60:	6339      	str	r1, [r7, #48]	@ 0x30
 8002d62:	4649      	mov	r1, r9
 8002d64:	414b      	adcs	r3, r1
 8002d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002d74:	4659      	mov	r1, fp
 8002d76:	00cb      	lsls	r3, r1, #3
 8002d78:	4651      	mov	r1, sl
 8002d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d7e:	4651      	mov	r1, sl
 8002d80:	00ca      	lsls	r2, r1, #3
 8002d82:	4610      	mov	r0, r2
 8002d84:	4619      	mov	r1, r3
 8002d86:	4603      	mov	r3, r0
 8002d88:	4642      	mov	r2, r8
 8002d8a:	189b      	adds	r3, r3, r2
 8002d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d90:	464b      	mov	r3, r9
 8002d92:	460a      	mov	r2, r1
 8002d94:	eb42 0303 	adc.w	r3, r2, r3
 8002d98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002da8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002dac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002db0:	460b      	mov	r3, r1
 8002db2:	18db      	adds	r3, r3, r3
 8002db4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002db6:	4613      	mov	r3, r2
 8002db8:	eb42 0303 	adc.w	r3, r2, r3
 8002dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002dc6:	f7fd fa05 	bl	80001d4 <__aeabi_uldivmod>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	460b      	mov	r3, r1
 8002dce:	4b0d      	ldr	r3, [pc, #52]	@ (8002e04 <UART_SetConfig+0x2d4>)
 8002dd0:	fba3 1302 	umull	r1, r3, r3, r2
 8002dd4:	095b      	lsrs	r3, r3, #5
 8002dd6:	2164      	movs	r1, #100	@ 0x64
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	3332      	adds	r3, #50	@ 0x32
 8002de2:	4a08      	ldr	r2, [pc, #32]	@ (8002e04 <UART_SetConfig+0x2d4>)
 8002de4:	fba2 2303 	umull	r2, r3, r2, r3
 8002de8:	095b      	lsrs	r3, r3, #5
 8002dea:	f003 0207 	and.w	r2, r3, #7
 8002dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4422      	add	r2, r4
 8002df6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002df8:	e106      	b.n	8003008 <UART_SetConfig+0x4d8>
 8002dfa:	bf00      	nop
 8002dfc:	40011000 	.word	0x40011000
 8002e00:	40011400 	.word	0x40011400
 8002e04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002e1a:	4642      	mov	r2, r8
 8002e1c:	464b      	mov	r3, r9
 8002e1e:	1891      	adds	r1, r2, r2
 8002e20:	6239      	str	r1, [r7, #32]
 8002e22:	415b      	adcs	r3, r3
 8002e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e2a:	4641      	mov	r1, r8
 8002e2c:	1854      	adds	r4, r2, r1
 8002e2e:	4649      	mov	r1, r9
 8002e30:	eb43 0501 	adc.w	r5, r3, r1
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	f04f 0300 	mov.w	r3, #0
 8002e3c:	00eb      	lsls	r3, r5, #3
 8002e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e42:	00e2      	lsls	r2, r4, #3
 8002e44:	4614      	mov	r4, r2
 8002e46:	461d      	mov	r5, r3
 8002e48:	4643      	mov	r3, r8
 8002e4a:	18e3      	adds	r3, r4, r3
 8002e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e50:	464b      	mov	r3, r9
 8002e52:	eb45 0303 	adc.w	r3, r5, r3
 8002e56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e76:	4629      	mov	r1, r5
 8002e78:	008b      	lsls	r3, r1, #2
 8002e7a:	4621      	mov	r1, r4
 8002e7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e80:	4621      	mov	r1, r4
 8002e82:	008a      	lsls	r2, r1, #2
 8002e84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002e88:	f7fd f9a4 	bl	80001d4 <__aeabi_uldivmod>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4b60      	ldr	r3, [pc, #384]	@ (8003014 <UART_SetConfig+0x4e4>)
 8002e92:	fba3 2302 	umull	r2, r3, r3, r2
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	011c      	lsls	r4, r3, #4
 8002e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ea4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ea8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002eac:	4642      	mov	r2, r8
 8002eae:	464b      	mov	r3, r9
 8002eb0:	1891      	adds	r1, r2, r2
 8002eb2:	61b9      	str	r1, [r7, #24]
 8002eb4:	415b      	adcs	r3, r3
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ebc:	4641      	mov	r1, r8
 8002ebe:	1851      	adds	r1, r2, r1
 8002ec0:	6139      	str	r1, [r7, #16]
 8002ec2:	4649      	mov	r1, r9
 8002ec4:	414b      	adcs	r3, r1
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ed4:	4659      	mov	r1, fp
 8002ed6:	00cb      	lsls	r3, r1, #3
 8002ed8:	4651      	mov	r1, sl
 8002eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ede:	4651      	mov	r1, sl
 8002ee0:	00ca      	lsls	r2, r1, #3
 8002ee2:	4610      	mov	r0, r2
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	4642      	mov	r2, r8
 8002eea:	189b      	adds	r3, r3, r2
 8002eec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ef0:	464b      	mov	r3, r9
 8002ef2:	460a      	mov	r2, r1
 8002ef4:	eb42 0303 	adc.w	r3, r2, r3
 8002ef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f14:	4649      	mov	r1, r9
 8002f16:	008b      	lsls	r3, r1, #2
 8002f18:	4641      	mov	r1, r8
 8002f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f1e:	4641      	mov	r1, r8
 8002f20:	008a      	lsls	r2, r1, #2
 8002f22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f26:	f7fd f955 	bl	80001d4 <__aeabi_uldivmod>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4b38      	ldr	r3, [pc, #224]	@ (8003014 <UART_SetConfig+0x4e4>)
 8002f32:	fba3 2301 	umull	r2, r3, r3, r1
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	2264      	movs	r2, #100	@ 0x64
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	1acb      	subs	r3, r1, r3
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	3332      	adds	r3, #50	@ 0x32
 8002f44:	4a33      	ldr	r2, [pc, #204]	@ (8003014 <UART_SetConfig+0x4e4>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f50:	441c      	add	r4, r3
 8002f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f56:	2200      	movs	r2, #0
 8002f58:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002f60:	4642      	mov	r2, r8
 8002f62:	464b      	mov	r3, r9
 8002f64:	1891      	adds	r1, r2, r2
 8002f66:	60b9      	str	r1, [r7, #8]
 8002f68:	415b      	adcs	r3, r3
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f70:	4641      	mov	r1, r8
 8002f72:	1851      	adds	r1, r2, r1
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	4649      	mov	r1, r9
 8002f78:	414b      	adcs	r3, r1
 8002f7a:	607b      	str	r3, [r7, #4]
 8002f7c:	f04f 0200 	mov.w	r2, #0
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f88:	4659      	mov	r1, fp
 8002f8a:	00cb      	lsls	r3, r1, #3
 8002f8c:	4651      	mov	r1, sl
 8002f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f92:	4651      	mov	r1, sl
 8002f94:	00ca      	lsls	r2, r1, #3
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	4642      	mov	r2, r8
 8002f9e:	189b      	adds	r3, r3, r2
 8002fa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fa2:	464b      	mov	r3, r9
 8002fa4:	460a      	mov	r2, r1
 8002fa6:	eb42 0303 	adc.w	r3, r2, r3
 8002faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8002fb8:	f04f 0200 	mov.w	r2, #0
 8002fbc:	f04f 0300 	mov.w	r3, #0
 8002fc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002fc4:	4649      	mov	r1, r9
 8002fc6:	008b      	lsls	r3, r1, #2
 8002fc8:	4641      	mov	r1, r8
 8002fca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fce:	4641      	mov	r1, r8
 8002fd0:	008a      	lsls	r2, r1, #2
 8002fd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002fd6:	f7fd f8fd 	bl	80001d4 <__aeabi_uldivmod>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4b0d      	ldr	r3, [pc, #52]	@ (8003014 <UART_SetConfig+0x4e4>)
 8002fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8002fe4:	095b      	lsrs	r3, r3, #5
 8002fe6:	2164      	movs	r1, #100	@ 0x64
 8002fe8:	fb01 f303 	mul.w	r3, r1, r3
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	011b      	lsls	r3, r3, #4
 8002ff0:	3332      	adds	r3, #50	@ 0x32
 8002ff2:	4a08      	ldr	r2, [pc, #32]	@ (8003014 <UART_SetConfig+0x4e4>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	095b      	lsrs	r3, r3, #5
 8002ffa:	f003 020f 	and.w	r2, r3, #15
 8002ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4422      	add	r2, r4
 8003006:	609a      	str	r2, [r3, #8]
}
 8003008:	bf00      	nop
 800300a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800300e:	46bd      	mov	sp, r7
 8003010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003014:	51eb851f 	.word	0x51eb851f

08003018 <memset>:
 8003018:	4402      	add	r2, r0
 800301a:	4603      	mov	r3, r0
 800301c:	4293      	cmp	r3, r2
 800301e:	d100      	bne.n	8003022 <memset+0xa>
 8003020:	4770      	bx	lr
 8003022:	f803 1b01 	strb.w	r1, [r3], #1
 8003026:	e7f9      	b.n	800301c <memset+0x4>

08003028 <__libc_init_array>:
 8003028:	b570      	push	{r4, r5, r6, lr}
 800302a:	4d0d      	ldr	r5, [pc, #52]	@ (8003060 <__libc_init_array+0x38>)
 800302c:	4c0d      	ldr	r4, [pc, #52]	@ (8003064 <__libc_init_array+0x3c>)
 800302e:	1b64      	subs	r4, r4, r5
 8003030:	10a4      	asrs	r4, r4, #2
 8003032:	2600      	movs	r6, #0
 8003034:	42a6      	cmp	r6, r4
 8003036:	d109      	bne.n	800304c <__libc_init_array+0x24>
 8003038:	4d0b      	ldr	r5, [pc, #44]	@ (8003068 <__libc_init_array+0x40>)
 800303a:	4c0c      	ldr	r4, [pc, #48]	@ (800306c <__libc_init_array+0x44>)
 800303c:	f000 f818 	bl	8003070 <_init>
 8003040:	1b64      	subs	r4, r4, r5
 8003042:	10a4      	asrs	r4, r4, #2
 8003044:	2600      	movs	r6, #0
 8003046:	42a6      	cmp	r6, r4
 8003048:	d105      	bne.n	8003056 <__libc_init_array+0x2e>
 800304a:	bd70      	pop	{r4, r5, r6, pc}
 800304c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003050:	4798      	blx	r3
 8003052:	3601      	adds	r6, #1
 8003054:	e7ee      	b.n	8003034 <__libc_init_array+0xc>
 8003056:	f855 3b04 	ldr.w	r3, [r5], #4
 800305a:	4798      	blx	r3
 800305c:	3601      	adds	r6, #1
 800305e:	e7f2      	b.n	8003046 <__libc_init_array+0x1e>
 8003060:	080030e0 	.word	0x080030e0
 8003064:	080030e0 	.word	0x080030e0
 8003068:	080030e0 	.word	0x080030e0
 800306c:	080030e4 	.word	0x080030e4

08003070 <_init>:
 8003070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003072:	bf00      	nop
 8003074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003076:	bc08      	pop	{r3}
 8003078:	469e      	mov	lr, r3
 800307a:	4770      	bx	lr

0800307c <_fini>:
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307e:	bf00      	nop
 8003080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003082:	bc08      	pop	{r3}
 8003084:	469e      	mov	lr, r3
 8003086:	4770      	bx	lr
