<stg><name>integrateKernel</name>


<trans_list>

<trans id="946" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="27" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="35" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="138" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="140" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="142" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="147" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="148" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %end_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %end_r)

]]></Node>
<StgValue><ssdm name="end_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %start_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start)

]]></Node>
<StgValue><ssdm name="start_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %maxweight_read = call float @_ssdm_op_Read.s_axilite.float(float %maxweight)

]]></Node>
<StgValue><ssdm name="maxweight_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %mu_read = call float @_ssdm_op_Read.s_axilite.float(float %mu)

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:4  %K_data_read = call i512 @_ssdm_op_Read.s_axilite.i512(i512 %K_data)

]]></Node>
<StgValue><ssdm name="K_data_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:5  %invTrack_data_read = call i512 @_ssdm_op_Read.s_axilite.i512(i512 %invTrack_data)

]]></Node>
<StgValue><ssdm name="invTrack_data_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %depthSize_y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depthSize_y)

]]></Node>
<StgValue><ssdm name="depthSize_y_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %depthSize_x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depthSize_x)

]]></Node>
<StgValue><ssdm name="depthSize_x_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %depth_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %depth_offset)

]]></Node>
<StgValue><ssdm name="depth_offset_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:9  %dim_read = call i96 @_ssdm_op_Read.s_axilite.i96(i96 %dim)

]]></Node>
<StgValue><ssdm name="dim_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %vol_data_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vol_data_offset)

]]></Node>
<StgValue><ssdm name="vol_data_offset_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:11  %size_read = call i96 @_ssdm_op_Read.s_axilite.i96(i96 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %depth_offset3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %depth_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="depth_offset3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vol_data_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:30  %depth_hls = alloca [76800 x float], align 16

]]></Node>
<StgValue><ssdm name="depth_hls"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
:31  %input_data_0_x = alloca [128 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_data_0_x"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
:32  %input_data_1_x = alloca [128 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_data_1_x"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
:33  %input_data_0_y = alloca [128 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_data_0_y"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
:34  %input_data_1_y = alloca [128 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_data_1_y"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="30">
<![CDATA[
:13  %tmp_3 = zext i30 %depth_offset3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %depth_addr = getelementptr float* %depth, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="depth_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="172" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="173" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="30">
<![CDATA[
:16  %tmp_4_cast = zext i30 %tmp_10 to i33

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %depth), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vol_data), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i512 %K_data), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i512 %invTrack_data), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i96 %dim), !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i96 %size), !map !191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %depthSize_x), !map !201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32 %depthSize_y), !map !205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(float %mu), !map !209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(float %maxweight), !map !213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i32 %start), !map !217

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i32 %end_r), !map !221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @integrateKernel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str14, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(float* %depth, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i32 %depth_offset, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32* %vol_data, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str18, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32 %vol_data_offset, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 256, i32 256, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i96 %size, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i96 %dim, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i32 %depthSize_x, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32 %depthSize_y, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i512 %invTrack_data, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i512 %K_data, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(float %mu, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(float %maxweight, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32 %start, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32 %end_r, [10 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %depth_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %depth_addr, i32 76800)

]]></Node>
<StgValue><ssdm name="depth_addr_1_rd_req"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header:1  %exitcond = icmp eq i17 %indvar, -54272

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header:3  %indvar_next = add i17 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:4  %depth_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %depth_addr)

]]></Node>
<StgValue><ssdm name="depth_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_depth_hls_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="17">
<![CDATA[
burst.rd.body:3  %indvar7 = zext i17 %indvar to i64

]]></Node>
<StgValue><ssdm name="indvar7"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %depth_hls_addr = getelementptr [76800 x float]* %depth_hls, i64 0, i64 %indvar7

]]></Node>
<StgValue><ssdm name="depth_hls_addr"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
burst.rd.body:6  store float %depth_addr_read, float* %depth_hls_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="220" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:0  %tmp_8 = add nsw i32 %depthSize_x_read, -1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:2  %tmp_s = add nsw i32 %depthSize_y_read, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="222" st_id="13" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:1  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:3  %tmp_1 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:1  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:3  %tmp_1 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="226" st_id="15" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:1  %tmp_9 = sitofp i32 %tmp_8 to float

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:3  %tmp_1 = sitofp i32 %tmp_s to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:4  %tmp_2_to_int = bitcast float %mu_read to i32

]]></Node>
<StgValue><ssdm name="tmp_2_to_int"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:5  %tmp_2_neg = xor i32 %tmp_2_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_2_neg"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end:6  %tmp_2 = bitcast i32 %tmp_2_neg to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:7  %tmp_5 = icmp ugt i32 %end_read, %start_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:8  %umax = select i1 %tmp_5, i32 %end_read, i32 %start_read

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end:9  %tmp_32 = sub i32 %umax, %start_read

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
burst.rd.end:10  %tmp_33 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_32, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i40 [ 0, %burst.rd.end ], [ %indvar_flatten_next, %burst.wr.end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %z = phi i32 [ %start_read, %burst.rd.end ], [ %tmp_5_mid2_v_v, %burst.wr.end ]

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:2  %y = phi i9 [ 0, %burst.rd.end ], [ %y_1, %burst.wr.end ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i40 %indvar_flatten, %tmp_33

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i40 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %11, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:0  %tmp_34 = icmp eq i9 %y, -256

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.preheader:1  %y_mid2 = select i1 %tmp_34, i9 0, i9 %y

]]></Node>
<StgValue><ssdm name="y_mid2"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %z_s = add i32 1, %z

]]></Node>
<StgValue><ssdm name="z_s"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_5_mid2_v_v = select i1 %tmp_34, i32 %z_s, i32 %z

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v_v"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %size_y_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %size_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="size_y_load_new"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp_7 = mul i32 %tmp_5_mid2_v_v, %size_y_load_new

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:6  %y_cast = zext i9 %y_mid2 to i32

]]></Node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="96">
<![CDATA[
.preheader.preheader:7  %tmp_45 = trunc i96 %size_read to i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp = add i32 %tmp_7, %y_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %T_idx = mul i32 %tmp, %tmp_45

]]></Node>
<StgValue><ssdm name="T_idx"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_10_cast = zext i32 %T_idx to i33

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:13  %vol_data2_sum = add i33 %tmp_4_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="vol_data2_sum"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="33">
<![CDATA[
.preheader.preheader:14  %vol_data2_sum_cast = zext i33 %vol_data2_sum to i64

]]></Node>
<StgValue><ssdm name="vol_data2_sum_cast"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:15  %vol_data_addr = getelementptr i32* %vol_data, i64 %vol_data2_sum_cast

]]></Node>
<StgValue><ssdm name="vol_data_addr"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="257" st_id="18" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="259" st_id="19" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="261" st_id="20" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_5_mid2_v = uitofp i32 %tmp_5_mid2_v_v to float

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="265" st_id="22" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="269" st_id="24" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_5_mid2 = fadd float %tmp_5_mid2_v, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %vol_data_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_rd_req"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:17  br label %burst.rd.header59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.rd.header59:0  %indvar1 = phi i9 [ 0, %.preheader.preheader ], [ %indvar_next1, %burst.rd.body602955 ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header59:1  %exitcond1 = icmp eq i9 %indvar1, -256

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header59:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header59:3  %indvar_next1 = add i9 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header59:4  br i1 %exitcond1, label %burst.rd.end58, label %burst.rd.body60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body60:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="9">
<![CDATA[
burst.rd.body60:5  %tmp_50 = trunc i9 %indvar1 to i1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body60:6  %newIndex1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %indvar1, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.body60:10  br i1 %tmp_50, label %branch3, label %branch2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.body6029:3  br i1 %tmp_50, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body602955:0  %burstread_rend73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

]]></Node>
<StgValue><ssdm name="burstread_rend73"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body602955:1  br label %burst.rd.header59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="284" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body60:3  %vol_data_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_read"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
burst.rd.body60:4  %tmp_49 = trunc i32 %vol_data_addr_read to i16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body6029:0  %vol_data_y_gep70_new = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %vol_data_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="vol_data_y_gep70_new"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body60:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body60:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_input_data)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
burst.rd.body60:7  %newIndex2 = zext i8 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body60:8  %input_data_0_x_addr = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="input_data_0_x_addr"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body60:9  %input_data_1_x_addr = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="input_data_1_x_addr"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
branch2:0  store i16 %tmp_49, i16* %input_data_0_x_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body6029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
branch3:0  store i16 %tmp_49, i16* %input_data_1_x_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body6029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body6029:1  %input_data_0_y_addr = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="input_data_0_y_addr"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body6029:2  %input_data_1_y_addr = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="input_data_1_y_addr"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
branch6:0  store i16 %vol_data_y_gep70_new, i16* %input_data_0_y_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body602955

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
branch7:0  store i16 %vol_data_y_gep70_new, i16* %input_data_1_y_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body602955

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
burst.rd.end58:0  %tmp_46 = zext i9 %y_mid2 to i32

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:1  %tmp_11 = uitofp i32 %tmp_46 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="304" st_id="29" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:1  %tmp_11 = uitofp i32 %tmp_46 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="305" st_id="30" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:1  %tmp_11 = uitofp i32 %tmp_46 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="306" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end58:2  %tmp_12 = fadd float %tmp_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="307" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end58:2  %tmp_12 = fadd float %tmp_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:3  %tmp_17 = uitofp i32 %tmp_45 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:4  %tmp_20 = uitofp i32 %size_y_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="310" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end58:2  %tmp_12 = fadd float %tmp_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:3  %tmp_17 = uitofp i32 %tmp_45 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:4  %tmp_20 = uitofp i32 %size_y_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="313" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end58:2  %tmp_12 = fadd float %tmp_11, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:3  %tmp_17 = uitofp i32 %tmp_45 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
burst.rd.end58:4  %tmp_20 = uitofp i32 %size_y_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end58:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="317" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %x = phi i9 [ 0, %burst.rd.end58 ], [ %x_1_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_13 = icmp eq i9 %x, -256

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_13, label %burst.wr.header.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="9">
<![CDATA[
:0  %tmp_53 = trunc i9 %x to i8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="9">
<![CDATA[
:3  %tmp_54 = zext i9 %x to i32

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_14 = uitofp i32 %tmp_54 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  %x_1_s = or i8 %tmp_53, 1

]]></Node>
<StgValue><ssdm name="x_1_s"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0:1  %tmp_14_s = zext i8 %x_1_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_14_1 = uitofp i32 %tmp_14_s to float

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.1:0  %x_1_1 = add i9 %x, 2

]]></Node>
<StgValue><ssdm name="x_1_1"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="329" st_id="36" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_14 = uitofp i32 %tmp_54 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_14_1 = uitofp i32 %tmp_14_s to float

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="331" st_id="37" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_14 = uitofp i32 %tmp_54 to float

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_14_1 = uitofp i32 %tmp_14_s to float

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="333" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_15 = fadd float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_15 = fadd float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="337" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_15 = fadd float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="338" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="339" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_15 = fadd float %tmp_14, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="340" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %size_z_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %size_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="size_z_load_new"/></StgValue>
</operation>

<operation id="341" st_id="41" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_23 = uitofp i32 %size_z_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="342" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %tmp_15_1 = fadd float %tmp_14_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="343" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="96">
<![CDATA[
:6  %tmp_57 = trunc i96 %dim_read to i32

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:7  %dim_x_load = bitcast i32 %tmp_57 to float

]]></Node>
<StgValue><ssdm name="dim_x_load"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_16 = fmul float %tmp_15, %dim_x_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %dim_y_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %dim_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="dim_y_load_new"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:11  %dim_y_load = bitcast i32 %dim_y_load_new to float

]]></Node>
<StgValue><ssdm name="dim_y_load"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_19 = fmul float %tmp_12, %dim_y_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %dim_z_load_new = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %dim_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="dim_z_load_new"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:15  %dim_z_load = bitcast i32 %dim_z_load_new to float

]]></Node>
<StgValue><ssdm name="dim_z_load"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_22 = fmul float %tmp_5_mid2, %dim_z_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_23 = uitofp i32 %size_z_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:4  %tmp_16_1 = fmul float %tmp_15_1, %dim_x_load

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="354" st_id="43" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_16 = fmul float %tmp_15, %dim_x_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="355" st_id="43" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_19 = fmul float %tmp_12, %dim_y_load

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="356" st_id="43" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_22 = fmul float %tmp_5_mid2, %dim_z_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="357" st_id="43" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_23 = uitofp i32 %size_z_load_new to float

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:4  %tmp_16_1 = fmul float %tmp_15_1, %dim_x_load

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="359" st_id="44" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="360" st_id="44" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="361" st_id="44" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="362" st_id="44" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="363" st_id="45" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="367" st_id="46" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="368" st_id="46" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="369" st_id="46" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="370" st_id="46" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="371" st_id="47" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="372" st_id="47" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="373" st_id="47" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="374" st_id="47" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="375" st_id="48" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="376" st_id="48" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="377" st_id="48" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="378" st_id="48" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="379" st_id="49" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="380" st_id="49" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="381" st_id="49" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="382" st_id="49" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="383" st_id="50" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="384" st_id="50" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="385" st_id="50" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="386" st_id="50" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="387" st_id="51" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %val_x = fdiv float %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %val_y = fdiv float %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="val_y"/></StgValue>
</operation>

<operation id="389" st_id="51" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %val_z = fdiv float %tmp_22, %tmp_23

]]></Node>
<StgValue><ssdm name="val_z"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %val_x_7 = fdiv float %tmp_16_1, %tmp_17

]]></Node>
<StgValue><ssdm name="val_x_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="391" st_id="52" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="393" st_id="53" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="395" st_id="54" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="397" st_id="55" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="398" st_id="55" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="399" st_id="56" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="400" st_id="56" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="401" st_id="57" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="403" st_id="58" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="404" st_id="58" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="405" st_id="59" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="406" st_id="59" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="407" st_id="60" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="409" st_id="61" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="410" st_id="61" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="411" st_id="62" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:20  %call_ret7 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="412" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="96">
<![CDATA[
:21  %p_s = extractvalue { float, float, float } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="413" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="96">
<![CDATA[
:22  %p_1 = extractvalue { float, float, float } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="414" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="96">
<![CDATA[
:23  %p_2 = extractvalue { float, float, float } %call_ret7, 2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="415" st_id="62" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:6  %call_ret3 = call fastcc { float, float, float } @"operator*"(i512 %invTrack_data_read, float %val_x_7, float %val_y, float %val_z)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="416" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:7  %p_01_0_1 = extractvalue { float, float, float } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="p_01_0_1"/></StgValue>
</operation>

<operation id="417" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:8  %p_12_0_1 = extractvalue { float, float, float } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="p_12_0_1"/></StgValue>
</operation>

<operation id="418" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:9  %p_23_0_1 = extractvalue { float, float, float } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="p_23_0_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="419" st_id="63" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="420" st_id="63" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="421" st_id="64" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="422" st_id="64" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="423" st_id="65" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="424" st_id="65" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="425" st_id="66" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="426" st_id="66" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="427" st_id="67" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="428" st_id="67" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="429" st_id="68" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="430" st_id="68" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="431" st_id="69" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="432" st_id="69" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="433" st_id="70" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="434" st_id="70" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="435" st_id="71" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="436" st_id="71" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="437" st_id="72" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="438" st_id="72" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="439" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="440" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="73" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:24  %call_ret5 = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_s, float %p_1, float %p_2)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="442" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="96">
<![CDATA[
:25  %p_3 = extractvalue { float, float, float } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="443" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="96">
<![CDATA[
:26  %p_4 = extractvalue { float, float, float } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="444" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="96">
<![CDATA[
:27  %p_5 = extractvalue { float, float, float } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="445" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_25 = fcmp olt float %p_2, 0x3F1A36E2E0000000

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="446" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_25, label %._crit_edge.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="73" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="96" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.0:10  %call_ret = call fastcc { float, float, float } @"operator*"(i512 %K_data_read, float %p_01_0_1, float %p_12_0_1, float %p_23_0_1)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="448" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:11  %p_04_0_1 = extractvalue { float, float, float } %call_ret, 0

]]></Node>
<StgValue><ssdm name="p_04_0_1"/></StgValue>
</operation>

<operation id="449" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:12  %p_15_0_1 = extractvalue { float, float, float } %call_ret, 1

]]></Node>
<StgValue><ssdm name="p_15_0_1"/></StgValue>
</operation>

<operation id="450" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge.0:13  %p_26_0_1 = extractvalue { float, float, float } %call_ret, 2

]]></Node>
<StgValue><ssdm name="p_26_0_1"/></StgValue>
</operation>

<operation id="451" st_id="73" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_25_1 = fcmp olt float %p_23_0_1, 0x3F1A36E2E0000000

]]></Node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:15  br i1 %tmp_25_1, label %._crit_edge.1, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="453" st_id="74" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="454" st_id="74" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="455" st_id="74" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="456" st_id="74" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="457" st_id="75" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="458" st_id="75" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="459" st_id="75" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="460" st_id="75" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="461" st_id="76" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="463" st_id="76" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="464" st_id="76" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="465" st_id="77" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="466" st_id="77" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="467" st_id="77" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="468" st_id="77" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="469" st_id="78" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="470" st_id="78" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="471" st_id="78" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="472" st_id="78" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="473" st_id="79" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="475" st_id="79" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="476" st_id="79" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="477" st_id="80" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="478" st_id="80" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="479" st_id="80" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="480" st_id="80" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="481" st_id="81" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fdiv float %p_3, %p_5

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="482" st_id="81" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = fdiv float %p_4, %p_5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="483" st_id="81" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26_1 = fdiv float %p_04_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="484" st_id="81" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_28_1 = fdiv float %p_15_0_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="485" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_4 = fadd float %tmp_26, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_4"/></StgValue>
</operation>

<operation id="486" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_4 = fadd float %tmp_27, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_4"/></StgValue>
</operation>

<operation id="487" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_8 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_8"/></StgValue>
</operation>

<operation id="488" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_8 = fadd float %tmp_28_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="489" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_4 = fadd float %tmp_26, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_4"/></StgValue>
</operation>

<operation id="490" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_4 = fadd float %tmp_27, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_4"/></StgValue>
</operation>

<operation id="491" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_8 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_8"/></StgValue>
</operation>

<operation id="492" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_8 = fadd float %tmp_28_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="493" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_4 = fadd float %tmp_26, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_4"/></StgValue>
</operation>

<operation id="494" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_4 = fadd float %tmp_27, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_4"/></StgValue>
</operation>

<operation id="495" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_8 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_8"/></StgValue>
</operation>

<operation id="496" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_8 = fadd float %tmp_28_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="497" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_4 = fadd float %tmp_26, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_4"/></StgValue>
</operation>

<operation id="498" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_4 = fadd float %tmp_27, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_4"/></StgValue>
</operation>

<operation id="499" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %val_x_8 = fadd float %tmp_26_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_x_8"/></StgValue>
</operation>

<operation id="500" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %val_y_8 = fadd float %tmp_28_1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="val_y_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="501" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_28 = fcmp olt float %val_x_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="502" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_29 = fcmp ogt float %val_x_4, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="503" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_30 = fcmp olt float %val_y_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_31 = fcmp ogt float %val_y_4, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="505" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp1 = or i1 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="506" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp2 = or i1 %tmp_30, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="507" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond2 = or i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="508" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond2, label %._crit_edge.0, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_s = bitcast float %val_x_4 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="510" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="511" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="512" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:3  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="513" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="79" op_0_bw="25">
<![CDATA[
:4  %mantissa_V_8_i_cast1 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_8_i_cast1"/></StgValue>
</operation>

<operation id="514" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_i_i_i_i4_cast = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i4_cast"/></StgValue>
</operation>

<operation id="515" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %sh_assign_1 = add i9 -127, %tmp_i_i_i_i4_cast

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="516" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:7  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_1, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="517" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i_i_i5 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i5"/></StgValue>
</operation>

<operation id="518" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_i_i_i5_cast = sext i8 %tmp_i_i_i5 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i5_cast"/></StgValue>
</operation>

<operation id="519" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:10  %ush = select i1 %isNeg, i9 %tmp_i_i_i5_cast, i9 %sh_assign_1

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="520" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9">
<![CDATA[
:11  %sh_assign_13_i_cast = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sh_assign_13_i_cast"/></StgValue>
</operation>

<operation id="521" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="25" op_0_bw="9">
<![CDATA[
:12  %sh_assign_13_i_cast_s = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sh_assign_13_i_cast_s"/></StgValue>
</operation>

<operation id="522" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="79" op_0_bw="32">
<![CDATA[
:13  %tmp_i_i_i6 = zext i32 %sh_assign_13_i_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i6"/></StgValue>
</operation>

<operation id="523" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:14  %r_V_2 = lshr i25 %mantissa_V, %sh_assign_13_i_cast_s

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="524" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:15  %r_V_5 = shl i79 %mantissa_V_8_i_cast1, %tmp_i_i_i6

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="525" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:16  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="526" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1">
<![CDATA[
:17  %tmp_35 = zext i1 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="527" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="528" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %val_V = select i1 %isNeg, i32 %tmp_35, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="529" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:20  %p_Val2_4 = bitcast float %val_y_4 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="530" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="531" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="32">
<![CDATA[
:22  %tmp_V_3 = trunc i32 %p_Val2_4 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="532" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:23  %mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="533" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="79" op_0_bw="25">
<![CDATA[
:24  %mantissa_V_8_i12_cas = zext i25 %mantissa_V_2 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_8_i12_cas"/></StgValue>
</operation>

<operation id="534" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8">
<![CDATA[
:25  %tmp_i_i_i_i13_cast = zext i8 %tmp_V_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i13_cast"/></StgValue>
</operation>

<operation id="535" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %sh_assign_s = add i9 -127, %tmp_i_i_i_i13_cast

]]></Node>
<StgValue><ssdm name="sh_assign_s"/></StgValue>
</operation>

<operation id="536" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:27  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_s, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="537" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_i_i_i4 = sub i8 127, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i4"/></StgValue>
</operation>

<operation id="538" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="8">
<![CDATA[
:29  %tmp_i_i_i16_cast = sext i8 %tmp_i_i_i4 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i16_cast"/></StgValue>
</operation>

<operation id="539" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:30  %ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i16_cast, i9 %sh_assign_s

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="540" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:31  %sh_assign_13_i17_cas = sext i9 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_13_i17_cas"/></StgValue>
</operation>

<operation id="541" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="25" op_0_bw="9">
<![CDATA[
:32  %sh_assign_13_i17_cas_1 = sext i9 %ush_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_13_i17_cas_1"/></StgValue>
</operation>

<operation id="542" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="79" op_0_bw="32">
<![CDATA[
:33  %tmp_i_i_i4_21 = zext i32 %sh_assign_13_i17_cas to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i4_21"/></StgValue>
</operation>

<operation id="543" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:34  %r_V_8 = lshr i25 %mantissa_V_2, %sh_assign_13_i17_cas_1

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="544" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:35  %r_V_10 = shl i79 %mantissa_V_8_i12_cas, %tmp_i_i_i4_21

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="545" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:36  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="546" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1">
<![CDATA[
:37  %tmp_47 = zext i1 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="547" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_10, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="548" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %val_V_1 = select i1 %isNeg_1, i32 %tmp_47, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="549" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36 = mul i32 %val_V_1, %depthSize_x_read

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="550" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %idx = add i32 %val_V, %tmp_36

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="551" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
:42  %tmp_37 = zext i32 %idx to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="552" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %depth_hls_addr_1 = getelementptr inbounds [76800 x float]* %depth_hls, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="depth_hls_addr_1"/></StgValue>
</operation>

<operation id="553" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="17">
<![CDATA[
:44  %depth_hls_load = load float* %depth_hls_addr_1, align 4

]]></Node>
<StgValue><ssdm name="depth_hls_load"/></StgValue>
</operation>

<operation id="554" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_30_1 = fcmp olt float %val_x_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="555" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_31_1 = fcmp ogt float %val_x_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="556" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_32_1 = fcmp olt float %val_y_8, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="557" st_id="86" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_33_1 = fcmp ogt float %val_y_8, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="558" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp44 = or i1 %tmp_30_1, %tmp_31_1

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="559" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp45 = or i1 %tmp_32_1, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="560" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond5 = or i1 %tmp45, %tmp44

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="561" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond5, label %._crit_edge.1, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_18 = bitcast float %val_x_8 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="563" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="564" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="23" op_0_bw="32">
<![CDATA[
:2  %tmp_V_9 = trunc i32 %p_Val2_18 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="565" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:3  %mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_4"/></StgValue>
</operation>

<operation id="566" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="79" op_0_bw="25">
<![CDATA[
:4  %mantissa_V_8_i29_cas = zext i25 %mantissa_V_4 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_8_i29_cas"/></StgValue>
</operation>

<operation id="567" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_i_i_i_i30_cast = zext i8 %tmp_V_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i30_cast"/></StgValue>
</operation>

<operation id="568" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %sh_assign_7 = add i9 -127, %tmp_i_i_i_i30_cast

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="569" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:7  %isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_7, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="570" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_i_i_i6_26 = sub i8 127, %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_i_i_i6_26"/></StgValue>
</operation>

<operation id="571" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_i_i_i33_cast = sext i8 %tmp_i_i_i6_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i33_cast"/></StgValue>
</operation>

<operation id="572" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:10  %ush_4 = select i1 %isNeg_4, i9 %tmp_i_i_i33_cast, i9 %sh_assign_7

]]></Node>
<StgValue><ssdm name="ush_4"/></StgValue>
</operation>

<operation id="573" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
:11  %sh_assign_13_i34_cas = sext i9 %ush_4 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_13_i34_cas"/></StgValue>
</operation>

<operation id="574" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="25" op_0_bw="9">
<![CDATA[
:12  %sh_assign_13_i34_cas_1 = sext i9 %ush_4 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_13_i34_cas_1"/></StgValue>
</operation>

<operation id="575" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="79" op_0_bw="32">
<![CDATA[
:13  %tmp_i_i_i5_27 = zext i32 %sh_assign_13_i34_cas to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i5_27"/></StgValue>
</operation>

<operation id="576" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:14  %r_V_11 = lshr i25 %mantissa_V_4, %sh_assign_13_i34_cas_1

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="577" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:15  %r_V_12 = shl i79 %mantissa_V_8_i29_cas, %tmp_i_i_i5_27

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="578" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:16  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_11, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="579" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1">
<![CDATA[
:17  %tmp_59 = zext i1 %tmp_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="580" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_12, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="581" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %val_V_2 = select i1 %isNeg_4, i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="582" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
:20  %p_Val2_22 = bitcast float %val_y_8 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="583" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_V_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_22, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="584" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="23" op_0_bw="32">
<![CDATA[
:22  %tmp_V_11 = trunc i32 %p_Val2_22 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="585" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:23  %mantissa_V_6 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_11, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_6"/></StgValue>
</operation>

<operation id="586" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="79" op_0_bw="25">
<![CDATA[
:24  %mantissa_V_8_i46_cas = zext i25 %mantissa_V_6 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_8_i46_cas"/></StgValue>
</operation>

<operation id="587" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="8">
<![CDATA[
:25  %tmp_i_i_i_i47_cast = zext i8 %tmp_V_10 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i47_cast"/></StgValue>
</operation>

<operation id="588" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %sh_assign_2 = add i9 -127, %tmp_i_i_i_i47_cast

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="589" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:27  %isNeg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_5"/></StgValue>
</operation>

<operation id="590" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp_i_i_i7 = sub i8 127, %tmp_V_10

]]></Node>
<StgValue><ssdm name="tmp_i_i_i7"/></StgValue>
</operation>

<operation id="591" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="8">
<![CDATA[
:29  %tmp_i_i_i50_cast = sext i8 %tmp_i_i_i7 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i50_cast"/></StgValue>
</operation>

<operation id="592" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:30  %ush_5 = select i1 %isNeg_5, i9 %tmp_i_i_i50_cast, i9 %sh_assign_2

]]></Node>
<StgValue><ssdm name="ush_5"/></StgValue>
</operation>

<operation id="593" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="9">
<![CDATA[
:31  %sh_assign_13_i51_cas = sext i9 %ush_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_13_i51_cas"/></StgValue>
</operation>

<operation id="594" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="25" op_0_bw="9">
<![CDATA[
:32  %sh_assign_13_i51_cas_1 = sext i9 %ush_5 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_13_i51_cas_1"/></StgValue>
</operation>

<operation id="595" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="79" op_0_bw="32">
<![CDATA[
:33  %tmp_i_i_i7_28 = zext i32 %sh_assign_13_i51_cas to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i7_28"/></StgValue>
</operation>

<operation id="596" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:34  %r_V_13 = lshr i25 %mantissa_V_6, %sh_assign_13_i51_cas_1

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="597" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
:35  %r_V_14 = shl i79 %mantissa_V_8_i46_cas, %tmp_i_i_i7_28

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="598" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:36  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_13, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="599" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1">
<![CDATA[
:37  %tmp_62 = zext i1 %tmp_86 to i32

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="600" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_14, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="601" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %val_V_3 = select i1 %isNeg_5, i32 %tmp_62, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="val_V_3"/></StgValue>
</operation>

<operation id="602" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_36_1 = mul i32 %val_V_3, %depthSize_x_read

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="603" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %idx_1 = add i32 %val_V_2, %tmp_36_1

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="604" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
:42  %tmp_37_1 = zext i32 %idx_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="605" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %depth_hls_addr_2 = getelementptr inbounds [76800 x float]* %depth_hls, i64 0, i64 %tmp_37_1

]]></Node>
<StgValue><ssdm name="depth_hls_addr_2"/></StgValue>
</operation>

<operation id="606" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="17">
<![CDATA[
:44  %depth_hls_load_1 = load float* %depth_hls_addr_2, align 4

]]></Node>
<StgValue><ssdm name="depth_hls_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="607" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="17">
<![CDATA[
:44  %depth_hls_load = load float* %depth_hls_addr_1, align 4

]]></Node>
<StgValue><ssdm name="depth_hls_load"/></StgValue>
</operation>

<operation id="608" st_id="87" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_38 = fcmp oeq float %depth_hls_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="609" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:46  br i1 %tmp_38, label %._crit_edge.0, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="87" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39 = fsub float %depth_hls_load, %p_5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="611" st_id="87" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="612" st_id="87" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="613" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge6.0:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="614" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.0:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="17">
<![CDATA[
:44  %depth_hls_load_1 = load float* %depth_hls_addr_2, align 4

]]></Node>
<StgValue><ssdm name="depth_hls_load_1"/></StgValue>
</operation>

<operation id="616" st_id="87" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_38_1 = fcmp oeq float %depth_hls_load_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="617" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:46  br i1 %tmp_38_1, label %._crit_edge.1, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="87" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="619" st_id="87" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="620" st_id="87" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>

<operation id="621" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.1:0  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="622" st_id="88" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39 = fsub float %depth_hls_load, %p_5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="623" st_id="88" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="624" st_id="88" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="625" st_id="88" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="626" st_id="88" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="627" st_id="88" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="628" st_id="89" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39 = fsub float %depth_hls_load, %p_5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="629" st_id="89" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="630" st_id="89" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="631" st_id="89" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="632" st_id="89" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="633" st_id="89" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="634" st_id="90" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39 = fsub float %depth_hls_load, %p_5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="635" st_id="90" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="636" st_id="90" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="637" st_id="90" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_39_1 = fsub float %depth_hls_load_1, %p_26_0_1

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="638" st_id="90" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="639" st_id="90" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="640" st_id="91" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="641" st_id="91" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="642" st_id="91" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="643" st_id="91" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="644" st_id="92" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="645" st_id="92" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="646" st_id="92" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="647" st_id="92" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="648" st_id="93" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="649" st_id="93" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="650" st_id="93" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="651" st_id="93" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="652" st_id="94" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign = fdiv float %p_s, %p_2

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="653" st_id="94" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_1 = fdiv float %p_1, %p_2

]]></Node>
<StgValue><ssdm name="r_assign_1"/></StgValue>
</operation>

<operation id="654" st_id="94" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_assign_2 = fdiv float %p_01_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_2"/></StgValue>
</operation>

<operation id="655" st_id="94" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_assign_3 = fdiv float %p_12_0_1, %p_23_0_1

]]></Node>
<StgValue><ssdm name="r_assign_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="656" st_id="95" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_i2 = fmul float %r_assign_1, %r_assign_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="657" st_id="95" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_i7 = fmul float %r_assign_3, %r_assign_3

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="658" st_id="96" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_i2 = fmul float %r_assign_1, %r_assign_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="659" st_id="96" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_i7 = fmul float %r_assign_3, %r_assign_3

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="660" st_id="97" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp42 = fadd float %tmp_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="661" st_id="97" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp52 = fadd float %tmp_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="662" st_id="98" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp42 = fadd float %tmp_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="663" st_id="98" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp52 = fadd float %tmp_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="664" st_id="99" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i = fmul float %r_assign, %r_assign

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp42 = fadd float %tmp_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="666" st_id="99" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i6 = fmul float %r_assign_2, %r_assign_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="667" st_id="99" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp52 = fadd float %tmp_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="668" st_id="100" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i = fmul float %r_assign, %r_assign

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="669" st_id="100" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp42 = fadd float %tmp_i2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="670" st_id="100" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i6 = fmul float %r_assign_2, %r_assign_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="671" st_id="100" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp52 = fadd float %tmp_i7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="672" st_id="101" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign = fadd float %tmp42, %tmp_i

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="673" st_id="101" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign_1 = fadd float %tmp52, %tmp_i6

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="674" st_id="102" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign = fadd float %tmp42, %tmp_i

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="675" st_id="102" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign_1 = fadd float %tmp52, %tmp_i6

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="676" st_id="103" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign = fadd float %tmp42, %tmp_i

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="677" st_id="103" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign_1 = fadd float %tmp52, %tmp_i6

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="678" st_id="104" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign = fadd float %tmp42, %tmp_i

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="679" st_id="104" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %p_x_assign_1 = fadd float %tmp52, %tmp_i6

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="680" st_id="105" stage="7" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="681" st_id="105" stage="7" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="682" st_id="106" stage="6" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="683" st_id="106" stage="6" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="684" st_id="107" stage="5" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="685" st_id="107" stage="5" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="686" st_id="108" stage="4" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="687" st_id="108" stage="4" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="688" st_id="109" stage="3" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="689" st_id="109" stage="3" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="690" st_id="110" stage="2" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="691" st_id="110" stage="2" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="692" st_id="111" stage="1" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i3 = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="693" st_id="111" stage="1" lat="7">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i8 = call float @llvm.sqrt.f32(float %p_x_assign_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="694" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %diff = fmul float %tmp_39, %tmp_i3

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="695" st_id="112" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %diff_1 = fmul float %tmp_39_1, %tmp_i8

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="696" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %diff = fmul float %tmp_39, %tmp_i3

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="697" st_id="113" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %diff_1 = fmul float %tmp_39_1, %tmp_i8

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="698" st_id="114" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_41 = fcmp ogt float %diff, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="699" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_41, label %6, label %._crit_edge6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="114" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="701" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %newIndex5 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %x, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="702" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="8">
<![CDATA[
:4  %newIndex6 = zext i8 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="703" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_data_0_x_addr_2 = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="input_data_0_x_addr_2"/></StgValue>
</operation>

<operation id="704" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_data_0_y_addr_2 = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="input_data_0_y_addr_2"/></StgValue>
</operation>

<operation id="705" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="7">
<![CDATA[
:10  %input_data_0_y_load_1 = load i16* %input_data_0_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_y_load_1"/></StgValue>
</operation>

<operation id="706" st_id="114" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_47_1 = fcmp ogt float %diff_1, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>

<operation id="707" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_47_1, label %10, label %._crit_edge6.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="114" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="709" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %newIndex = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %x, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="710" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="8">
<![CDATA[
:4  %newIndex8 = zext i8 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="711" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_data_1_x_addr_2 = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="input_data_1_x_addr_2"/></StgValue>
</operation>

<operation id="712" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_data_1_y_addr_2 = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="input_data_1_y_addr_2"/></StgValue>
</operation>

<operation id="713" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="7">
<![CDATA[
:10  %input_data_1_y_load_1 = load i16* %input_data_1_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_y_load_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="714" st_id="115" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="715" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="7">
<![CDATA[
:10  %input_data_0_y_load_1 = load i16* %input_data_0_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_y_load_1"/></StgValue>
</operation>

<operation id="716" st_id="115" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="717" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="7">
<![CDATA[
:10  %input_data_1_y_load_1 = load i16* %input_data_1_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_y_load_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="718" st_id="116" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="719" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="7">
<![CDATA[
:6  %input_data_0_x_load_1 = load i16* %input_data_0_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_0_x_load_1"/></StgValue>
</operation>

<operation id="720" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="16">
<![CDATA[
:11  %val_y_s = sext i16 %input_data_0_y_load_1 to i32

]]></Node>
<StgValue><ssdm name="val_y_s"/></StgValue>
</operation>

<operation id="721" st_id="116" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_6 = sitofp i32 %val_y_s to float

]]></Node>
<StgValue><ssdm name="val_y_6"/></StgValue>
</operation>

<operation id="722" st_id="116" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="723" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="7">
<![CDATA[
:6  %input_data_1_x_load_1 = load i16* %input_data_1_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_1_x_load_1"/></StgValue>
</operation>

<operation id="724" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
:11  %val_y_1 = sext i16 %input_data_1_y_load_1 to i32

]]></Node>
<StgValue><ssdm name="val_y_1"/></StgValue>
</operation>

<operation id="725" st_id="116" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_2 = sitofp i32 %val_y_1 to float

]]></Node>
<StgValue><ssdm name="val_y_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="726" st_id="117" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="727" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="7">
<![CDATA[
:6  %input_data_0_x_load_1 = load i16* %input_data_0_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_0_x_load_1"/></StgValue>
</operation>

<operation id="728" st_id="117" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_6 = sitofp i32 %val_y_s to float

]]></Node>
<StgValue><ssdm name="val_y_6"/></StgValue>
</operation>

<operation id="729" st_id="117" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="730" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="7">
<![CDATA[
:6  %input_data_1_x_load_1 = load i16* %input_data_1_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_data_1_x_load_1"/></StgValue>
</operation>

<operation id="731" st_id="117" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_2 = sitofp i32 %val_y_1 to float

]]></Node>
<StgValue><ssdm name="val_y_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="732" st_id="118" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="733" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_61 = sext i16 %input_data_0_x_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="734" st_id="118" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_42 = sitofp i32 %tmp_61 to float

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="735" st_id="118" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_6 = sitofp i32 %val_y_s to float

]]></Node>
<StgValue><ssdm name="val_y_6"/></StgValue>
</operation>

<operation id="736" st_id="118" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="737" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_50_s = sext i16 %input_data_1_x_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="738" st_id="118" stage="3" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_50_1 = sitofp i32 %tmp_50_s to float

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="739" st_id="118" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:12  %val_y_2 = sitofp i32 %val_y_1 to float

]]></Node>
<StgValue><ssdm name="val_y_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="740" st_id="119" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="741" st_id="119" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_42 = sitofp i32 %tmp_61 to float

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="742" st_id="119" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp43 = fmul float %val_y_6, 0x3F00004000000000

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="743" st_id="119" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_1 = fadd float %val_y_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="744" st_id="119" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="745" st_id="119" stage="2" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_50_1 = sitofp i32 %tmp_50_s to float

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="746" st_id="119" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp53 = fmul float %val_y_2, 0x3F00004000000000

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="747" st_id="119" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_3 = fadd float %val_y_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="748" st_id="120" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="749" st_id="120" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_42 = sitofp i32 %tmp_61 to float

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="750" st_id="120" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp43 = fmul float %val_y_6, 0x3F00004000000000

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="751" st_id="120" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_1 = fadd float %val_y_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="752" st_id="120" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="753" st_id="120" stage="1" lat="3">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_50_1 = sitofp i32 %tmp_50_s to float

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="754" st_id="120" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp53 = fmul float %val_y_2, 0x3F00004000000000

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="755" st_id="120" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_3 = fadd float %val_y_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="756" st_id="121" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign = fdiv float %diff, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="757" st_id="121" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fmul float %tmp43, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="758" st_id="121" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_1 = fadd float %val_y_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="759" st_id="121" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %b_assign_2 = fdiv float %diff_1, %mu_read

]]></Node>
<StgValue><ssdm name="b_assign_2"/></StgValue>
</operation>

<operation id="760" st_id="121" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_53_1 = fmul float %tmp53, %tmp_50_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="761" st_id="121" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_3 = fadd float %val_y_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="762" st_id="122" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i4 = fcmp ogt float %b_assign, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="763" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_i_23 = select i1 %tmp_i4, float 1.000000e+00, float %b_assign

]]></Node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>

<operation id="764" st_id="122" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_43 = fmul float %tmp43, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="765" st_id="122" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_1 = fadd float %val_y_6, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="766" st_id="122" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i9 = fcmp ogt float %b_assign_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="767" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_i3_29 = select i1 %tmp_i9, float 1.000000e+00, float %b_assign_2

]]></Node>
<StgValue><ssdm name="tmp_i3_29"/></StgValue>
</operation>

<operation id="768" st_id="122" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_53_1 = fmul float %tmp53, %tmp_50_1

]]></Node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="769" st_id="122" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %a_assign_3 = fadd float %val_y_2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="770" st_id="123" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fadd float %tmp_43, %tmp_i_23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="771" st_id="123" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i5 = fcmp olt float %a_assign_1, %maxweight_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="772" st_id="123" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="773" st_id="123" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i1 = fcmp olt float %a_assign_3, %maxweight_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="774" st_id="124" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fadd float %tmp_43, %tmp_i_23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="775" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %x_assign_s = select i1 %tmp_i5, float %a_assign_1, float %maxweight_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="776" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
:48  %p_Val2_13 = bitcast float %x_assign_s to i32

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="777" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="778" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="779" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="32">
<![CDATA[
:51  %tmp_V_7 = trunc i32 %p_Val2_13 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="780" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:52  %mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_3"/></StgValue>
</operation>

<operation id="781" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="63" op_0_bw="25">
<![CDATA[
:53  %mantissa_V_3_cast1 = zext i25 %mantissa_V_3 to i63

]]></Node>
<StgValue><ssdm name="mantissa_V_3_cast1"/></StgValue>
</operation>

<operation id="782" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
:54  %tmp_i_i_i_i1_cast = zext i8 %tmp_V_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i1_cast"/></StgValue>
</operation>

<operation id="783" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55  %sh_assign_3 = add i9 -127, %tmp_i_i_i_i1_cast

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="784" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:56  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="785" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %tmp_i_i_i1 = sub i8 127, %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="786" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8">
<![CDATA[
:58  %tmp_i_i_i1_cast = sext i8 %tmp_i_i_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_cast"/></StgValue>
</operation>

<operation id="787" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:59  %ush_3 = select i1 %isNeg_3, i9 %tmp_i_i_i1_cast, i9 %sh_assign_3

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="788" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
:60  %sh_assign_5_cast = sext i9 %ush_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast"/></StgValue>
</operation>

<operation id="789" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="25" op_0_bw="9">
<![CDATA[
:61  %sh_assign_5_cast_cas = sext i9 %ush_3 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_5_cast_cas"/></StgValue>
</operation>

<operation id="790" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="63" op_0_bw="32">
<![CDATA[
:62  %tmp_i_i_i1_25 = zext i32 %sh_assign_5_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_25"/></StgValue>
</operation>

<operation id="791" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:63  %r_V_3 = lshr i25 %mantissa_V_3, %sh_assign_5_cast_cas

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="792" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:64  %r_V_4 = shl i63 %mantissa_V_3_cast1, %tmp_i_i_i1_25

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="793" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:65  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_3, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="794" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1">
<![CDATA[
:66  %tmp_55 = zext i1 %tmp_80 to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="795" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_4, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="796" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:68  %p_Val2_38 = select i1 %isNeg_3, i16 %tmp_55, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="797" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %result_V_3 = sub i16 0, %p_Val2_38

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="798" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:70  %p_Val2_39 = select i1 %p_Result_1, i16 %result_V_3, i16 %p_Val2_38

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="799" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:72  store i16 %p_Val2_39, i16* %input_data_0_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="124" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="801" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %x_assign_2 = select i1 %tmp_i1, float %a_assign_3, float %maxweight_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="802" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
:48  %p_Val2_31 = bitcast float %x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="803" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_31, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="804" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_V_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_31, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="805" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="23" op_0_bw="32">
<![CDATA[
:51  %tmp_V_15 = trunc i32 %p_Val2_31 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="806" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:52  %mantissa_V_7 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_15, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_7"/></StgValue>
</operation>

<operation id="807" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="63" op_0_bw="25">
<![CDATA[
:53  %mantissa_V_7_cast1 = zext i25 %mantissa_V_7 to i63

]]></Node>
<StgValue><ssdm name="mantissa_V_7_cast1"/></StgValue>
</operation>

<operation id="808" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8">
<![CDATA[
:54  %tmp_i_i_i_i3_cast = zext i8 %tmp_V_14 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i3_cast"/></StgValue>
</operation>

<operation id="809" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55  %sh_assign_9 = add i9 -127, %tmp_i_i_i_i3_cast

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="810" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:56  %isNeg_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_7"/></StgValue>
</operation>

<operation id="811" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %tmp_i_i_i3 = sub i8 127, %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3"/></StgValue>
</operation>

<operation id="812" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="8">
<![CDATA[
:58  %tmp_i_i_i3_cast = sext i8 %tmp_i_i_i3 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_cast"/></StgValue>
</operation>

<operation id="813" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:59  %ush_7 = select i1 %isNeg_7, i9 %tmp_i_i_i3_cast, i9 %sh_assign_9

]]></Node>
<StgValue><ssdm name="ush_7"/></StgValue>
</operation>

<operation id="814" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
:60  %sh_assign_11_cast = sext i9 %ush_7 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_11_cast"/></StgValue>
</operation>

<operation id="815" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="25" op_0_bw="9">
<![CDATA[
:61  %sh_assign_11_cast_ca = sext i9 %ush_7 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_11_cast_ca"/></StgValue>
</operation>

<operation id="816" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="63" op_0_bw="32">
<![CDATA[
:62  %tmp_i_i_i3_31 = zext i32 %sh_assign_11_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_31"/></StgValue>
</operation>

<operation id="817" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:63  %r_V_9 = lshr i25 %mantissa_V_7, %sh_assign_11_cast_ca

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="818" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:64  %r_V_15 = shl i63 %mantissa_V_7_cast1, %tmp_i_i_i3_31

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="819" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:65  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_9, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="820" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1">
<![CDATA[
:66  %tmp_67 = zext i1 %tmp_94 to i16

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="821" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_15, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="822" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:68  %p_Val2_42 = select i1 %isNeg_7, i16 %tmp_67, i16 %tmp_68

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="823" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %result_V_7 = sub i16 0, %p_Val2_42

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="824" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:70  %p_Val2_43 = select i1 %p_Result_3, i16 %result_V_7, i16 %p_Val2_42

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="825" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:72  store i16 %p_Val2_43, i16* %input_data_1_y_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="826" st_id="125" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fadd float %tmp_43, %tmp_i_23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="827" st_id="125" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="828" st_id="126" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fadd float %tmp_43, %tmp_i_23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="829" st_id="126" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_54_1 = fadd float %tmp_53_1, %tmp_i3_29

]]></Node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="830" st_id="127" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="831" st_id="127" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="832" st_id="128" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="833" st_id="128" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="834" st_id="129" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="835" st_id="129" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="836" st_id="130" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="837" st_id="130" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="838" st_id="131" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="839" st_id="131" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="840" st_id="132" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="841" st_id="132" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="842" st_id="133" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="843" st_id="133" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="844" st_id="134" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_7 = fdiv float %tmp_44, %a_assign_1

]]></Node>
<StgValue><ssdm name="f_assign_7"/></StgValue>
</operation>

<operation id="845" st_id="134" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f_assign_8 = fdiv float %tmp_54_1, %a_assign_3

]]></Node>
<StgValue><ssdm name="f_assign_8"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="846" st_id="135" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i = fcmp olt float %f_assign_7, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="847" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %b_assign_1 = select i1 %tmp_i_i, float %f_assign_7, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="b_assign_1"/></StgValue>
</operation>

<operation id="848" st_id="135" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i1_i = fcmp olt float %b_assign_1, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="849" st_id="135" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i1 = fcmp olt float %f_assign_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="850" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %b_assign_3 = select i1 %tmp_i_i1, float %f_assign_8, float 1.000000e+00

]]></Node>
<StgValue><ssdm name="b_assign_3"/></StgValue>
</operation>

<operation id="851" st_id="135" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i1_i1 = fcmp olt float %b_assign_3, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="852" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
<literal name="tmp_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_i_i_op = fmul float %b_assign_1, 3.276600e+04

]]></Node>
<StgValue><ssdm name="tmp_i_i_op"/></StgValue>
</operation>

<operation id="853" st_id="136" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
<literal name="tmp_i1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_i_i110_op = fmul float %b_assign_3, 3.276600e+04

]]></Node>
<StgValue><ssdm name="tmp_i_i110_op"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="854" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
<literal name="tmp_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_i_i_op = fmul float %b_assign_1, 3.276600e+04

]]></Node>
<StgValue><ssdm name="tmp_i_i_op"/></StgValue>
</operation>

<operation id="855" st_id="137" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
<literal name="tmp_i1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_i_i110_op = fmul float %b_assign_3, 3.276600e+04

]]></Node>
<StgValue><ssdm name="tmp_i_i110_op"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="856" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
<literal name="tmp_i1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
:24  %tmp_18 = bitcast float %tmp_i_i_op to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="857" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %p_Val2_8 = select i1 %tmp_i1_i, i32 -956302336, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="858" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="859" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_8, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="860" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="23" op_0_bw="32">
<![CDATA[
:28  %tmp_V_5 = trunc i32 %p_Val2_8 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="861" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:29  %mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="862" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="63" op_0_bw="25">
<![CDATA[
:30  %mantissa_V_1_cast1 = zext i25 %mantissa_V_1 to i63

]]></Node>
<StgValue><ssdm name="mantissa_V_1_cast1"/></StgValue>
</operation>

<operation id="863" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="8">
<![CDATA[
:31  %tmp_i_i_i_i_cast = zext i8 %tmp_V_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="864" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:32  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="865" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:33  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="866" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp_i_i_i = sub i8 127, %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="867" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8">
<![CDATA[
:35  %tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="868" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:36  %ush_2 = select i1 %isNeg_2, i9 %tmp_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="869" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="9">
<![CDATA[
:37  %sh_assign_2_cast = sext i9 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_cast"/></StgValue>
</operation>

<operation id="870" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="25" op_0_bw="9">
<![CDATA[
:38  %sh_assign_2_cast_cas = sext i9 %ush_2 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_cast_cas"/></StgValue>
</operation>

<operation id="871" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="63" op_0_bw="32">
<![CDATA[
:39  %tmp_i_i_i_24 = zext i32 %sh_assign_2_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_24"/></StgValue>
</operation>

<operation id="872" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:40  %r_V = lshr i25 %mantissa_V_1, %sh_assign_2_cast_cas

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="873" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:41  %r_V_1 = shl i63 %mantissa_V_1_cast1, %tmp_i_i_i_24

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="874" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:42  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="875" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="1">
<![CDATA[
:43  %tmp_51 = zext i1 %tmp_76 to i16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="876" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_52 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_1, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="877" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:45  %p_Val2_36 = select i1 %isNeg_2, i16 %tmp_51, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="878" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %result_V_1 = sub i16 0, %p_Val2_36

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="879" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:47  %p_Val2_37 = select i1 %p_Result_s, i16 %result_V_1, i16 %p_Val2_36

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="880" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:71  store i16 %p_Val2_37, i16* %input_data_0_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
<literal name="or_cond2" val="0"/>
<literal name="tmp_38" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:73  br label %._crit_edge6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
<literal name="tmp_i1_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
:24  %tmp_21 = bitcast float %tmp_i_i110_op to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="883" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %p_Val2_26 = select i1 %tmp_i1_i1, i32 -956302336, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="884" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_26, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="885" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_V_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_26, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="886" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="23" op_0_bw="32">
<![CDATA[
:28  %tmp_V_13 = trunc i32 %p_Val2_26 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="887" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:29  %mantissa_V_5 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_13, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_5"/></StgValue>
</operation>

<operation id="888" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="63" op_0_bw="25">
<![CDATA[
:30  %mantissa_V_5_cast1 = zext i25 %mantissa_V_5 to i63

]]></Node>
<StgValue><ssdm name="mantissa_V_5_cast1"/></StgValue>
</operation>

<operation id="889" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="8">
<![CDATA[
:31  %tmp_i_i_i_i2_cast = zext i8 %tmp_V_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i2_cast"/></StgValue>
</operation>

<operation id="890" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:32  %sh_assign_6 = add i9 -127, %tmp_i_i_i_i2_cast

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="891" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:33  %isNeg_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_6"/></StgValue>
</operation>

<operation id="892" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp_i_i_i2 = sub i8 127, %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2"/></StgValue>
</operation>

<operation id="893" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="8">
<![CDATA[
:35  %tmp_i_i_i2_cast = sext i8 %tmp_i_i_i2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_cast"/></StgValue>
</operation>

<operation id="894" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:36  %ush_6 = select i1 %isNeg_6, i9 %tmp_i_i_i2_cast, i9 %sh_assign_6

]]></Node>
<StgValue><ssdm name="ush_6"/></StgValue>
</operation>

<operation id="895" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="9">
<![CDATA[
:37  %sh_assign_8_cast = sext i9 %ush_6 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_8_cast"/></StgValue>
</operation>

<operation id="896" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="25" op_0_bw="9">
<![CDATA[
:38  %sh_assign_8_cast_cas = sext i9 %ush_6 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_8_cast_cas"/></StgValue>
</operation>

<operation id="897" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="63" op_0_bw="32">
<![CDATA[
:39  %tmp_i_i_i2_30 = zext i32 %sh_assign_8_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_30"/></StgValue>
</operation>

<operation id="898" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:40  %r_V_6 = lshr i25 %mantissa_V_5, %sh_assign_8_cast_cas

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="899" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:41  %r_V_7 = shl i63 %mantissa_V_5_cast1, %tmp_i_i_i2_30

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="900" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:42  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="901" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1">
<![CDATA[
:43  %tmp_64 = zext i1 %tmp_90 to i16

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="902" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_7, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="903" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:45  %p_Val2_40 = select i1 %isNeg_6, i16 %tmp_64, i16 %tmp_66

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="904" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %result_V_5 = sub i16 0, %p_Val2_40

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="905" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:47  %p_Val2_41 = select i1 %p_Result_2, i16 %result_V_5, i16 %p_Val2_40

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="906" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:71  store i16 %p_Val2_41, i16* %input_data_1_x_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25_1" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_38_1" val="0"/>
<literal name="tmp_47_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
:73  br label %._crit_edge6.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="908" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %vol_data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %vol_data_addr, i32 256)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_req"/></StgValue>
</operation>

<operation id="909" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="910" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar3 = phi i9 [ %indvar_next2, %burst.wr.body_ifconv ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="911" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:1  %exitcond2 = icmp eq i9 %indvar3, -256

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="912" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="913" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:3  %indvar_next2 = add i9 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="914" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="9">
<![CDATA[
burst.wr.body_ifconv:3  %tmp_58 = trunc i9 %indvar3 to i1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="916" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body_ifconv:4  %newIndex3 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %indvar3, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="917" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="8">
<![CDATA[
burst.wr.body_ifconv:5  %newIndex4 = zext i8 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="918" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body_ifconv:6  %input_data_0_x_addr_1 = getelementptr [128 x i16]* %input_data_0_x, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="input_data_0_x_addr_1"/></StgValue>
</operation>

<operation id="919" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body_ifconv:7  %input_data_1_x_addr_1 = getelementptr [128 x i16]* %input_data_1_x, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="input_data_1_x_addr_1"/></StgValue>
</operation>

<operation id="920" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:8  %input_data_1_x_load = load i16* %input_data_1_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_x_load"/></StgValue>
</operation>

<operation id="921" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:9  %input_data_0_x_load = load i16* %input_data_0_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_x_load"/></StgValue>
</operation>

<operation id="922" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body_ifconv:11  %input_data_0_y_addr_1 = getelementptr [128 x i16]* %input_data_0_y, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="input_data_0_y_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body_ifconv:12  %input_data_1_y_addr_1 = getelementptr [128 x i16]* %input_data_1_y, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="input_data_1_y_addr_1"/></StgValue>
</operation>

<operation id="924" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:13  %input_data_1_y_load = load i16* %input_data_1_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_y_load"/></StgValue>
</operation>

<operation id="925" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:14  %input_data_0_y_load = load i16* %input_data_0_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_y_load"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="926" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:8  %input_data_1_x_load = load i16* %input_data_1_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_x_load"/></StgValue>
</operation>

<operation id="927" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:9  %input_data_0_x_load = load i16* %input_data_0_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_x_load"/></StgValue>
</operation>

<operation id="928" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
burst.wr.body_ifconv:10  %input_data_x_gep = select i1 %tmp_58, i16 %input_data_1_x_load, i16 %input_data_0_x_load

]]></Node>
<StgValue><ssdm name="input_data_x_gep"/></StgValue>
</operation>

<operation id="929" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:13  %input_data_1_y_load = load i16* %input_data_1_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_1_y_load"/></StgValue>
</operation>

<operation id="930" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="7">
<![CDATA[
burst.wr.body_ifconv:14  %input_data_0_y_load = load i16* %input_data_0_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_data_0_y_load"/></StgValue>
</operation>

<operation id="931" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
burst.wr.body_ifconv:15  %input_data_y_gep = select i1 %tmp_58, i16 %input_data_1_y_load, i16 %input_data_0_y_load

]]></Node>
<StgValue><ssdm name="input_data_y_gep"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="932" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body_ifconv:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="933" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body_ifconv:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_vol_data_O)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="935" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
burst.wr.body_ifconv:16  %vol_data_y_gep = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %input_data_y_gep, i16 %input_data_x_gep)

]]></Node>
<StgValue><ssdm name="vol_data_y_gep"/></StgValue>
</operation>

<operation id="936" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body_ifconv:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %vol_data_addr, i32 %vol_data_y_gep, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body_ifconv:18  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="938" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body_ifconv:19  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="939" st_id="143" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_res"/></StgValue>
</operation>

<operation id="940" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.end:1  %y_1 = add i9 %y_mid2, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="941" st_id="144" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="942" st_id="145" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="943" st_id="146" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_res"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="944" st_id="147" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.end:0  %vol_data_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %vol_data_addr)

]]></Node>
<StgValue><ssdm name="vol_data_addr_wr_res"/></StgValue>
</operation>

<operation id="945" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
