# do miflip.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module miflip
# 
# Top level modules:
# 	miflip
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module miflip_vlg_sample_tst
# -- Compiling module miflip_vlg_check_tst
# -- Compiling module miflip_vlg_vec_tst
# 
# Top level modules:
# 	miflip_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.miflip_vlg_vec_tst 
# Loading work.miflip_vlg_vec_tst
# Loading work.miflip
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.miflip_vlg_sample_tst
# Loading work.miflip_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port s0 :: @time = 1000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s0 :: @time = 2000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s1 :: @time = 2000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s2 :: @time = 3000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s0 :: @time = 3500.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s3 :: @time = 3500.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s1 :: @time = 4000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s2 :: @time = 5500.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s0 :: @time = 6000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s1 :: @time = 6000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s0 :: @time = 7000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s0 :: @time = 8000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s1 :: @time = 8000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s2 :: @time = 8000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port s3 :: @time = 8000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port s0 :: @time = 9500.000 ps
#      Expected value = 0
#      Real value = 1
#          16 mismatched vectors : Simulation failed !
# ** Note: $finish    : miflip.vt(246)
#    Time: 10 ns  Iteration: 0  Instance: /miflip_vlg_vec_tst/tb_out
