{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Libraries required along the code\n",
    "import numpy as np\n",
    "np.set_printoptions(threshold = np.inf)\n",
    "#from UART_RX import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "#===========================================================================\n",
    "# MODULE Definition\n",
    "#===========================================================================\n",
    "# Function describing UART serial communication protocol for reception\n",
    "def UART_RX (UART_RX_CLOCK_50,UART_RX_RESET_InHigh,UART_RX_rx_InLow,\n",
    "             CLOCK_PER_BIT,DATAWIDTH_BUS,STATE_SIZE):\n",
    "    \n",
    "    #===========================================================================\n",
    "    # PARAMETER Declarations\n",
    "    #===========================================================================\n",
    "    #//////////// STATES ////////////\n",
    "    State_IDLE = np.uint8(0)\n",
    "    State_WAIT_HALF = np.uint8(1)\n",
    "    State_WAIT_FULL_INIT = np.uint8(2)\n",
    "    State_WAIT_FULL_END = np.uint8(3)\n",
    "    State_WAIT_HIGH = np.uint8(4)\n",
    "    #//////////// SIZES ////////////\n",
    "    # Ceiling of log base 2 to get the number of bits needed to store a value\n",
    "    # CLOCK_PER_BIT = 50MHz/256000Bauds\n",
    "    COUNTER_SIZE = int(np.log2(CLOCK_PER_BIT)) # 8 bits\n",
    "    \n",
    "    #===========================================================================\n",
    "    # PORT Declarations\n",
    "    #===========================================================================\n",
    "    #//////////// OUTPUTS ////////////\n",
    "    # Default values\n",
    "    UART_RX_newData_Out = np.uint8(1)\n",
    "    UART_RX_data_Out = np.zeros(DATAWIDTH_BUS,dtype = 'uint8')\n",
    "\n",
    "    #===========================================================================\n",
    "    # REG/WIRE Declarations\n",
    "    #===========================================================================\n",
    "    # Registers (Q)\n",
    "    global NewData_Register,Data_Register,Rx_Register,State_Register\n",
    "    global Counter_Register,BitCounter_Register\n",
    "    \n",
    "    #===========================================================================\n",
    "    # STRUCTURAL Coding\n",
    "    #===========================================================================\n",
    "    # INPUT LOGIC: Combinational\n",
    "    # Signals (D)\n",
    "    Rx_Signal = UART_RX_rx_InLow\n",
    "    State_Signal = State_Register\n",
    "    Counter_Signal = Counter_Register\n",
    "    BitCounter_Signal = BitCounter_Register\n",
    "\n",
    "    if State_Register == State_IDLE:\n",
    "        Counter_Signal = 0\n",
    "        BitCounter_Signal = 0\n",
    "        if Rx_Register == np.uint8(0):\n",
    "            State_Signal = State_WAIT_HALF\n",
    "        else:\n",
    "            State_Signal = State_IDLE\n",
    "            \n",
    "    elif State_Register == State_WAIT_HALF:\n",
    "        Counter_Signal = Counter_Register + 1\n",
    "        # The counter is compared with half of the CLOCK_PER_BIT\n",
    "        if Counter_Register == (CLOCK_PER_BIT >> np.uint8(1)):\n",
    "            State_Signal = State_WAIT_FULL_INIT\n",
    "            Counter_Signal = 0\n",
    "        else:\n",
    "            State_Signal = State_WAIT_HALF\n",
    "\n",
    "    elif State_Register == State_WAIT_FULL_INIT:\n",
    "        Counter_Signal = Counter_Register + 1\n",
    "        if Counter_Register == CLOCK_PER_BIT-1:\n",
    "            State_Signal = State_WAIT_FULL_END\n",
    "            Counter_Signal = 0\n",
    "        else:\n",
    "            State_Signal = State_WAIT_FULL_INIT\n",
    "\n",
    "    elif State_Register == State_WAIT_FULL_END:     \n",
    "        BitCounter_Signal = BitCounter_Register + 1\n",
    "        if BitCounter_Register == DATAWIDTH_BUS-1:\n",
    "            State_Signal = State_WAIT_HIGH\n",
    "            Counter_Signal = 0\n",
    "        else:\n",
    "            State_Signal = State_WAIT_FULL_INIT\n",
    "\n",
    "    elif State_Register == State_WAIT_HIGH:\n",
    "        Counter_Signal = Counter_Register + 1\n",
    "        if Rx_Register == np.uint8(1):\n",
    "            State_Signal = State_IDLE\n",
    "            Counter_Signal = 0\n",
    "        else:\n",
    "            State_Signal = State_WAIT_HIGH\n",
    "\n",
    "    else:\n",
    "        State_Signal = State_IDLE\n",
    "    \n",
    "    #===========================================================================\n",
    "    # OUTPUTS\n",
    "    #===========================================================================\n",
    "    # OUTPUT LOGIC: Combinational\n",
    "    # Signals (D)\n",
    "    NewData_Signal = NewData_Register\n",
    "    \n",
    "    if State_Register == State_IDLE:\n",
    "        NewData_Signal = np.uint8(0)\n",
    "        Data_Signal = Data_Register\n",
    "\n",
    "    elif State_Register == State_WAIT_HALF:\n",
    "        NewData_Signal = np.uint8(0)\n",
    "        Data_Signal = Data_Register        \n",
    "\n",
    "    elif State_Register == State_WAIT_FULL_INIT:\n",
    "        NewData_Signal = np.uint8(0)\n",
    "        Data_Signal = Data_Register\n",
    "\n",
    "    elif State_Register == State_WAIT_FULL_END:\n",
    "        NewData_Signal = np.uint8(1)\n",
    "        Data_Signal = np.array([Data_Register[i] for i in range(1,8)])\n",
    "        Data_Signal = np.insert(Data_Signal,7,Rx_Register,axis = 0)\n",
    "        \n",
    "    elif State_Register == State_WAIT_HIGH:\n",
    "        NewData_Signal = np.uint8(0)\n",
    "        Data_Signal = Data_Register        \n",
    "\n",
    "    else:\n",
    "        NewData_Signal = np.uint8(0)\n",
    "        Data_Signal = Data_Register        \n",
    "        \n",
    "    # STATE REGISTER : Sequential\n",
    "    if UART_RX_CLOCK_50:\n",
    "        # Updating global registers\n",
    "        if UART_RX_RESET_InHigh:\n",
    "            NewData_Register = np.uint8(0)\n",
    "            Data_Register = np.zeros(DATAWIDTH_BUS,dtype = 'uint8')\n",
    "            Rx_Register = np.uint8(1)\n",
    "            State_Register = State_IDLE\n",
    "            Counter_Register = 0\n",
    "            BitCounter_Register = 0\n",
    "        else:\n",
    "            NewData_Register = NewData_Signal\n",
    "            Data_Register = Data_Signal\n",
    "            Rx_Register = Rx_Signal\n",
    "            State_Register = State_Signal\n",
    "            Counter_Register = Counter_Signal\n",
    "            BitCounter_Register = BitCounter_Signal\n",
    "\n",
    "    # OUTPUT ASSIGNMENTS\n",
    "    UART_RX_newData_Out = NewData_Register\n",
    "    UART_RX_data_Out = Data_Register\n",
    "    \n",
    "    return UART_RX_newData_Out,UART_RX_data_Out"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "#===========================================================================\n",
    "# MODULE Definition\n",
    "#===========================================================================\n",
    "# Function in charge of the input and output signals (I/O)\n",
    "def BB_SYSTEM (BB_SYSTEM_CLOCK_50,BB_SYSTEM_RESET_InHigh,BB_SYSTEM_rx_InLow):\n",
    "    #===========================================================================\n",
    "    # PARAMETER Declarations\n",
    "    #===========================================================================\n",
    "    # Ratio between the internal frequency and the baud rate\n",
    "    # CLOCK_PER_BIT = 50MHz/256000Bauds\n",
    "    FREQUENCY = 50e6\n",
    "    BAUD_RATE = 115200\n",
    "    CLOCK_PER_BIT = int(FREQUENCY/BAUD_RATE)\n",
    "    # Data width of the imput bus\n",
    "    DATAWIDTH_BUS = 8\n",
    "    # Size for the states needed into the protocol\n",
    "    STATE_SIZE = 3\n",
    "\n",
    "    #===========================================================================\n",
    "    # PORT Declarations\n",
    "    #===========================================================================\n",
    "    #//////////// OUTPUTS ////////////\n",
    "    # Default values\n",
    "    BB_SYSTEM_newData_Out = np.uint8(0)\n",
    "    BB_SYSTEM_data_Out = np.zeros(DATAWIDTH_BUS,dtype = 'uint8')\n",
    "    \n",
    "    #===========================================================================\n",
    "    # REG/WIRE Declarations\n",
    "    #===========================================================================\n",
    "    \n",
    "    #===========================================================================\n",
    "    # STRUCTURAL Coding\n",
    "    #===========================================================================\n",
    "    # Port map - connection between master ports and signals/registers  \n",
    "    BB_SYSTEM_newData_Out,BB_SYSTEM_data_Out = UART_RX (BB_SYSTEM_CLOCK_50,BB_SYSTEM_RESET_InHigh,BB_SYSTEM_rx_InLow,\n",
    "                                                        CLOCK_PER_BIT,DATAWIDTH_BUS,STATE_SIZE)\n",
    "    \n",
    "    # OUTPUT ASSIGNMENTS\n",
    "    return BB_SYSTEM_newData_Out,BB_SYSTEM_data_Out"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0\n",
      "  0 1 1 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0\n",
      "  0 1 1 1 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0\n",
      "  0 1 1 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0\n",
      "  1 1 0 1 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0\n",
      "  1 1 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0\n",
      "  1 1 1 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0\n",
      "  1 1 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1\n",
      "  1 0 1 0 0 0 0 1]\n",
      " [0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1\n",
      "  1 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1\n",
      "  1 1 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1\n",
      "  1 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1\n",
      "  0 1 0 0 0 0 1 1]\n",
      " [0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1\n",
      "  0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1 1\n",
      "  1 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 1\n",
      "  0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0\n",
      "  1 0 0 0 0 1 1 0]\n",
      " [0 0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0\n",
      "  0 1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1 1 1\n",
      "  0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0\n",
      "  1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 1\n",
      "  0 0 0 0 1 1 0 1]\n",
      " [0 0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0 0\n",
      "  1 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1 1 1 0\n",
      "  0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 1\n",
      "  1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 1 0\n",
      "  0 0 0 1 1 0 1 0]\n",
      " [0 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0 0 1\n",
      "  1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1 1 1 0 0\n",
      "  0 0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 1 1\n",
      "  0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 1 0 0\n",
      "  0 0 1 1 0 1 0 0]\n",
      " [0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1\n",
      "  0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 1 0 0 1 1 1 0 0 0\n",
      "  0 0 1 1 1 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 1 1 0\n",
      "  0 1 0 0 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 1 0 0 0\n",
      "  0 1 1 0 1 0 0 1]]\n"
     ]
    }
   ],
   "source": [
    "#===========================================================================\n",
    "# SIMULATION Coding\n",
    "#===========================================================================\n",
    "# TB_SYSTEM\n",
    "# A text file is read and opened with the output of the UART transmitter module\n",
    "file = \"tx_Out.txt\"\n",
    "rx_InLow = np.loadtxt(file,dtype = 'uint8')\n",
    "\n",
    "# The variables to treat the file are created\n",
    "nBits = 8\n",
    "\n",
    "# Variable to emulate the 50MHz clock        \n",
    "CLOCK_50 = 0\n",
    "        \n",
    "# Parameters to describe the size of the arrays\n",
    "# CLOCK_PER_BIT = 50MHz/256000Bauds\n",
    "FREQUENCY = 50e6\n",
    "BAUD_RATE = 115200\n",
    "CLOCK_PER_BIT = int(FREQUENCY/BAUD_RATE)\n",
    "\n",
    "# The test vectors to use for the communication protocol are created\n",
    "nSim = 4\n",
    "resetV = np.zeros(nSim,dtype = 'uint8')\n",
    "nRows = int(np.size(rx_InLow)/(((nBits + 2)*CLOCK_PER_BIT + nBits + 2)))\n",
    "\n",
    "# Arrays composed of protocol outputs in each clock cycle\n",
    "newData_OutV = np.zeros(np.size(rx_InLow),dtype = 'uint8')\n",
    "data_OutV = np.zeros((nBits,nRows*nBits),dtype = 'uint8')\n",
    "\n",
    "# The communication protocol is tested for the CLOCK_PER_BIT given value \n",
    "r = 0\n",
    "\n",
    "while r < nSim:\n",
    "    s = 0\n",
    "    t = 0\n",
    "    \n",
    "    # The communication protocol registers are defined on its initial values\n",
    "    NewData_Register = np.uint8(0)\n",
    "    Data_Register = np.zeros(nBits,dtype = 'uint8')\n",
    "    Rx_Register = np.uint8(1)\n",
    "    State_Register = np.uint8(0)\n",
    "    Counter_Register = 0\n",
    "    BitCounter_Register = 0\n",
    "\n",
    "    while s < np.size(rx_InLow):\n",
    "        CLOCK_50 = np.uint8(0) if CLOCK_50 else np.uint8(1)\n",
    "        newData_Out,data_Out = BB_SYSTEM (CLOCK_50,resetV[r],rx_InLow[s])\n",
    "        if CLOCK_50:\n",
    "            newData_OutV[s] = newData_Out\n",
    "            if newData_Out == np.uint8(1):\n",
    "                data_OutV[:,t] = data_Out\n",
    "                #print('Out: ',data_OutV[:,t])\n",
    "                t = t + 1\n",
    "                \n",
    "            s = s + 1\n",
    "    r = r + 1\n",
    "\n",
    "# Out to the data bus module\n",
    "np.savetxt('data_Out.txt',data_OutV,fmt = '%u')\n",
    "print(data_OutV)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
