=====
SETUP
-15.106
54.075
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n370_s5
50.698
51.324
mem/data_out_19_s0
54.075
=====
SETUP
-15.090
54.059
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n371_s5
50.209
51.308
mem/data_out_18_s0
54.059
=====
SETUP
-15.075
54.044
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n360_s5
51.338
51.964
mem/data_out_29_s0
54.044
=====
SETUP
-14.988
53.957
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n374_s5
50.698
51.520
mem/data_out_15_s0
53.957
=====
SETUP
-14.840
53.809
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n359_s5
51.704
52.765
mem/data_out_30_s0
53.809
=====
SETUP
-14.699
53.668
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_3_s3
48.538
49.570
bu/data_out_new_3_s0
52.636
53.668
cpu_1/MEMWB_DMemOut_3_s0
53.668
=====
SETUP
-14.683
53.652
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_31_s3
49.525
50.347
bu/data_out_new_31_s0
52.620
53.652
cpu_1/MEMWB_DMemOut_31_s0
53.652
=====
SETUP
-14.588
53.557
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n372_s5
51.704
52.736
mem/data_out_17_s0
53.557
=====
SETUP
-14.546
53.515
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_19_s3
49.341
49.967
bu/data_out_new_19_s0
52.889
53.515
cpu_1/MEMWB_DMemOut_19_s0
53.515
=====
SETUP
-14.504
53.473
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_4_s3
49.032
50.064
bu/data_out_new_4_s0
52.651
53.473
cpu_1/MEMWB_DMemOut_4_s0
53.473
=====
SETUP
-14.490
53.459
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/n373_s5
51.694
52.320
mem/data_out_16_s0
53.459
=====
SETUP
-14.478
53.447
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_27_s3
49.530
50.352
bu/data_out_new_27_s0
52.625
53.447
cpu_1/MEMWB_DMemOut_27_s0
53.447
=====
SETUP
-14.354
53.323
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_6_s3
49.681
50.503
bu/data_out_new_6_s0
52.291
53.323
cpu_1/MEMWB_DMemOut_6_s0
53.323
=====
SETUP
-14.301
53.496
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_mem_2_s5
51.667
52.292
mem/data_mem_2_data_mem_2_0_0_s
53.496
=====
SETUP
-14.276
53.471
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_mem_3_s5
50.838
51.899
mem/data_mem_3_data_mem_3_0_0_s
53.471
=====
SETUP
-14.251
53.446
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_mem_2_s5
51.667
52.292
mem/data_mem_2_data_mem_2_0_0_s0
53.446
=====
SETUP
-14.241
53.436
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_mem_3_s5
50.838
51.899
mem/data_mem_3_data_mem_3_0_0_s0
53.436
=====
SETUP
-14.237
53.206
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_13_s3
50.165
50.791
bu/data_out_new_13_s0
52.580
53.206
cpu_1/MEMWB_DMemOut_13_s0
53.206
=====
SETUP
-14.206
53.175
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
bu/data_out_new_31_s18
40.295
41.394
bu/data_out_new_31_s62
44.151
45.250
bu/data_out_new_12_s3
49.347
49.973
bu/data_out_new_12_s0
52.076
53.175
cpu_1/MEMWB_DMemOut_12_s0
53.175
=====
SETUP
-14.201
53.526
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_15_s0
53.526
=====
SETUP
-14.201
53.526
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_18_s0
53.526
=====
SETUP
-14.201
53.526
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_19_s0
53.526
=====
SETUP
-14.151
53.477
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_31_s0
53.477
=====
SETUP
-14.108
53.434
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_2_s0
53.434
=====
SETUP
-14.108
53.434
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_2_s0
2.332
2.790
cpu_1/control_bypass_ex/n42_s0
4.919
5.877
cpu_1/control_bypass_ex/n43_s0
5.877
5.934
cpu_1/control_bypass_ex/n44_s0
5.934
5.991
cpu_1/ALUInB_0_s8
8.018
9.117
cpu_1/n2122_s3
10.940
11.762
cpu_1/ALUInB_2_s1
15.329
15.955
cpu_1/cpu_alu/unsigned_sub_2_s
19.254
19.804
cpu_1/cpu_alu/unsigned_sub_3_s
19.804
19.861
cpu_1/cpu_alu/unsigned_sub_4_s
19.861
19.918
cpu_1/cpu_alu/unsigned_sub_5_s
19.918
19.975
cpu_1/cpu_alu/unsigned_sub_6_s
19.975
20.032
cpu_1/cpu_alu/unsigned_sub_7_s
20.032
20.089
cpu_1/cpu_alu/unsigned_sub_8_s
20.089
20.146
cpu_1/cpu_alu/unsigned_sub_9_s
20.146
20.203
cpu_1/cpu_alu/unsigned_sub_10_s
20.203
20.260
cpu_1/cpu_alu/unsigned_sub_11_s
20.260
20.317
cpu_1/cpu_alu/unsigned_sub_12_s
20.317
20.374
cpu_1/cpu_alu/unsigned_sub_13_s
20.374
20.937
cpu_1/data_addr_Z_12_s17
22.083
22.905
cpu_1/data_addr_Z_12_s16
24.364
25.463
cpu_1/data_addr_Z_12_s11
25.468
26.529
cpu_1/data_addr_Z_12_s3
26.948
27.574
cpu_1/data_addr_Z_12_s0
30.161
31.260
cpu_1/data_addr_Z_12_s
33.198
34.297
mem/cnt_4_s12
37.077
38.176
bu/data_out_new_31_s27
38.187
38.813
flashController/n7_s3
40.944
41.570
flashController/n7_s2
43.998
45.030
mem/n355_s5
48.014
49.046
mem/data_out_31_s5
50.838
51.899
mem/data_out_3_s0
53.434
=====
HOLD
-1.408
1.406
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.406
=====
HOLD
-1.176
1.638
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.638
=====
HOLD
-1.148
1.666
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.666
=====
HOLD
-1.148
1.667
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.667
=====
HOLD
-1.126
1.688
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.688
=====
HOLD
-1.123
1.692
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.692
=====
HOLD
-1.123
1.692
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.692
=====
HOLD
-1.077
1.737
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.737
=====
HOLD
-1.073
1.742
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.742
=====
HOLD
-0.895
1.920
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.920
=====
HOLD
-0.891
1.923
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.923
=====
HOLD
-0.881
1.934
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.934
=====
HOLD
-0.877
1.938
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.938
=====
HOLD
-0.862
1.952
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.952
=====
HOLD
-0.862
1.952
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.952
=====
HOLD
-0.824
1.990
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.990
=====
HOLD
0.500
2.151
1.652
clk_ibuf
0.000
1.392
ppu_inst/text_address_10_s0
1.577
1.910
ppu_inst/sprite_BRAM/mem_mem_0_1_s
2.151
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_0_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_0_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q12_0_s0
1.084
