# ğŸ‘‹ Hi, I'm Bibhu Asish Panda
**Electronics & Communication Engineer | Analog IC Design Â· VLSI Â· IoT**

I build end-to-end hardware systems â€” from transistor-level analog circuits to RTL and embedded IoT prototypes.  
Currently focused on **Analog IC design (SkyWater 130nm)**, MEMS microphone front-ends, and digital VLSI design.

---

## ğŸ”­ What I Do
- **Analog & Mixed-Signal IC Design**  
  - Low-noise preamplifiers, transistor-level CS & OTA blocks.  
  - Tools: Xschem, Ngspice, Magic, Netgen, SkyWater130 PDK.
- **Digital VLSI Design (Verilog)**  
  - FSM designs (Traffic Light, Vending Machine, Digital Lock).  
  - RTL implementation and simulation for interview prep.
- **Embedded & IoT Systems**  
  - ESP32-based automation, dual ultrasonic radar robots, and Blynk-enabled monitoring.

---

## ğŸ§© Featured Projects
- ğŸ”¸ **[Analog IC Design â€“ MEMS Microphone](https://github.com/BibhuAsish1925/Analog-IC-design-GitHub-page-by--Bibhu-Asish-panda)**  
  Complete analog design workflow from schematic to simulation and waveform analysis.

- ğŸ”¸ **[Verilog Projects (Digital VLSI)](https://github.com/BibhuAsish1925/Verilog-Projects---Bibhu-Asish-Panda)**  
  FSM-based modules and reusable HDL designs.

- ğŸ”¸ **[Dual Ultrasonic Obstacle Avoidance Robot](https://github.com/BibhuAsish1925/Dual-Ultrasonic-sensor-based-Obstacle-detection-and-avoidance-robot)**  
  ESP32-based real-time obstacle detection and avoidance.

---

## ğŸ§° Tools & Technologies
**EDA:** Xschem Â· Ngspice Â· Magic VLSI Â· Netgen Â· Sky130 PDK  
**Digital:** Verilog Â· iVerilog Â· Vivado Â· Yosys  
**Embedded:** ESP32 Â· Arduino IDE Â· Blynk Â· OLED  
**Languages:** Python Â· C/C++ Â· MATLAB  
**Others:** Git Â· GitHub Â· KiCad

---

## ğŸ† Highlights
- Completed transistor-level MEMS microphone amplifier analysis & frequency response verification.  
- Designed RTL FSMs & ALUs for digital VLSI labs and interviews.  
- Built multiple ESP32 automation prototypes and robotics models.

---

## ğŸ“¬ Connect with Me
- ğŸ“§ Email: **your_email@example.com**  
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/bibhu-asish-panda-05332b288)  
- ğŸŒ Portfolio: *(add if available)*  

---

## ğŸ“ˆ GitHub Activity Summary

<div align="center">

### ğŸ§­ Overview
![GitHub Summary Card](https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=BibhuAsish1925&theme=radical)

### ğŸ“Š Top Languages by Commit
![Top Langs by Commit](https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=BibhuAsish1925&theme=radical)
![Top Langs by Repo](https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=BibhuAsish1925&theme=radical)

### ğŸ“ˆ Stats Overview
![Stats](https://github-profile-summary-cards.vercel.app/api/cards/stats?username=BibhuAsish1925&theme=radical)
![Commits per Year](https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=BibhuAsish1925&theme=radical)

</div>

---

â­ **Thanks for visiting!**  
Feel free to explore my repositories and connect for Analog/VLSI/IoT collaborations.
