//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	memSetKernel

.visible .entry memSetKernel(
	.param .u32 memSetKernel_param_0,
	.param .u32 memSetKernel_param_1,
	.param .u32 memSetKernel_param_2,
	.param .u32 memSetKernel_param_3,
	.param .u32 memSetKernel_param_4,
	.param .u32 memSetKernel_param_5,
	.param .f32 memSetKernel_param_6,
	.param .u64 memSetKernel_param_7,
	.param .u64 memSetKernel_param_8,
	.param .u64 memSetKernel_param_9,
	.param .u64 memSetKernel_param_10,
	.param .u64 memSetKernel_param_11,
	.param .u64 memSetKernel_param_12,
	.param .u64 memSetKernel_param_13,
	.param .u64 memSetKernel_param_14,
	.param .u64 memSetKernel_param_15,
	.param .u64 memSetKernel_param_16,
	.param .u64 memSetKernel_param_17,
	.param .u64 memSetKernel_param_18,
	.param .u64 memSetKernel_param_19,
	.param .u64 memSetKernel_param_20,
	.param .u64 memSetKernel_param_21,
	.param .u64 memSetKernel_param_22,
	.param .u64 memSetKernel_param_23,
	.param .u64 memSetKernel_param_24,
	.param .u64 memSetKernel_param_25
)
{
	.reg .pred 	%p<25>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<135>;
	.reg .b64 	%rd<150>;


	ld.param.u32 	%r29, [memSetKernel_param_0];
	ld.param.u32 	%r30, [memSetKernel_param_1];
	ld.param.u32 	%r31, [memSetKernel_param_2];
	ld.param.u32 	%r32, [memSetKernel_param_5];
	ld.param.f32 	%f3, [memSetKernel_param_6];
	ld.param.u64 	%rd38, [memSetKernel_param_7];
	ld.param.u64 	%rd39, [memSetKernel_param_8];
	ld.param.u64 	%rd40, [memSetKernel_param_9];
	ld.param.u64 	%rd41, [memSetKernel_param_10];
	ld.param.u64 	%rd42, [memSetKernel_param_11];
	ld.param.u64 	%rd43, [memSetKernel_param_12];
	ld.param.u64 	%rd44, [memSetKernel_param_13];
	ld.param.u64 	%rd45, [memSetKernel_param_14];
	ld.param.u64 	%rd46, [memSetKernel_param_15];
	ld.param.u64 	%rd47, [memSetKernel_param_16];
	ld.param.u64 	%rd48, [memSetKernel_param_17];
	ld.param.u64 	%rd49, [memSetKernel_param_18];
	ld.param.u64 	%rd50, [memSetKernel_param_19];
	ld.param.u64 	%rd51, [memSetKernel_param_20];
	ld.param.u64 	%rd52, [memSetKernel_param_21];
	ld.param.u64 	%rd53, [memSetKernel_param_22];
	ld.param.u64 	%rd54, [memSetKernel_param_23];
	ld.param.u64 	%rd55, [memSetKernel_param_24];
	ld.param.u64 	%rd56, [memSetKernel_param_25];
	mov.u32 	%r33, %ctaid.x;
	mov.u32 	%r34, %ntid.x;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r36, %r34, %r33, %r35;
	setp.ge.s32	%p1, %r36, %r29;
	@%p1 bra 	BB0_36;

	shr.u32 	%r37, %r29, 31;
	add.s32 	%r38, %r29, %r37;
	shr.s32 	%r1, %r38, 1;
	rem.s32 	%r2, %r36, %r1;
	setp.lt.s32	%p2, %r30, 1;
	@%p2 bra 	BB0_7;

	mul.lo.s32 	%r44, %r31, %r30;
	mul.lo.s32 	%r49, %r44, %r36;
	cvta.to.global.u64 	%rd57, %rd41;
	mul.wide.s32 	%rd58, %r49, 4;
	add.s64 	%rd143, %rd57, %rd58;
	mov.u32 	%r121, 0;

BB0_3:
	mov.u32 	%r50, 1065353216;
	st.global.u32 	[%rd143], %r50;
	add.s64 	%rd143, %rd143, 4;
	add.s32 	%r121, %r121, 1;
	setp.lt.s32	%p3, %r121, %r30;
	@%p3 bra 	BB0_3;

	@%p2 bra 	BB0_7;

	cvt.s64.s32	%rd59, %r30;
	cvt.s64.s32	%rd60, %r49;
	add.s64 	%rd61, %rd59, %rd60;
	shl.b64 	%rd63, %rd61, 2;
	add.s64 	%rd144, %rd57, %rd63;
	mov.u32 	%r51, 0;
	mov.u32 	%r122, %r51;

BB0_6:
	mov.u32 	%r5, %r122;
	st.global.u32 	[%rd144], %r51;
	add.s64 	%rd144, %rd144, 4;
	add.s32 	%r6, %r5, 1;
	setp.lt.s32	%p5, %r6, %r30;
	mov.u32 	%r122, %r6;
	@%p5 bra 	BB0_6;

BB0_7:
	setp.lt.s32	%p6, %r36, %r1;
	@%p6 bra 	BB0_14;
	bra.uni 	BB0_8;

BB0_14:
	setp.lt.s32	%p11, %r32, 1;
	@%p11 bra 	BB0_20;

	mul.lo.s32 	%r77, %r36, %r30;
	mul.lo.s32 	%r78, %r77, %r31;
	cvt.s64.s32	%rd76, %r78;
	cvt.s64.s32	%rd77, %r30;
	add.s64 	%rd11, %rd76, %rd77;
	cvt.s64.s32	%rd12, %r2;
	cvta.to.global.u64 	%rd13, %rd38;
	mov.u32 	%r72, 0;
	@%p2 bra 	BB0_23;

	mov.u32 	%r128, %r72;

BB0_17:
	cvt.s64.s32	%rd78, %r128;
	add.s64 	%rd14, %rd78, %rd12;
	mov.u32 	%r127, %r72;

BB0_18:
	mov.u32 	%r12, %r127;
	cvt.s64.s32	%rd79, %r12;
	add.s64 	%rd80, %rd11, %rd79;
	cvta.to.global.u64 	%rd81, %rd41;
	shl.b64 	%rd82, %rd80, 2;
	add.s64 	%rd83, %rd81, %rd82;
	mul.lo.s32 	%r80, %r12, %r32;
	cvt.s64.s32	%rd84, %r80;
	add.s64 	%rd85, %rd14, %rd84;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd87, %rd13, %rd86;
	ld.global.f32 	%f7, [%rd87];
	ld.global.f32 	%f8, [%rd83];
	add.f32 	%f9, %f8, %f7;
	st.global.f32 	[%rd83], %f9;
	add.s32 	%r13, %r12, 1;
	setp.lt.s32	%p13, %r13, %r30;
	mov.u32 	%r127, %r13;
	@%p13 bra 	BB0_18;

	add.s32 	%r128, %r128, 1;
	setp.lt.s32	%p14, %r128, %r32;
	@%p14 bra 	BB0_17;
	bra.uni 	BB0_20;

BB0_8:
	setp.lt.s32	%p7, %r32, 1;
	@%p7 bra 	BB0_20;

	mul.lo.s32 	%r68, %r36, %r30;
	mul.lo.s32 	%r69, %r68, %r31;
	cvt.s64.s32	%rd64, %r69;
	cvt.s64.s32	%rd65, %r30;
	add.s64 	%rd7, %rd64, %rd65;
	cvt.s64.s32	%rd8, %r2;
	cvta.to.global.u64 	%rd9, %rd39;
	mov.u32 	%r63, 0;
	@%p2 bra 	BB0_23;

	mov.u32 	%r125, %r63;

BB0_11:
	cvt.s64.s32	%rd66, %r125;
	add.s64 	%rd10, %rd66, %rd8;
	mov.u32 	%r124, %r63;

BB0_12:
	mov.u32 	%r8, %r124;
	cvt.s64.s32	%rd67, %r8;
	add.s64 	%rd68, %rd7, %rd67;
	cvta.to.global.u64 	%rd69, %rd41;
	shl.b64 	%rd70, %rd68, 2;
	add.s64 	%rd71, %rd69, %rd70;
	mul.lo.s32 	%r71, %r8, %r32;
	cvt.s64.s32	%rd72, %r71;
	add.s64 	%rd73, %rd10, %rd72;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd75, %rd9, %rd74;
	ld.global.f32 	%f4, [%rd75];
	ld.global.f32 	%f5, [%rd71];
	add.f32 	%f6, %f5, %f4;
	st.global.f32 	[%rd71], %f6;
	add.s32 	%r9, %r8, 1;
	setp.lt.s32	%p9, %r9, %r30;
	mov.u32 	%r124, %r9;
	@%p9 bra 	BB0_12;

	add.s32 	%r125, %r125, 1;
	setp.lt.s32	%p10, %r125, %r32;
	@%p10 bra 	BB0_11;

BB0_20:
	@%p2 bra 	BB0_23;

	cvt.rn.f32.s32	%f1, %r32;
	mul.lo.s32 	%r86, %r31, %r30;
	mul.lo.s32 	%r87, %r86, %r36;
	cvt.s64.s32	%rd88, %r87;
	cvt.s64.s32	%rd89, %r30;
	add.s64 	%rd90, %rd89, %rd88;
	cvta.to.global.u64 	%rd91, %rd41;
	shl.b64 	%rd92, %rd90, 2;
	add.s64 	%rd145, %rd91, %rd92;
	mov.u32 	%r129, 0;

BB0_22:
	ld.global.f32 	%f10, [%rd145];
	div.rn.f32 	%f11, %f10, %f1;
	st.global.f32 	[%rd145], %f11;
	add.s64 	%rd145, %rd145, 4;
	add.s32 	%r129, %r129, 1;
	setp.lt.s32	%p16, %r129, %r30;
	@%p16 bra 	BB0_22;

BB0_23:
	setp.lt.s32	%p17, %r31, 3;
	@%p17 bra 	BB0_29;

	@%p2 bra 	BB0_32;

	mul.lo.s32 	%r93, %r36, %r30;
	mul.lo.s32 	%r94, %r93, %r31;
	cvt.s64.s32	%rd93, %r94;
	cvt.s64.s32	%rd94, %r30;
	add.s64 	%rd18, %rd93, %rd94;
	neg.s32 	%r95, %r30;
	cvt.s64.s32	%rd19, %r95;
	mul.lo.s32 	%r96, %r31, %r30;
	mul.lo.s32 	%r97, %r96, %r36;
	cvt.s64.s32	%rd95, %r97;
	add.s64 	%rd96, %rd94, %rd95;
	cvta.to.global.u64 	%rd20, %rd41;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd21, %rd20, %rd97;
	shl.b32 	%r17, %r30, 1;
	mov.u32 	%r88, 0;
	mov.u32 	%r132, %r88;

BB0_26:
	mad.lo.s32 	%r99, %r30, %r132, %r17;
	mul.wide.s32 	%rd98, %r99, 4;
	add.s64 	%rd146, %rd21, %rd98;
	add.s32 	%r100, %r132, 2;
	mul.lo.s32 	%r101, %r100, %r30;
	cvt.s64.s32	%rd99, %r100;
	add.s64 	%rd100, %rd18, %rd99;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd23, %rd20, %rd101;
	cvt.s64.s32	%rd102, %r101;
	add.s64 	%rd103, %rd102, %rd19;
	add.s64 	%rd104, %rd103, %rd100;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd24, %rd20, %rd105;
	mov.u32 	%r131, %r88;

BB0_27:
	mov.u32 	%r19, %r131;
	ld.global.f32 	%f12, [%rd24];
	ld.global.f32 	%f13, [%rd23];
	mul.f32 	%f14, %f13, %f12;
	st.global.f32 	[%rd146], %f14;
	add.s64 	%rd146, %rd146, 4;
	add.s32 	%r20, %r19, 1;
	setp.lt.s32	%p19, %r20, %r30;
	mov.u32 	%r131, %r20;
	@%p19 bra 	BB0_27;

	add.s32 	%r102, %r132, 3;
	setp.lt.s32	%p20, %r102, %r31;
	add.s32 	%r132, %r132, 1;
	@%p20 bra 	BB0_26;

BB0_29:
	@%p2 bra 	BB0_32;

	mul.lo.s32 	%r108, %r30, %r36;
	cvta.to.global.u64 	%rd106, %rd47;
	mul.wide.s32 	%rd107, %r108, 4;
	add.s64 	%rd149, %rd106, %rd107;
	cvta.to.global.u64 	%rd108, %rd42;
	add.s64 	%rd148, %rd108, %rd107;
	cvta.to.global.u64 	%rd147, %rd40;
	mov.u32 	%r133, 0;

BB0_31:
	ld.global.f32 	%f15, [%rd147];
	st.global.f32 	[%rd148], %f15;
	ld.global.f32 	%f16, [%rd147];
	st.global.f32 	[%rd149], %f16;
	add.s64 	%rd149, %rd149, 4;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 4;
	add.s32 	%r133, %r133, 1;
	setp.lt.s32	%p22, %r133, %r30;
	@%p22 bra 	BB0_31;

BB0_32:
	mul.lo.s32 	%r24, %r36, %r31;
	mul.lo.s32 	%r113, %r24, %r31;
	mul.lo.s32 	%r25, %r31, %r31;
	setp.eq.s32	%p23, %r25, 0;
	cvt.s64.s32	%rd36, %r113;
	@%p23 bra 	BB0_35;

	mul.f32 	%f2, %f3, %f3;
	add.s32 	%r26, %r31, 1;
	cvta.to.global.u64 	%rd37, %rd43;
	mov.u32 	%r134, 0;

BB0_34:
	cvt.s64.s32	%rd109, %r134;
	add.s64 	%rd110, %rd109, %rd36;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd37, %rd111;
	st.global.f32 	[%rd112], %f2;
	add.s32 	%r134, %r26, %r134;
	setp.lt.s32	%p24, %r134, %r25;
	@%p24 bra 	BB0_34;

BB0_35:
	mul.lo.s32 	%r119, %r36, %r30;
	mul.lo.s32 	%r120, %r119, %r31;
	mul.wide.s32 	%rd113, %r120, 4;
	add.s64 	%rd114, %rd41, %rd113;
	cvta.to.global.u64 	%rd115, %rd49;
	mul.wide.s32 	%rd116, %r36, 8;
	add.s64 	%rd117, %rd115, %rd116;
	st.global.u64 	[%rd117], %rd114;
	mul.wide.s32 	%rd118, %r119, 4;
	add.s64 	%rd119, %rd42, %rd118;
	cvta.to.global.u64 	%rd120, %rd50;
	add.s64 	%rd121, %rd120, %rd116;
	st.global.u64 	[%rd121], %rd119;
	cvta.to.global.u64 	%rd122, %rd51;
	add.s64 	%rd123, %rd122, %rd116;
	shl.b64 	%rd124, %rd36, 2;
	add.s64 	%rd125, %rd43, %rd124;
	st.global.u64 	[%rd123], %rd125;
	mul.wide.s32 	%rd126, %r24, 4;
	add.s64 	%rd127, %rd44, %rd126;
	cvta.to.global.u64 	%rd128, %rd52;
	add.s64 	%rd129, %rd128, %rd116;
	st.global.u64 	[%rd129], %rd127;
	cvta.to.global.u64 	%rd130, %rd53;
	add.s64 	%rd131, %rd130, %rd116;
	add.s64 	%rd132, %rd45, %rd124;
	st.global.u64 	[%rd131], %rd132;
	add.s64 	%rd133, %rd46, %rd126;
	cvta.to.global.u64 	%rd134, %rd54;
	add.s64 	%rd135, %rd134, %rd116;
	st.global.u64 	[%rd135], %rd133;
	add.s64 	%rd136, %rd47, %rd118;
	cvta.to.global.u64 	%rd137, %rd55;
	add.s64 	%rd138, %rd137, %rd116;
	st.global.u64 	[%rd138], %rd136;
	mul.wide.s32 	%rd139, %r36, 4;
	add.s64 	%rd140, %rd48, %rd139;
	cvta.to.global.u64 	%rd141, %rd56;
	add.s64 	%rd142, %rd141, %rd116;
	st.global.u64 	[%rd142], %rd140;

BB0_36:
	ret;
}


