// Seed: 3698109008
module module_0 (
    input tri id_0
);
  logic id_2;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_7 = id_4;
endmodule
module module_2 #(
    parameter id_2 = 32'd37
) (
    output supply0 id_0,
    output tri1 id_1[id_2 : id_2],
    input supply0 _id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    input uwire id_7,
    output tri1 id_8
);
  assign id_6 = -1;
  module_0 modCall_1 (id_7);
endmodule
