Source Block: oh/src/spi/hdl/spi_master_regs.v@51:61@HdlIdDef
   reg [4:0] 	     ctrlmode_out;   
   reg [1:0] 	     datamode_out;
   
   integer 	     i;

   wire [31:0] 	     reg_wdata;
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [4:0]		ctrlmode_in;		// From pe2 of packet2emesh.v
   wire [AW-1:0]	data_in;		// From pe2 of packet2emesh.v

Diff Content:
+ 56    wire 	     reg_write;
+ 56    wire 	     reg_read;
+ 56    wire 	     config_write;
+ 56    wire 	     status_write;
+ 56    wire 	     clkdiv_write;
+ 56    wire 	     cmd_write;
+ 56    wire 	     tx_write;
+ 56    wire 	     irq_en;
+ 56    wire 	     wait_pulse;
+ 56    integer 	     i;

Clone Blocks:
Clone Blocks 1:
oh/src/spi/hdl/spi_master_regs.v@49:59
   reg 		     access_out;
   reg [AW-1:0]      dstaddr_out;   
   reg [4:0] 	     ctrlmode_out;   
   reg [1:0] 	     datamode_out;
   
   integer 	     i;

   wire [31:0] 	     reg_wdata;
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)

