==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:9:2: error: use of undeclared identifier 'QIO_accel_hw'; did you mean 'QIO_accel'?
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^~~~~~~~~~~~
 QIO_accel
QIO/QIO_accel.cpp:3:6: note: 'QIO_accel' declared here
void QIO_accel(axis_t input[64 + (64 + 1)*64/2], axis_t output[64], ap_int<32> num_iter){
     ^
QIO/QIO_accel.cpp:9:18: error: expected '(' for function-style cast or type construction
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
              ~~~^
QIO/QIO_accel.cpp:22:3: error: use of undeclared identifier 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^
QIO/QIO_accel.cpp:22:7: error: 'T' does not refer to a value
  QIO<T>(current_val,coef_list[64][64], cost_new);
      ^
QIO/QIO_accel.cpp:14:20: note: declared here
template <typename T> void QIO_accel_hw(ap_int<32> num_iter, T init_val[64],float coef_list[64][64], T final_val[64]){
                   ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:23:3: error: use of undeclared identifier 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^
QIO/QIO_accel.cpp:23:7: error: 'T' does not refer to a value
  QIO<T>(current_val,coef_list[64][64], cost_new);
      ^
QIO/QIO_accel.cpp:15:20: note: declared here
template <typename T> void QIO_accel_hw(ap_int<32> num_iter, T init_val[64],float coef_list[64][64], T final_val[64]){
                   ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:24:3: error: no matching function for call to 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^~~~~~
QIO/QIO_accel.cpp:12:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^
QIO/QIO_accel.cpp:4:28: note: candidate function [with T = int] not viable: no known conversion from 'float' to 'float (*)[64]' for 2nd argument; 
template <typename T> void QIO(T current_val[64],float coef_list[64][64], float cost_new);
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:24:3: error: no matching function for call to 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^~~~~~
QIO/QIO_accel.cpp:12:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^
QIO/QIO_accel.cpp:4:28: note: candidate function [with T = int] not viable: no known conversion from 'float' to 'float (*)[64]' for 2nd argument; 
template <typename T> void QIO(T current_val[64],float coef_list[64][64], float cost_new);
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:21:3: error: no matching function for call to 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^~~~~~
QIO/QIO_accel.cpp:9:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^
QIO/QIO.h:18:28: note: candidate function [with T = int] not viable: no known conversion from 'float' to 'float (*)[64]' for 2nd argument; 
template <typename T> void QIO(T current_val[64],float coef_list[64][64], float cost_new);
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:26:3: error: no matching function for call to 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^~~~~~
QIO/QIO_accel.cpp:39:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^
QIO/QIO_accel.cpp:3:28: note: candidate function [with T = int] not viable: no known conversion from 'float' to 'float (*)[64]' for 2nd argument; 
template <typename T> void QIO(T current_val[64],float coef_list[64][64], float cost_new){
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from QIO/QIO_accel.cpp:1:
QIO/QIO_accel.cpp:28:3: error: no matching function for call to 'QIO'
  QIO<T>(current_val,coef_list[64][64], cost_new);
  ^~~~~~
QIO/QIO_accel.cpp:41:2: note: in instantiation of function template specialization 'QIO_accel_hw<int>' requested here
 QIO_accel_hw<int>(num_iter, init_val, coef_list, final_val);
 ^
QIO/QIO_accel.cpp:5:28: note: candidate function [with T = int] not viable: no known conversion from 'float' to 'float (*)[64]' for 2nd argument; 
template <typename T> void QIO(T current_val[64],float coef_list[64][64], float &cost_new){
                           ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:40).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:36) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:38) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:41) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val.assign' (QIO/QIO_accel.cpp:31:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.542 seconds; current allocated memory: 192.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 192.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/num_iter_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_final_val_assign' to 'QIO_accel_final_vbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/num_iter_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 193.279 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 887.605 ; gain = 793.734
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 24.45 seconds; peak allocated memory: 193.279 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:41).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:36) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:38) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val.assign' (QIO/QIO_accel.cpp:32:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.058 seconds; current allocated memory: 196.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 197.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_final_val_assign' to 'QIO_accel_final_vbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 197.589 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 887.875 ; gain = 793.871
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 25.89 seconds; peak allocated memory: 197.589 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:41).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:36) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:38) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val.assign' (QIO/QIO_accel.cpp:32:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.787 seconds; current allocated memory: 196.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 197.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_final_val_assign' to 'QIO_accel_final_vbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 197.637 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 887.922 ; gain = 794.418
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 26.721 seconds; peak allocated memory: 197.637 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:41).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:36) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:38) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-602] Inlining function 'QIO_accel_hw<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val.assign' (QIO/QIO_accel.cpp:32:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.804 seconds; current allocated memory: 195.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 195.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'QIO_accel_final_val_assign' to 'QIO_accel_final_vbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 195.971 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_init_val_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 887.828 ; gain = 794.176
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 43.829 seconds; peak allocated memory: 195.971 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:76).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:36) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:38) in function 'QIO_accel' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:63:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:34:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.86 seconds; current allocated memory: 272.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 272.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 272.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 272.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 272.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 272.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 273.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 273.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'QIO_accel/input_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'QIO_accel/input_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 274.652 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 887.926 ; gain = 791.727
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 34.367 seconds; peak allocated memory: 274.652 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 888.809 ; gain = 795.855
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:50) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:52) in function 'QIO_accel' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:48:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.198 seconds; current allocated memory: 272.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 272.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 273.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 273.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between axis read on port 'input_data_V' and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 273.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 273.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 274.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 274.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 276.687 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 888.809 ; gain = 795.855
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 30.427 seconds; peak allocated memory: 276.687 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 889.137 ; gain = 795.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:52) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:54) in function 'QIO_accel' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:50:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.771 seconds; current allocated memory: 272.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 272.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 273.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 273.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between axis read on port 'input_data_V' and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 273.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 273.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 274.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 274.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 276.686 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 889.137 ; gain = 795.230
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 64.891 seconds; peak allocated memory: 276.686 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 888.043 ; gain = 795.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:52) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:54) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:61) in dimension 1 with a block factor 16.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[4]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[5]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[6]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[7]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[8]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[9]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[10]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[11]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[12]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[13]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[14]' in function 'QIO_accel' (QIO/QIO.h:57:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[15]' in function 'QIO_accel' (QIO/QIO.h:57:7).
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:50:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:01:21 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.103 seconds; current allocated memory: 272.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 272.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 273.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 273.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between axis read on port 'input_data_V' and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 273.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 274.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 274.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 274.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 276.756 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:27 . Memory (MB): peak = 888.043 ; gain = 795.023
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 86.757 seconds; peak allocated memory: 276.756 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 889.344 ; gain = 796.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:52) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:54) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:61) in dimension 2 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:50:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.556 seconds; current allocated memory: 272.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 272.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 273.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 273.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between axis read on port 'input_data_V' and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 273.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 273.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 274.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 274.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 276.719 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 889.344 ; gain = 796.535
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 65.653 seconds; peak allocated memory: 276.719 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:65).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 888.395 ; gain = 794.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:56).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:56).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (QIO/QIO.h:52) in function 'QIO_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (QIO/QIO.h:54) in function 'QIO_accel' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:61) in dimension 2 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:50:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.396 seconds; current allocated memory: 272.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 272.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 273.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 273.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56) and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_accel' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between axis read on port 'input_data_V' and axis read on port 'input_data_V' (QIO/QIO_accel.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 273.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 274.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 274.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 274.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 276.727 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 888.395 ; gain = 794.633
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 30.977 seconds; peak allocated memory: 276.727 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:68).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 888.285 ; gain = 794.723
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:64) in dimension 2 with a block factor 4.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:62:7).
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:56:33) in function 'QIO_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:22:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:53:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.328 seconds; current allocated memory: 273.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 273.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 273.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 273.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 273.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 274.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 274.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 275.986 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 888.285 ; gain = 794.723
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 33.851 seconds; peak allocated memory: 275.986 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:68).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 887.902 ; gain = 794.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-101] Partitioning array 'coef_list' (QIO/QIO_accel.cpp:64) in dimension 2 with a block factor 4.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[0]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[1]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[2]' in function 'QIO_accel' (QIO/QIO.h:62:7).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'coef_list[3]' in function 'QIO_accel' (QIO/QIO.h:62:7).
INFO: [XFORM 203-602] Inlining function 'QIO<int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:56:33) in function 'QIO_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:21:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:22:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:53:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.181 seconds; current allocated memory: 273.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 273.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 273.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 273.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 273.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 274.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 274.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 274.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 275.986 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 887.902 ; gain = 794.789
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 33.105 seconds; peak allocated memory: 275.986 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:12).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:14).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO.h:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 888.078 ; gain = 794.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:3).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:110:33) in function 'QIO_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO.h:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO.h:37:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO.h:65:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO.h:70:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:107:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.471 seconds; current allocated memory: 273.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 273.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 273.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 273.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 273.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 274.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 274.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 274.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 275.919 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:59 . Memory (MB): peak = 888.078 ; gain = 794.117
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 59.529 seconds; peak allocated memory: 275.919 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:12).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:14).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'pick_rnd_hw<int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw' into 'QIO_accel_hw<int>' (QIO/QIO.h:62) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 887.980 ; gain = 794.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:3).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:111:33) in function 'QIO_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO.h:37:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO.h:38:3)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO.h:66:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO.h:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:108:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.757 seconds; current allocated memory: 273.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 273.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 273.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 273.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 273.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 274.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_G' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 274.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 274.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 275.936 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_bkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 887.980 ; gain = 794.211
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 33.974 seconds; peak allocated memory: 275.936 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:64).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 888.148 ; gain = 795.246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:55).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:33) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:26) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:18:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:19:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:35:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:52:3)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.211 seconds; current allocated memory: 321.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 321.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 321.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 322.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 322.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 323.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 324.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 324.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 324.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 325.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 328.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 331.504 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 888.148 ; gain = 795.246
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 34.588 seconds; peak allocated memory: 331.504 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 888.035 ; gain = 794.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.47 seconds; current allocated memory: 357.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 357.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 357.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 358.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 359.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 359.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 360.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 360.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 360.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 361.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 364.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 368.008 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 888.035 ; gain = 794.211
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 61.224 seconds; peak allocated memory: 368.008 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:70).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:72).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 887.711 ; gain = 794.840
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:59).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:59).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:28) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:46) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:59:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:31:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:56:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:65:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:28:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.985 seconds; current allocated memory: 357.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 357.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'store' operation ('cost_new_write_assig_write_ln34', QIO/QIO.h:34) of variable 'sum', QIO/QIO.h:36 on local variable 'cost_new' and 'load' operation ('cost_new_write_assig_2', QIO/QIO.h:36) on local variable 'cost_new'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 357.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 358.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 359.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 359.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 360.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 360.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 360.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 361.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 364.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 368.008 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 887.711 ; gain = 794.840
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 60.744 seconds; peak allocated memory: 368.008 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 888.000 ; gain = 794.934
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:32) in function 'QIO<int>' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:61:34) in function 'QIO_accel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'QIO_loop2' (QIO/QIO.h:32:27) in function 'QIO<int>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:67:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.401 seconds; current allocated memory: 357.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 357.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 357.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 358.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 359.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 359.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 360.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 360.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 360.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 361.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 364.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 367.904 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 888.000 ; gain = 794.934
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 63.258 seconds; peak allocated memory: 367.904 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 888.094 ; gain = 794.223
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:35:28) to (QIO/QIO.h:35:23) in function 'QIO<int>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.775 seconds; current allocated memory: 357.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 357.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 357.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 358.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 358.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 359.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 360.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 360.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 360.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 361.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 364.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 367.795 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 888.094 ; gain = 794.223
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 72.71 seconds; peak allocated memory: 367.795 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 888.371 ; gain = 794.707
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:35:28) to (QIO/QIO.h:35:23) in function 'QIO<int>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'QIO_loop2' (QIO/QIO.h:32:27) in function 'QIO<int>'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.264 seconds; current allocated memory: 357.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 357.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2_QIO_loop3'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2_QIO_loop3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln32', QIO/QIO.h:32) and 'fadd' operation ('sum_dup', QIO/QIO.h:33).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2_QIO_loop3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('select_ln32', QIO/QIO.h:32) and 'fadd' operation ('sum_dup', QIO/QIO.h:33).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2_QIO_loop3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('select_ln32', QIO/QIO.h:32) and 'fadd' operation ('sum_dup', QIO/QIO.h:33).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2_QIO_loop3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('select_ln32', QIO/QIO.h:32) and 'fadd' operation ('sum_dup', QIO/QIO.h:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 357.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 358.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 358.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 359.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 360.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 360.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 360.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 361.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 364.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 368.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.00 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_g8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 888.371 ; gain = 794.707
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 73.743 seconds; peak allocated memory: 368.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'QIO/QIO_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'axis2type<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'type2axis<int>' into 'QIO_accel' (QIO/QIO_accel.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 887.855 ; gain = 794.840
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output.data.V' (QIO/QIO_accel.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data.V' (QIO/QIO_accel.cpp:58).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'QIO_loop2' (QIO/QIO.h:32) in function 'QIO<int>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'QIO_loop3' (QIO/QIO.h:36) in function 'QIO<int>' completely with a factor of 256.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'pick_rnd_hw<unsigned int>' (QIO/LFSR.h:30) automatically.
INFO: [XFORM 203-602] Inlining function 'pick_rnd_hw<unsigned int>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'uniform0_1_hw<float>' into 'QIO_accel_hw<int>' (QIO/QIO_accel.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QIO/QIO.h:32:27) to (QIO/QIO.h:32:22) in function 'QIO<int>'... converting 511 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [XFORM 203-541] Flattening a loop nest 'axis2type_loop2' (QIO/QIO.h:62:34) in function 'QIO_accel'.
WARNING: [XFORM 203-631] Renaming function 'Galois_LFSR_32_33_hw<unsigned int>' to 'Galois_LFSR_32_33_hw' (QIO/LFSR.h:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:20:3)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'new_val' (QIO/QIO_accel.cpp:40:4)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val' (QIO/QIO_accel.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'final_val' (QIO/QIO_accel.cpp:55:2)
INFO: [HLS 200-472] Inferring partial write operation for 'init_val' (QIO/QIO.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'coef_list' (QIO/QIO.h:68:7)
INFO: [HLS 200-472] Inferring partial write operation for 'current_val2' (QIO/QIO.h:29:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QIO_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'QIO<int>' to 'QIO_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'QIO_accel_hw<int>' to 'QIO_accel_hw_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.193 seconds; current allocated memory: 372.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 372.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_loop2'.
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
WARNING: [SCHED 204-68] The II Violation in module 'QIO_int_s' (Loop: QIO_loop2): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'fadd' operation ('sum1_254', QIO/QIO.h:38) and 'fadd' operation ('sum1_s', QIO/QIO.h:38).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.153 seconds; current allocated memory: 388.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.157 seconds; current allocated memory: 430.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'QIO_hw_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.97 seconds; current allocated memory: 433.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 434.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'axis2type_loop2_axis2type_loop3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'type2axis_loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 435.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 436.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Galois_LFSR_32_33_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lfsr33_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Galois_LFSR_32_33_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 436.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_int_s_current_val2' to 'QIO_int_s_currentbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'QIO_accel_fadd_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'QIO_accel_fmul_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_sitofp_32ns_32_6_1' to 'QIO_accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fadd_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fmul_32dEe': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_sitofp_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_int_s'.
INFO: [HLS 200-111]  Elapsed time: 4.977 seconds; current allocated memory: 472.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel_hw_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_current_val' to 'QIO_accel_hw_int_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_hw_int_s_new_val' to 'QIO_accel_hw_int_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fdiv_32ns_32ns_32_16_1' to 'QIO_accel_fdiv_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fptrunc_64ns_32_2_1' to 'QIO_accel_fptruncibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_fcmp_32ns_32ns_1_2_1' to 'QIO_accel_fcmp_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'QIO_accel_dmul_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_ddiv_64ns_64ns_64_31_1' to 'QIO_accel_ddiv_64lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QIO_accel_uitodp_32ns_64_6_1' to 'QIO_accel_uitodp_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_ddiv_64lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_dmul_64kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fcmp_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fdiv_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_fptruncibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QIO_accel_uitodp_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel_hw_int_s'.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 518.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QIO_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/input_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/output_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'QIO_accel/seed' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'QIO_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'QIO_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 521.915 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [RTMG 210-278] Implementing memory 'QIO_int_s_currentbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_hw_int_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'QIO_accel_coef_list_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 887.855 ; gain = 794.840
INFO: [VHDL 208-304] Generating VHDL RTL for QIO_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for QIO_accel.
INFO: [HLS 200-112] Total elapsed time: 123.861 seconds; peak allocated memory: 521.915 MB.
