,servo_state,FPGA,PLL,PSR,PSL
0,          wri2,44.50,28.44,34.00,"36.19
"
