

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Tue Feb 11 03:46:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 6 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_39_val"   --->   Operation 7 'read' 'weights_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_38_val"   --->   Operation 8 'read' 'weights_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_37_val"   --->   Operation 9 'read' 'weights_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_36_val"   --->   Operation 10 'read' 'weights_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_35_val"   --->   Operation 11 'read' 'weights_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_34_val"   --->   Operation 12 'read' 'weights_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_33_val"   --->   Operation 13 'read' 'weights_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_32_val"   --->   Operation 14 'read' 'weights_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_31_val"   --->   Operation 15 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_30_val"   --->   Operation 16 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_29_val"   --->   Operation 17 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_28_val"   --->   Operation 18 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_27_val"   --->   Operation 19 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_26_val"   --->   Operation 20 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_25_val"   --->   Operation 21 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_24_val"   --->   Operation 22 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 23 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 24 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 25 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 26 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_199_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_199_val"   --->   Operation 27 'read' 'data_199_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_198_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_198_val"   --->   Operation 28 'read' 'data_198_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_197_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_197_val"   --->   Operation 29 'read' 'data_197_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_196_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_196_val"   --->   Operation 30 'read' 'data_196_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_195_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_195_val"   --->   Operation 31 'read' 'data_195_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_194_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_194_val"   --->   Operation 32 'read' 'data_194_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_193_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_193_val"   --->   Operation 33 'read' 'data_193_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_192_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_192_val"   --->   Operation 34 'read' 'data_192_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_191_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_191_val"   --->   Operation 35 'read' 'data_191_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_190_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_190_val"   --->   Operation 36 'read' 'data_190_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_189_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_189_val"   --->   Operation 37 'read' 'data_189_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_188_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_188_val"   --->   Operation 38 'read' 'data_188_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_187_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_187_val"   --->   Operation 39 'read' 'data_187_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_186_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_186_val"   --->   Operation 40 'read' 'data_186_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_185_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_185_val"   --->   Operation 41 'read' 'data_185_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_184_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_184_val"   --->   Operation 42 'read' 'data_184_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_183_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_183_val"   --->   Operation 43 'read' 'data_183_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_182_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_182_val"   --->   Operation 44 'read' 'data_182_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_181_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_181_val"   --->   Operation 45 'read' 'data_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_180_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_180_val"   --->   Operation 46 'read' 'data_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_179_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_179_val"   --->   Operation 47 'read' 'data_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_178_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_178_val"   --->   Operation 48 'read' 'data_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_177_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_177_val"   --->   Operation 49 'read' 'data_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_176_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_176_val"   --->   Operation 50 'read' 'data_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_175_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_175_val"   --->   Operation 51 'read' 'data_175_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_174_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_174_val"   --->   Operation 52 'read' 'data_174_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_173_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_173_val"   --->   Operation 53 'read' 'data_173_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_172_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_172_val"   --->   Operation 54 'read' 'data_172_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_171_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_171_val"   --->   Operation 55 'read' 'data_171_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_170_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_170_val"   --->   Operation 56 'read' 'data_170_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_169_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_169_val"   --->   Operation 57 'read' 'data_169_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_168_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_168_val"   --->   Operation 58 'read' 'data_168_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_167_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_167_val"   --->   Operation 59 'read' 'data_167_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_166_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_166_val"   --->   Operation 60 'read' 'data_166_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_165_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_165_val"   --->   Operation 61 'read' 'data_165_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_164_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_164_val"   --->   Operation 62 'read' 'data_164_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_163_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_163_val"   --->   Operation 63 'read' 'data_163_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_162_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_162_val"   --->   Operation 64 'read' 'data_162_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_161_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_161_val"   --->   Operation 65 'read' 'data_161_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_160_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_160_val"   --->   Operation 66 'read' 'data_160_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_159_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_159_val"   --->   Operation 67 'read' 'data_159_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_158_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_158_val"   --->   Operation 68 'read' 'data_158_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_157_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_157_val"   --->   Operation 69 'read' 'data_157_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_156_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_156_val"   --->   Operation 70 'read' 'data_156_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_155_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_155_val"   --->   Operation 71 'read' 'data_155_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_154_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_154_val"   --->   Operation 72 'read' 'data_154_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_153_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_153_val"   --->   Operation 73 'read' 'data_153_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_152_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_152_val"   --->   Operation 74 'read' 'data_152_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_151_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_151_val"   --->   Operation 75 'read' 'data_151_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_150_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_150_val"   --->   Operation 76 'read' 'data_150_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_149_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_149_val"   --->   Operation 77 'read' 'data_149_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_148_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_148_val"   --->   Operation 78 'read' 'data_148_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_147_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_147_val"   --->   Operation 79 'read' 'data_147_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_146_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_146_val"   --->   Operation 80 'read' 'data_146_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_145_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_145_val"   --->   Operation 81 'read' 'data_145_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_144_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_144_val"   --->   Operation 82 'read' 'data_144_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_143_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_143_val"   --->   Operation 83 'read' 'data_143_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_142_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_142_val"   --->   Operation 84 'read' 'data_142_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_141_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_141_val"   --->   Operation 85 'read' 'data_141_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_140_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_140_val"   --->   Operation 86 'read' 'data_140_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_139_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_139_val"   --->   Operation 87 'read' 'data_139_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_138_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_138_val"   --->   Operation 88 'read' 'data_138_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_137_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_137_val"   --->   Operation 89 'read' 'data_137_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_136_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_136_val"   --->   Operation 90 'read' 'data_136_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_135_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_135_val"   --->   Operation 91 'read' 'data_135_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_134_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_134_val"   --->   Operation 92 'read' 'data_134_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_133_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_133_val"   --->   Operation 93 'read' 'data_133_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_132_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_132_val"   --->   Operation 94 'read' 'data_132_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_131_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_131_val"   --->   Operation 95 'read' 'data_131_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_130_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_130_val"   --->   Operation 96 'read' 'data_130_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_129_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_129_val"   --->   Operation 97 'read' 'data_129_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_128_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_128_val"   --->   Operation 98 'read' 'data_128_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_127_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_127_val"   --->   Operation 99 'read' 'data_127_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_126_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_126_val"   --->   Operation 100 'read' 'data_126_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_125_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_125_val"   --->   Operation 101 'read' 'data_125_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_124_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_124_val"   --->   Operation 102 'read' 'data_124_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_123_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_123_val"   --->   Operation 103 'read' 'data_123_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_122_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_122_val"   --->   Operation 104 'read' 'data_122_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_121_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_121_val"   --->   Operation 105 'read' 'data_121_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_120_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_120_val"   --->   Operation 106 'read' 'data_120_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_119_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_119_val"   --->   Operation 107 'read' 'data_119_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_118_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_118_val"   --->   Operation 108 'read' 'data_118_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_117_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_117_val"   --->   Operation 109 'read' 'data_117_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_116_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_116_val"   --->   Operation 110 'read' 'data_116_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_115_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_115_val"   --->   Operation 111 'read' 'data_115_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_114_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_114_val"   --->   Operation 112 'read' 'data_114_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_113_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_113_val"   --->   Operation 113 'read' 'data_113_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_112_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_112_val"   --->   Operation 114 'read' 'data_112_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_111_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_111_val"   --->   Operation 115 'read' 'data_111_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_110_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_110_val"   --->   Operation 116 'read' 'data_110_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_109_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_109_val"   --->   Operation 117 'read' 'data_109_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_108_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_108_val"   --->   Operation 118 'read' 'data_108_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_107_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_107_val"   --->   Operation 119 'read' 'data_107_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_106_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_106_val"   --->   Operation 120 'read' 'data_106_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_105_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_105_val"   --->   Operation 121 'read' 'data_105_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_104_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_104_val"   --->   Operation 122 'read' 'data_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_103_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_103_val"   --->   Operation 123 'read' 'data_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_102_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_102_val"   --->   Operation 124 'read' 'data_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_101_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_101_val"   --->   Operation 125 'read' 'data_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_100_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_100_val"   --->   Operation 126 'read' 'data_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.93ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_100_val_read, i8 101, i13 %data_101_val_read, i8 102, i13 %data_102_val_read, i8 103, i13 %data_103_val_read, i8 104, i13 %data_104_val_read, i8 105, i13 %data_105_val_read, i8 106, i13 %data_106_val_read, i8 107, i13 %data_107_val_read, i8 108, i13 %data_108_val_read, i8 109, i13 %data_109_val_read, i8 110, i13 %data_110_val_read, i8 111, i13 %data_111_val_read, i8 112, i13 %data_112_val_read, i8 113, i13 %data_113_val_read, i8 114, i13 %data_114_val_read, i8 115, i13 %data_115_val_read, i8 116, i13 %data_116_val_read, i8 117, i13 %data_117_val_read, i8 118, i13 %data_118_val_read, i8 119, i13 %data_119_val_read, i8 120, i13 %data_120_val_read, i8 121, i13 %data_121_val_read, i8 122, i13 %data_122_val_read, i8 123, i13 %data_123_val_read, i8 124, i13 %data_124_val_read, i8 125, i13 %data_125_val_read, i8 126, i13 %data_126_val_read, i8 127, i13 %data_127_val_read, i8 128, i13 %data_128_val_read, i8 129, i13 %data_129_val_read, i8 130, i13 %data_130_val_read, i8 131, i13 %data_131_val_read, i8 132, i13 %data_132_val_read, i8 133, i13 %data_133_val_read, i8 134, i13 %data_134_val_read, i8 135, i13 %data_135_val_read, i8 136, i13 %data_136_val_read, i8 137, i13 %data_137_val_read, i8 138, i13 %data_138_val_read, i8 139, i13 %data_139_val_read, i8 140, i13 %data_140_val_read, i8 141, i13 %data_141_val_read, i8 142, i13 %data_142_val_read, i8 143, i13 %data_143_val_read, i8 144, i13 %data_144_val_read, i8 145, i13 %data_145_val_read, i8 146, i13 %data_146_val_read, i8 147, i13 %data_147_val_read, i8 148, i13 %data_148_val_read, i8 149, i13 %data_149_val_read, i8 150, i13 %data_150_val_read, i8 151, i13 %data_151_val_read, i8 152, i13 %data_152_val_read, i8 153, i13 %data_153_val_read, i8 154, i13 %data_154_val_read, i8 155, i13 %data_155_val_read, i8 156, i13 %data_156_val_read, i8 157, i13 %data_157_val_read, i8 158, i13 %data_158_val_read, i8 159, i13 %data_159_val_read, i8 160, i13 %data_160_val_read, i8 161, i13 %data_161_val_read, i8 162, i13 %data_162_val_read, i8 163, i13 %data_163_val_read, i8 164, i13 %data_164_val_read, i8 165, i13 %data_165_val_read, i8 166, i13 %data_166_val_read, i8 167, i13 %data_167_val_read, i8 168, i13 %data_168_val_read, i8 169, i13 %data_169_val_read, i8 170, i13 %data_170_val_read, i8 171, i13 %data_171_val_read, i8 172, i13 %data_172_val_read, i8 173, i13 %data_173_val_read, i8 174, i13 %data_174_val_read, i8 175, i13 %data_175_val_read, i8 176, i13 %data_176_val_read, i8 177, i13 %data_177_val_read, i8 178, i13 %data_178_val_read, i8 179, i13 %data_179_val_read, i8 180, i13 %data_180_val_read, i8 181, i13 %data_181_val_read, i8 182, i13 %data_182_val_read, i8 183, i13 %data_183_val_read, i8 184, i13 %data_184_val_read, i8 185, i13 %data_185_val_read, i8 186, i13 %data_186_val_read, i8 187, i13 %data_187_val_read, i8 188, i13 %data_188_val_read, i8 189, i13 %data_189_val_read, i8 190, i13 %data_190_val_read, i13 0, i8 %idx_read"   --->   Operation 127 'sparsemux' 'a' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.93ns)   --->   "%a_19 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_101_val_read, i8 101, i13 %data_102_val_read, i8 102, i13 %data_103_val_read, i8 103, i13 %data_104_val_read, i8 104, i13 %data_105_val_read, i8 105, i13 %data_106_val_read, i8 106, i13 %data_107_val_read, i8 107, i13 %data_108_val_read, i8 108, i13 %data_109_val_read, i8 109, i13 %data_110_val_read, i8 110, i13 %data_111_val_read, i8 111, i13 %data_112_val_read, i8 112, i13 %data_113_val_read, i8 113, i13 %data_114_val_read, i8 114, i13 %data_115_val_read, i8 115, i13 %data_116_val_read, i8 116, i13 %data_117_val_read, i8 117, i13 %data_118_val_read, i8 118, i13 %data_119_val_read, i8 119, i13 %data_120_val_read, i8 120, i13 %data_121_val_read, i8 121, i13 %data_122_val_read, i8 122, i13 %data_123_val_read, i8 123, i13 %data_124_val_read, i8 124, i13 %data_125_val_read, i8 125, i13 %data_126_val_read, i8 126, i13 %data_127_val_read, i8 127, i13 %data_128_val_read, i8 128, i13 %data_129_val_read, i8 129, i13 %data_130_val_read, i8 130, i13 %data_131_val_read, i8 131, i13 %data_132_val_read, i8 132, i13 %data_133_val_read, i8 133, i13 %data_134_val_read, i8 134, i13 %data_135_val_read, i8 135, i13 %data_136_val_read, i8 136, i13 %data_137_val_read, i8 137, i13 %data_138_val_read, i8 138, i13 %data_139_val_read, i8 139, i13 %data_140_val_read, i8 140, i13 %data_141_val_read, i8 141, i13 %data_142_val_read, i8 142, i13 %data_143_val_read, i8 143, i13 %data_144_val_read, i8 144, i13 %data_145_val_read, i8 145, i13 %data_146_val_read, i8 146, i13 %data_147_val_read, i8 147, i13 %data_148_val_read, i8 148, i13 %data_149_val_read, i8 149, i13 %data_150_val_read, i8 150, i13 %data_151_val_read, i8 151, i13 %data_152_val_read, i8 152, i13 %data_153_val_read, i8 153, i13 %data_154_val_read, i8 154, i13 %data_155_val_read, i8 155, i13 %data_156_val_read, i8 156, i13 %data_157_val_read, i8 157, i13 %data_158_val_read, i8 158, i13 %data_159_val_read, i8 159, i13 %data_160_val_read, i8 160, i13 %data_161_val_read, i8 161, i13 %data_162_val_read, i8 162, i13 %data_163_val_read, i8 163, i13 %data_164_val_read, i8 164, i13 %data_165_val_read, i8 165, i13 %data_166_val_read, i8 166, i13 %data_167_val_read, i8 167, i13 %data_168_val_read, i8 168, i13 %data_169_val_read, i8 169, i13 %data_170_val_read, i8 170, i13 %data_171_val_read, i8 171, i13 %data_172_val_read, i8 172, i13 %data_173_val_read, i8 173, i13 %data_174_val_read, i8 174, i13 %data_175_val_read, i8 175, i13 %data_176_val_read, i8 176, i13 %data_177_val_read, i8 177, i13 %data_178_val_read, i8 178, i13 %data_179_val_read, i8 179, i13 %data_180_val_read, i8 180, i13 %data_181_val_read, i8 181, i13 %data_182_val_read, i8 182, i13 %data_183_val_read, i8 183, i13 %data_184_val_read, i8 184, i13 %data_185_val_read, i8 185, i13 %data_186_val_read, i8 186, i13 %data_187_val_read, i8 187, i13 %data_188_val_read, i8 188, i13 %data_189_val_read, i8 189, i13 %data_190_val_read, i8 190, i13 %data_191_val_read, i13 0, i8 %idx_read"   --->   Operation 128 'sparsemux' 'a_19' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.93ns)   --->   "%a_20 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_102_val_read, i8 101, i13 %data_103_val_read, i8 102, i13 %data_104_val_read, i8 103, i13 %data_105_val_read, i8 104, i13 %data_106_val_read, i8 105, i13 %data_107_val_read, i8 106, i13 %data_108_val_read, i8 107, i13 %data_109_val_read, i8 108, i13 %data_110_val_read, i8 109, i13 %data_111_val_read, i8 110, i13 %data_112_val_read, i8 111, i13 %data_113_val_read, i8 112, i13 %data_114_val_read, i8 113, i13 %data_115_val_read, i8 114, i13 %data_116_val_read, i8 115, i13 %data_117_val_read, i8 116, i13 %data_118_val_read, i8 117, i13 %data_119_val_read, i8 118, i13 %data_120_val_read, i8 119, i13 %data_121_val_read, i8 120, i13 %data_122_val_read, i8 121, i13 %data_123_val_read, i8 122, i13 %data_124_val_read, i8 123, i13 %data_125_val_read, i8 124, i13 %data_126_val_read, i8 125, i13 %data_127_val_read, i8 126, i13 %data_128_val_read, i8 127, i13 %data_129_val_read, i8 128, i13 %data_130_val_read, i8 129, i13 %data_131_val_read, i8 130, i13 %data_132_val_read, i8 131, i13 %data_133_val_read, i8 132, i13 %data_134_val_read, i8 133, i13 %data_135_val_read, i8 134, i13 %data_136_val_read, i8 135, i13 %data_137_val_read, i8 136, i13 %data_138_val_read, i8 137, i13 %data_139_val_read, i8 138, i13 %data_140_val_read, i8 139, i13 %data_141_val_read, i8 140, i13 %data_142_val_read, i8 141, i13 %data_143_val_read, i8 142, i13 %data_144_val_read, i8 143, i13 %data_145_val_read, i8 144, i13 %data_146_val_read, i8 145, i13 %data_147_val_read, i8 146, i13 %data_148_val_read, i8 147, i13 %data_149_val_read, i8 148, i13 %data_150_val_read, i8 149, i13 %data_151_val_read, i8 150, i13 %data_152_val_read, i8 151, i13 %data_153_val_read, i8 152, i13 %data_154_val_read, i8 153, i13 %data_155_val_read, i8 154, i13 %data_156_val_read, i8 155, i13 %data_157_val_read, i8 156, i13 %data_158_val_read, i8 157, i13 %data_159_val_read, i8 158, i13 %data_160_val_read, i8 159, i13 %data_161_val_read, i8 160, i13 %data_162_val_read, i8 161, i13 %data_163_val_read, i8 162, i13 %data_164_val_read, i8 163, i13 %data_165_val_read, i8 164, i13 %data_166_val_read, i8 165, i13 %data_167_val_read, i8 166, i13 %data_168_val_read, i8 167, i13 %data_169_val_read, i8 168, i13 %data_170_val_read, i8 169, i13 %data_171_val_read, i8 170, i13 %data_172_val_read, i8 171, i13 %data_173_val_read, i8 172, i13 %data_174_val_read, i8 173, i13 %data_175_val_read, i8 174, i13 %data_176_val_read, i8 175, i13 %data_177_val_read, i8 176, i13 %data_178_val_read, i8 177, i13 %data_179_val_read, i8 178, i13 %data_180_val_read, i8 179, i13 %data_181_val_read, i8 180, i13 %data_182_val_read, i8 181, i13 %data_183_val_read, i8 182, i13 %data_184_val_read, i8 183, i13 %data_185_val_read, i8 184, i13 %data_186_val_read, i8 185, i13 %data_187_val_read, i8 186, i13 %data_188_val_read, i8 187, i13 %data_189_val_read, i8 188, i13 %data_190_val_read, i8 189, i13 %data_191_val_read, i8 190, i13 %data_192_val_read, i13 0, i8 %idx_read"   --->   Operation 129 'sparsemux' 'a_20' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.93ns)   --->   "%a_21 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_103_val_read, i8 101, i13 %data_104_val_read, i8 102, i13 %data_105_val_read, i8 103, i13 %data_106_val_read, i8 104, i13 %data_107_val_read, i8 105, i13 %data_108_val_read, i8 106, i13 %data_109_val_read, i8 107, i13 %data_110_val_read, i8 108, i13 %data_111_val_read, i8 109, i13 %data_112_val_read, i8 110, i13 %data_113_val_read, i8 111, i13 %data_114_val_read, i8 112, i13 %data_115_val_read, i8 113, i13 %data_116_val_read, i8 114, i13 %data_117_val_read, i8 115, i13 %data_118_val_read, i8 116, i13 %data_119_val_read, i8 117, i13 %data_120_val_read, i8 118, i13 %data_121_val_read, i8 119, i13 %data_122_val_read, i8 120, i13 %data_123_val_read, i8 121, i13 %data_124_val_read, i8 122, i13 %data_125_val_read, i8 123, i13 %data_126_val_read, i8 124, i13 %data_127_val_read, i8 125, i13 %data_128_val_read, i8 126, i13 %data_129_val_read, i8 127, i13 %data_130_val_read, i8 128, i13 %data_131_val_read, i8 129, i13 %data_132_val_read, i8 130, i13 %data_133_val_read, i8 131, i13 %data_134_val_read, i8 132, i13 %data_135_val_read, i8 133, i13 %data_136_val_read, i8 134, i13 %data_137_val_read, i8 135, i13 %data_138_val_read, i8 136, i13 %data_139_val_read, i8 137, i13 %data_140_val_read, i8 138, i13 %data_141_val_read, i8 139, i13 %data_142_val_read, i8 140, i13 %data_143_val_read, i8 141, i13 %data_144_val_read, i8 142, i13 %data_145_val_read, i8 143, i13 %data_146_val_read, i8 144, i13 %data_147_val_read, i8 145, i13 %data_148_val_read, i8 146, i13 %data_149_val_read, i8 147, i13 %data_150_val_read, i8 148, i13 %data_151_val_read, i8 149, i13 %data_152_val_read, i8 150, i13 %data_153_val_read, i8 151, i13 %data_154_val_read, i8 152, i13 %data_155_val_read, i8 153, i13 %data_156_val_read, i8 154, i13 %data_157_val_read, i8 155, i13 %data_158_val_read, i8 156, i13 %data_159_val_read, i8 157, i13 %data_160_val_read, i8 158, i13 %data_161_val_read, i8 159, i13 %data_162_val_read, i8 160, i13 %data_163_val_read, i8 161, i13 %data_164_val_read, i8 162, i13 %data_165_val_read, i8 163, i13 %data_166_val_read, i8 164, i13 %data_167_val_read, i8 165, i13 %data_168_val_read, i8 166, i13 %data_169_val_read, i8 167, i13 %data_170_val_read, i8 168, i13 %data_171_val_read, i8 169, i13 %data_172_val_read, i8 170, i13 %data_173_val_read, i8 171, i13 %data_174_val_read, i8 172, i13 %data_175_val_read, i8 173, i13 %data_176_val_read, i8 174, i13 %data_177_val_read, i8 175, i13 %data_178_val_read, i8 176, i13 %data_179_val_read, i8 177, i13 %data_180_val_read, i8 178, i13 %data_181_val_read, i8 179, i13 %data_182_val_read, i8 180, i13 %data_183_val_read, i8 181, i13 %data_184_val_read, i8 182, i13 %data_185_val_read, i8 183, i13 %data_186_val_read, i8 184, i13 %data_187_val_read, i8 185, i13 %data_188_val_read, i8 186, i13 %data_189_val_read, i8 187, i13 %data_190_val_read, i8 188, i13 %data_191_val_read, i8 189, i13 %data_192_val_read, i8 190, i13 %data_193_val_read, i13 0, i8 %idx_read"   --->   Operation 130 'sparsemux' 'a_21' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.93ns)   --->   "%a_22 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_104_val_read, i8 101, i13 %data_105_val_read, i8 102, i13 %data_106_val_read, i8 103, i13 %data_107_val_read, i8 104, i13 %data_108_val_read, i8 105, i13 %data_109_val_read, i8 106, i13 %data_110_val_read, i8 107, i13 %data_111_val_read, i8 108, i13 %data_112_val_read, i8 109, i13 %data_113_val_read, i8 110, i13 %data_114_val_read, i8 111, i13 %data_115_val_read, i8 112, i13 %data_116_val_read, i8 113, i13 %data_117_val_read, i8 114, i13 %data_118_val_read, i8 115, i13 %data_119_val_read, i8 116, i13 %data_120_val_read, i8 117, i13 %data_121_val_read, i8 118, i13 %data_122_val_read, i8 119, i13 %data_123_val_read, i8 120, i13 %data_124_val_read, i8 121, i13 %data_125_val_read, i8 122, i13 %data_126_val_read, i8 123, i13 %data_127_val_read, i8 124, i13 %data_128_val_read, i8 125, i13 %data_129_val_read, i8 126, i13 %data_130_val_read, i8 127, i13 %data_131_val_read, i8 128, i13 %data_132_val_read, i8 129, i13 %data_133_val_read, i8 130, i13 %data_134_val_read, i8 131, i13 %data_135_val_read, i8 132, i13 %data_136_val_read, i8 133, i13 %data_137_val_read, i8 134, i13 %data_138_val_read, i8 135, i13 %data_139_val_read, i8 136, i13 %data_140_val_read, i8 137, i13 %data_141_val_read, i8 138, i13 %data_142_val_read, i8 139, i13 %data_143_val_read, i8 140, i13 %data_144_val_read, i8 141, i13 %data_145_val_read, i8 142, i13 %data_146_val_read, i8 143, i13 %data_147_val_read, i8 144, i13 %data_148_val_read, i8 145, i13 %data_149_val_read, i8 146, i13 %data_150_val_read, i8 147, i13 %data_151_val_read, i8 148, i13 %data_152_val_read, i8 149, i13 %data_153_val_read, i8 150, i13 %data_154_val_read, i8 151, i13 %data_155_val_read, i8 152, i13 %data_156_val_read, i8 153, i13 %data_157_val_read, i8 154, i13 %data_158_val_read, i8 155, i13 %data_159_val_read, i8 156, i13 %data_160_val_read, i8 157, i13 %data_161_val_read, i8 158, i13 %data_162_val_read, i8 159, i13 %data_163_val_read, i8 160, i13 %data_164_val_read, i8 161, i13 %data_165_val_read, i8 162, i13 %data_166_val_read, i8 163, i13 %data_167_val_read, i8 164, i13 %data_168_val_read, i8 165, i13 %data_169_val_read, i8 166, i13 %data_170_val_read, i8 167, i13 %data_171_val_read, i8 168, i13 %data_172_val_read, i8 169, i13 %data_173_val_read, i8 170, i13 %data_174_val_read, i8 171, i13 %data_175_val_read, i8 172, i13 %data_176_val_read, i8 173, i13 %data_177_val_read, i8 174, i13 %data_178_val_read, i8 175, i13 %data_179_val_read, i8 176, i13 %data_180_val_read, i8 177, i13 %data_181_val_read, i8 178, i13 %data_182_val_read, i8 179, i13 %data_183_val_read, i8 180, i13 %data_184_val_read, i8 181, i13 %data_185_val_read, i8 182, i13 %data_186_val_read, i8 183, i13 %data_187_val_read, i8 184, i13 %data_188_val_read, i8 185, i13 %data_189_val_read, i8 186, i13 %data_190_val_read, i8 187, i13 %data_191_val_read, i8 188, i13 %data_192_val_read, i8 189, i13 %data_193_val_read, i8 190, i13 %data_194_val_read, i13 0, i8 %idx_read"   --->   Operation 131 'sparsemux' 'a_22' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.93ns)   --->   "%a_23 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_105_val_read, i8 101, i13 %data_106_val_read, i8 102, i13 %data_107_val_read, i8 103, i13 %data_108_val_read, i8 104, i13 %data_109_val_read, i8 105, i13 %data_110_val_read, i8 106, i13 %data_111_val_read, i8 107, i13 %data_112_val_read, i8 108, i13 %data_113_val_read, i8 109, i13 %data_114_val_read, i8 110, i13 %data_115_val_read, i8 111, i13 %data_116_val_read, i8 112, i13 %data_117_val_read, i8 113, i13 %data_118_val_read, i8 114, i13 %data_119_val_read, i8 115, i13 %data_120_val_read, i8 116, i13 %data_121_val_read, i8 117, i13 %data_122_val_read, i8 118, i13 %data_123_val_read, i8 119, i13 %data_124_val_read, i8 120, i13 %data_125_val_read, i8 121, i13 %data_126_val_read, i8 122, i13 %data_127_val_read, i8 123, i13 %data_128_val_read, i8 124, i13 %data_129_val_read, i8 125, i13 %data_130_val_read, i8 126, i13 %data_131_val_read, i8 127, i13 %data_132_val_read, i8 128, i13 %data_133_val_read, i8 129, i13 %data_134_val_read, i8 130, i13 %data_135_val_read, i8 131, i13 %data_136_val_read, i8 132, i13 %data_137_val_read, i8 133, i13 %data_138_val_read, i8 134, i13 %data_139_val_read, i8 135, i13 %data_140_val_read, i8 136, i13 %data_141_val_read, i8 137, i13 %data_142_val_read, i8 138, i13 %data_143_val_read, i8 139, i13 %data_144_val_read, i8 140, i13 %data_145_val_read, i8 141, i13 %data_146_val_read, i8 142, i13 %data_147_val_read, i8 143, i13 %data_148_val_read, i8 144, i13 %data_149_val_read, i8 145, i13 %data_150_val_read, i8 146, i13 %data_151_val_read, i8 147, i13 %data_152_val_read, i8 148, i13 %data_153_val_read, i8 149, i13 %data_154_val_read, i8 150, i13 %data_155_val_read, i8 151, i13 %data_156_val_read, i8 152, i13 %data_157_val_read, i8 153, i13 %data_158_val_read, i8 154, i13 %data_159_val_read, i8 155, i13 %data_160_val_read, i8 156, i13 %data_161_val_read, i8 157, i13 %data_162_val_read, i8 158, i13 %data_163_val_read, i8 159, i13 %data_164_val_read, i8 160, i13 %data_165_val_read, i8 161, i13 %data_166_val_read, i8 162, i13 %data_167_val_read, i8 163, i13 %data_168_val_read, i8 164, i13 %data_169_val_read, i8 165, i13 %data_170_val_read, i8 166, i13 %data_171_val_read, i8 167, i13 %data_172_val_read, i8 168, i13 %data_173_val_read, i8 169, i13 %data_174_val_read, i8 170, i13 %data_175_val_read, i8 171, i13 %data_176_val_read, i8 172, i13 %data_177_val_read, i8 173, i13 %data_178_val_read, i8 174, i13 %data_179_val_read, i8 175, i13 %data_180_val_read, i8 176, i13 %data_181_val_read, i8 177, i13 %data_182_val_read, i8 178, i13 %data_183_val_read, i8 179, i13 %data_184_val_read, i8 180, i13 %data_185_val_read, i8 181, i13 %data_186_val_read, i8 182, i13 %data_187_val_read, i8 183, i13 %data_188_val_read, i8 184, i13 %data_189_val_read, i8 185, i13 %data_190_val_read, i8 186, i13 %data_191_val_read, i8 187, i13 %data_192_val_read, i8 188, i13 %data_193_val_read, i8 189, i13 %data_194_val_read, i8 190, i13 %data_195_val_read, i13 0, i8 %idx_read"   --->   Operation 132 'sparsemux' 'a_23' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.93ns)   --->   "%a_24 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_106_val_read, i8 101, i13 %data_107_val_read, i8 102, i13 %data_108_val_read, i8 103, i13 %data_109_val_read, i8 104, i13 %data_110_val_read, i8 105, i13 %data_111_val_read, i8 106, i13 %data_112_val_read, i8 107, i13 %data_113_val_read, i8 108, i13 %data_114_val_read, i8 109, i13 %data_115_val_read, i8 110, i13 %data_116_val_read, i8 111, i13 %data_117_val_read, i8 112, i13 %data_118_val_read, i8 113, i13 %data_119_val_read, i8 114, i13 %data_120_val_read, i8 115, i13 %data_121_val_read, i8 116, i13 %data_122_val_read, i8 117, i13 %data_123_val_read, i8 118, i13 %data_124_val_read, i8 119, i13 %data_125_val_read, i8 120, i13 %data_126_val_read, i8 121, i13 %data_127_val_read, i8 122, i13 %data_128_val_read, i8 123, i13 %data_129_val_read, i8 124, i13 %data_130_val_read, i8 125, i13 %data_131_val_read, i8 126, i13 %data_132_val_read, i8 127, i13 %data_133_val_read, i8 128, i13 %data_134_val_read, i8 129, i13 %data_135_val_read, i8 130, i13 %data_136_val_read, i8 131, i13 %data_137_val_read, i8 132, i13 %data_138_val_read, i8 133, i13 %data_139_val_read, i8 134, i13 %data_140_val_read, i8 135, i13 %data_141_val_read, i8 136, i13 %data_142_val_read, i8 137, i13 %data_143_val_read, i8 138, i13 %data_144_val_read, i8 139, i13 %data_145_val_read, i8 140, i13 %data_146_val_read, i8 141, i13 %data_147_val_read, i8 142, i13 %data_148_val_read, i8 143, i13 %data_149_val_read, i8 144, i13 %data_150_val_read, i8 145, i13 %data_151_val_read, i8 146, i13 %data_152_val_read, i8 147, i13 %data_153_val_read, i8 148, i13 %data_154_val_read, i8 149, i13 %data_155_val_read, i8 150, i13 %data_156_val_read, i8 151, i13 %data_157_val_read, i8 152, i13 %data_158_val_read, i8 153, i13 %data_159_val_read, i8 154, i13 %data_160_val_read, i8 155, i13 %data_161_val_read, i8 156, i13 %data_162_val_read, i8 157, i13 %data_163_val_read, i8 158, i13 %data_164_val_read, i8 159, i13 %data_165_val_read, i8 160, i13 %data_166_val_read, i8 161, i13 %data_167_val_read, i8 162, i13 %data_168_val_read, i8 163, i13 %data_169_val_read, i8 164, i13 %data_170_val_read, i8 165, i13 %data_171_val_read, i8 166, i13 %data_172_val_read, i8 167, i13 %data_173_val_read, i8 168, i13 %data_174_val_read, i8 169, i13 %data_175_val_read, i8 170, i13 %data_176_val_read, i8 171, i13 %data_177_val_read, i8 172, i13 %data_178_val_read, i8 173, i13 %data_179_val_read, i8 174, i13 %data_180_val_read, i8 175, i13 %data_181_val_read, i8 176, i13 %data_182_val_read, i8 177, i13 %data_183_val_read, i8 178, i13 %data_184_val_read, i8 179, i13 %data_185_val_read, i8 180, i13 %data_186_val_read, i8 181, i13 %data_187_val_read, i8 182, i13 %data_188_val_read, i8 183, i13 %data_189_val_read, i8 184, i13 %data_190_val_read, i8 185, i13 %data_191_val_read, i8 186, i13 %data_192_val_read, i8 187, i13 %data_193_val_read, i8 188, i13 %data_194_val_read, i8 189, i13 %data_195_val_read, i8 190, i13 %data_196_val_read, i13 0, i8 %idx_read"   --->   Operation 133 'sparsemux' 'a_24' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.93ns)   --->   "%a_25 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_107_val_read, i8 101, i13 %data_108_val_read, i8 102, i13 %data_109_val_read, i8 103, i13 %data_110_val_read, i8 104, i13 %data_111_val_read, i8 105, i13 %data_112_val_read, i8 106, i13 %data_113_val_read, i8 107, i13 %data_114_val_read, i8 108, i13 %data_115_val_read, i8 109, i13 %data_116_val_read, i8 110, i13 %data_117_val_read, i8 111, i13 %data_118_val_read, i8 112, i13 %data_119_val_read, i8 113, i13 %data_120_val_read, i8 114, i13 %data_121_val_read, i8 115, i13 %data_122_val_read, i8 116, i13 %data_123_val_read, i8 117, i13 %data_124_val_read, i8 118, i13 %data_125_val_read, i8 119, i13 %data_126_val_read, i8 120, i13 %data_127_val_read, i8 121, i13 %data_128_val_read, i8 122, i13 %data_129_val_read, i8 123, i13 %data_130_val_read, i8 124, i13 %data_131_val_read, i8 125, i13 %data_132_val_read, i8 126, i13 %data_133_val_read, i8 127, i13 %data_134_val_read, i8 128, i13 %data_135_val_read, i8 129, i13 %data_136_val_read, i8 130, i13 %data_137_val_read, i8 131, i13 %data_138_val_read, i8 132, i13 %data_139_val_read, i8 133, i13 %data_140_val_read, i8 134, i13 %data_141_val_read, i8 135, i13 %data_142_val_read, i8 136, i13 %data_143_val_read, i8 137, i13 %data_144_val_read, i8 138, i13 %data_145_val_read, i8 139, i13 %data_146_val_read, i8 140, i13 %data_147_val_read, i8 141, i13 %data_148_val_read, i8 142, i13 %data_149_val_read, i8 143, i13 %data_150_val_read, i8 144, i13 %data_151_val_read, i8 145, i13 %data_152_val_read, i8 146, i13 %data_153_val_read, i8 147, i13 %data_154_val_read, i8 148, i13 %data_155_val_read, i8 149, i13 %data_156_val_read, i8 150, i13 %data_157_val_read, i8 151, i13 %data_158_val_read, i8 152, i13 %data_159_val_read, i8 153, i13 %data_160_val_read, i8 154, i13 %data_161_val_read, i8 155, i13 %data_162_val_read, i8 156, i13 %data_163_val_read, i8 157, i13 %data_164_val_read, i8 158, i13 %data_165_val_read, i8 159, i13 %data_166_val_read, i8 160, i13 %data_167_val_read, i8 161, i13 %data_168_val_read, i8 162, i13 %data_169_val_read, i8 163, i13 %data_170_val_read, i8 164, i13 %data_171_val_read, i8 165, i13 %data_172_val_read, i8 166, i13 %data_173_val_read, i8 167, i13 %data_174_val_read, i8 168, i13 %data_175_val_read, i8 169, i13 %data_176_val_read, i8 170, i13 %data_177_val_read, i8 171, i13 %data_178_val_read, i8 172, i13 %data_179_val_read, i8 173, i13 %data_180_val_read, i8 174, i13 %data_181_val_read, i8 175, i13 %data_182_val_read, i8 176, i13 %data_183_val_read, i8 177, i13 %data_184_val_read, i8 178, i13 %data_185_val_read, i8 179, i13 %data_186_val_read, i8 180, i13 %data_187_val_read, i8 181, i13 %data_188_val_read, i8 182, i13 %data_189_val_read, i8 183, i13 %data_190_val_read, i8 184, i13 %data_191_val_read, i8 185, i13 %data_192_val_read, i8 186, i13 %data_193_val_read, i8 187, i13 %data_194_val_read, i8 188, i13 %data_195_val_read, i8 189, i13 %data_196_val_read, i8 190, i13 %data_197_val_read, i13 0, i8 %idx_read"   --->   Operation 134 'sparsemux' 'a_25' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.93ns)   --->   "%a_26 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_108_val_read, i8 101, i13 %data_109_val_read, i8 102, i13 %data_110_val_read, i8 103, i13 %data_111_val_read, i8 104, i13 %data_112_val_read, i8 105, i13 %data_113_val_read, i8 106, i13 %data_114_val_read, i8 107, i13 %data_115_val_read, i8 108, i13 %data_116_val_read, i8 109, i13 %data_117_val_read, i8 110, i13 %data_118_val_read, i8 111, i13 %data_119_val_read, i8 112, i13 %data_120_val_read, i8 113, i13 %data_121_val_read, i8 114, i13 %data_122_val_read, i8 115, i13 %data_123_val_read, i8 116, i13 %data_124_val_read, i8 117, i13 %data_125_val_read, i8 118, i13 %data_126_val_read, i8 119, i13 %data_127_val_read, i8 120, i13 %data_128_val_read, i8 121, i13 %data_129_val_read, i8 122, i13 %data_130_val_read, i8 123, i13 %data_131_val_read, i8 124, i13 %data_132_val_read, i8 125, i13 %data_133_val_read, i8 126, i13 %data_134_val_read, i8 127, i13 %data_135_val_read, i8 128, i13 %data_136_val_read, i8 129, i13 %data_137_val_read, i8 130, i13 %data_138_val_read, i8 131, i13 %data_139_val_read, i8 132, i13 %data_140_val_read, i8 133, i13 %data_141_val_read, i8 134, i13 %data_142_val_read, i8 135, i13 %data_143_val_read, i8 136, i13 %data_144_val_read, i8 137, i13 %data_145_val_read, i8 138, i13 %data_146_val_read, i8 139, i13 %data_147_val_read, i8 140, i13 %data_148_val_read, i8 141, i13 %data_149_val_read, i8 142, i13 %data_150_val_read, i8 143, i13 %data_151_val_read, i8 144, i13 %data_152_val_read, i8 145, i13 %data_153_val_read, i8 146, i13 %data_154_val_read, i8 147, i13 %data_155_val_read, i8 148, i13 %data_156_val_read, i8 149, i13 %data_157_val_read, i8 150, i13 %data_158_val_read, i8 151, i13 %data_159_val_read, i8 152, i13 %data_160_val_read, i8 153, i13 %data_161_val_read, i8 154, i13 %data_162_val_read, i8 155, i13 %data_163_val_read, i8 156, i13 %data_164_val_read, i8 157, i13 %data_165_val_read, i8 158, i13 %data_166_val_read, i8 159, i13 %data_167_val_read, i8 160, i13 %data_168_val_read, i8 161, i13 %data_169_val_read, i8 162, i13 %data_170_val_read, i8 163, i13 %data_171_val_read, i8 164, i13 %data_172_val_read, i8 165, i13 %data_173_val_read, i8 166, i13 %data_174_val_read, i8 167, i13 %data_175_val_read, i8 168, i13 %data_176_val_read, i8 169, i13 %data_177_val_read, i8 170, i13 %data_178_val_read, i8 171, i13 %data_179_val_read, i8 172, i13 %data_180_val_read, i8 173, i13 %data_181_val_read, i8 174, i13 %data_182_val_read, i8 175, i13 %data_183_val_read, i8 176, i13 %data_184_val_read, i8 177, i13 %data_185_val_read, i8 178, i13 %data_186_val_read, i8 179, i13 %data_187_val_read, i8 180, i13 %data_188_val_read, i8 181, i13 %data_189_val_read, i8 182, i13 %data_190_val_read, i8 183, i13 %data_191_val_read, i8 184, i13 %data_192_val_read, i8 185, i13 %data_193_val_read, i8 186, i13 %data_194_val_read, i8 187, i13 %data_195_val_read, i8 188, i13 %data_196_val_read, i8 189, i13 %data_197_val_read, i8 190, i13 %data_198_val_read, i13 0, i8 %idx_read"   --->   Operation 135 'sparsemux' 'a_26' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.93ns)   --->   "%a_27 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i8, i8 100, i13 %data_109_val_read, i8 101, i13 %data_110_val_read, i8 102, i13 %data_111_val_read, i8 103, i13 %data_112_val_read, i8 104, i13 %data_113_val_read, i8 105, i13 %data_114_val_read, i8 106, i13 %data_115_val_read, i8 107, i13 %data_116_val_read, i8 108, i13 %data_117_val_read, i8 109, i13 %data_118_val_read, i8 110, i13 %data_119_val_read, i8 111, i13 %data_120_val_read, i8 112, i13 %data_121_val_read, i8 113, i13 %data_122_val_read, i8 114, i13 %data_123_val_read, i8 115, i13 %data_124_val_read, i8 116, i13 %data_125_val_read, i8 117, i13 %data_126_val_read, i8 118, i13 %data_127_val_read, i8 119, i13 %data_128_val_read, i8 120, i13 %data_129_val_read, i8 121, i13 %data_130_val_read, i8 122, i13 %data_131_val_read, i8 123, i13 %data_132_val_read, i8 124, i13 %data_133_val_read, i8 125, i13 %data_134_val_read, i8 126, i13 %data_135_val_read, i8 127, i13 %data_136_val_read, i8 128, i13 %data_137_val_read, i8 129, i13 %data_138_val_read, i8 130, i13 %data_139_val_read, i8 131, i13 %data_140_val_read, i8 132, i13 %data_141_val_read, i8 133, i13 %data_142_val_read, i8 134, i13 %data_143_val_read, i8 135, i13 %data_144_val_read, i8 136, i13 %data_145_val_read, i8 137, i13 %data_146_val_read, i8 138, i13 %data_147_val_read, i8 139, i13 %data_148_val_read, i8 140, i13 %data_149_val_read, i8 141, i13 %data_150_val_read, i8 142, i13 %data_151_val_read, i8 143, i13 %data_152_val_read, i8 144, i13 %data_153_val_read, i8 145, i13 %data_154_val_read, i8 146, i13 %data_155_val_read, i8 147, i13 %data_156_val_read, i8 148, i13 %data_157_val_read, i8 149, i13 %data_158_val_read, i8 150, i13 %data_159_val_read, i8 151, i13 %data_160_val_read, i8 152, i13 %data_161_val_read, i8 153, i13 %data_162_val_read, i8 154, i13 %data_163_val_read, i8 155, i13 %data_164_val_read, i8 156, i13 %data_165_val_read, i8 157, i13 %data_166_val_read, i8 158, i13 %data_167_val_read, i8 159, i13 %data_168_val_read, i8 160, i13 %data_169_val_read, i8 161, i13 %data_170_val_read, i8 162, i13 %data_171_val_read, i8 163, i13 %data_172_val_read, i8 164, i13 %data_173_val_read, i8 165, i13 %data_174_val_read, i8 166, i13 %data_175_val_read, i8 167, i13 %data_176_val_read, i8 168, i13 %data_177_val_read, i8 169, i13 %data_178_val_read, i8 170, i13 %data_179_val_read, i8 171, i13 %data_180_val_read, i8 172, i13 %data_181_val_read, i8 173, i13 %data_182_val_read, i8 174, i13 %data_183_val_read, i8 175, i13 %data_184_val_read, i8 176, i13 %data_185_val_read, i8 177, i13 %data_186_val_read, i8 178, i13 %data_187_val_read, i8 179, i13 %data_188_val_read, i8 180, i13 %data_189_val_read, i8 181, i13 %data_190_val_read, i8 182, i13 %data_191_val_read, i8 183, i13 %data_192_val_read, i8 184, i13 %data_193_val_read, i8 185, i13 %data_194_val_read, i8 186, i13 %data_195_val_read, i8 187, i13 %data_196_val_read, i8 188, i13 %data_197_val_read, i8 189, i13 %data_198_val_read, i8 190, i13 %data_199_val_read, i13 0, i8 %idx_read"   --->   Operation 136 'sparsemux' 'a_27' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_59" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21549 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_21549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21550 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_21550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%tmp_21551 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_21551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_21549, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_21550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_21552 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_21552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%xor_ln42 = xor i1 %tmp_21552, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_279 = and i1 %tmp_21551, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.57ns)   --->   "%icmp_ln42_159 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_160 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%select_ln42 = select i1 %and_ln42_279, i1 %icmp_ln42_160, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%tmp_21553 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitselect' 'tmp_21553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%xor_ln42_238 = xor i1 %tmp_21553, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%and_ln42_280 = and i1 %icmp_ln42_159, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%select_ln42_159 = select i1 %and_ln42_279, i1 %and_ln42_280, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'select' 'select_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%and_ln42_281 = and i1 %and_ln42_279, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_159 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%or_ln42_119 = or i1 %tmp_21552, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_160 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_282 = and i1 %or_ln42_119, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_283 = and i1 %tmp_21552, i1 %select_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%or_ln42_178 = or i1 %and_ln42_281, i1 %and_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%xor_ln42_161 = xor i1 %or_ln42_178, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%and_ln42_284 = and i1 %tmp, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_161)   --->   "%select_ln42_160 = select i1 %and_ln42_282, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_120 = or i1 %and_ln42_282, i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_161 = select i1 %or_ln42_120, i13 %select_ln42_160, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln73_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.89ns)   --->   "%mul_ln73_39 = mul i26 %sext_ln73, i26 %sext_ln73_60" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21554 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_21554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_39, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_21555 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_21555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_21556 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_21556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = trunc i26 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'trunc' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_162 = icmp_ne  i8 %trunc_ln42_58, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%tmp_21557 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_21557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_121 = or i1 %tmp_21555, i1 %icmp_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_285 = and i1 %or_ln42_121, i1 %tmp_21556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_39 = add i13 %trunc_ln42_s, i13 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_21558 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_21558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%xor_ln42_162 = xor i1 %tmp_21558, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_286 = and i1 %tmp_21557, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8144 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_39, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'partselect' 'tmp_8144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.57ns)   --->   "%icmp_ln42_163 = icmp_eq  i3 %tmp_8144, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_8145 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_39, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'tmp_8145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.70ns)   --->   "%icmp_ln42_164 = icmp_eq  i4 %tmp_8145, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_eq  i4 %tmp_8145, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%select_ln42_162 = select i1 %and_ln42_286, i1 %icmp_ln42_164, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%tmp_21559 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_21559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%xor_ln42_239 = xor i1 %tmp_21559, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%and_ln42_287 = and i1 %icmp_ln42_163, i1 %xor_ln42_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%select_ln42_163 = select i1 %and_ln42_286, i1 %and_ln42_287, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'select' 'select_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%and_ln42_288 = and i1 %and_ln42_286, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_163 = xor i1 %select_ln42_162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%or_ln42_122 = or i1 %tmp_21558, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_164 = xor i1 %tmp_21554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_289 = and i1 %or_ln42_122, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_290 = and i1 %tmp_21558, i1 %select_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%or_ln42_179 = or i1 %and_ln42_288, i1 %and_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'or' 'or_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%xor_ln42_165 = xor i1 %or_ln42_179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%and_ln42_291 = and i1 %tmp_21554, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_165)   --->   "%select_ln42_164 = select i1 %and_ln42_289, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_123 = or i1 %and_ln42_289, i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_165 = select i1 %or_ln42_123, i13 %select_ln42_164, i13 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i13 %a_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'sext' 'sext_ln73_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.89ns)   --->   "%mul_ln73_40 = mul i26 %sext_ln73_61, i26 %sext_ln73_62" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_21560 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'bitselect' 'tmp_21560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_37 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_40, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_21561 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'bitselect' 'tmp_21561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_21562 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'bitselect' 'tmp_21562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = trunc i26 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'trunc' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_166 = icmp_ne  i8 %trunc_ln42_59, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_293)   --->   "%tmp_21563 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_21563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_124 = or i1 %tmp_21561, i1 %icmp_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_292 = and i1 %or_ln42_124, i1 %tmp_21562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_40 = add i13 %trunc_ln42_37, i13 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_21564 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_21564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_293)   --->   "%xor_ln42_166 = xor i1 %tmp_21564, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_293 = and i1 %tmp_21563, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_8146 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_40, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'partselect' 'tmp_8146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.57ns)   --->   "%icmp_ln42_167 = icmp_eq  i3 %tmp_8146, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_8147 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_40, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'partselect' 'tmp_8147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_168 = icmp_eq  i4 %tmp_8147, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.70ns)   --->   "%icmp_ln42_169 = icmp_eq  i4 %tmp_8147, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%select_ln42_166 = select i1 %and_ln42_293, i1 %icmp_ln42_168, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%tmp_21565 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_21565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%xor_ln42_240 = xor i1 %tmp_21565, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%and_ln42_294 = and i1 %icmp_ln42_167, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%select_ln42_167 = select i1 %and_ln42_293, i1 %and_ln42_294, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'select' 'select_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%and_ln42_295 = and i1 %and_ln42_293, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_167 = xor i1 %select_ln42_166, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%or_ln42_125 = or i1 %tmp_21564, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_168 = xor i1 %tmp_21560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_296 = and i1 %or_ln42_125, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_297 = and i1 %tmp_21564, i1 %select_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%or_ln42_180 = or i1 %and_ln42_295, i1 %and_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'or' 'or_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%xor_ln42_169 = xor i1 %or_ln42_180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%and_ln42_298 = and i1 %tmp_21560, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_169)   --->   "%select_ln42_168 = select i1 %and_ln42_296, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_126 = or i1 %and_ln42_296, i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_169 = select i1 %or_ln42_126, i13 %select_ln42_168, i13 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.89ns)   --->   "%mul_ln73_41 = mul i26 %sext_ln73_61, i26 %sext_ln73_63" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_21566 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_21566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_38 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_41, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_21567 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_21567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_21568 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_21568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = trunc i26 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'trunc' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_170 = icmp_ne  i8 %trunc_ln42_60, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_300)   --->   "%tmp_21569 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'bitselect' 'tmp_21569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_127 = or i1 %tmp_21567, i1 %icmp_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_299 = and i1 %or_ln42_127, i1 %tmp_21568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_41 = add i13 %trunc_ln42_38, i13 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21570 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_21570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_300)   --->   "%xor_ln42_170 = xor i1 %tmp_21570, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_300 = and i1 %tmp_21569, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_8148 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_41, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'tmp_8148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.57ns)   --->   "%icmp_ln42_171 = icmp_eq  i3 %tmp_8148, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_8149 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_41, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'partselect' 'tmp_8149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.70ns)   --->   "%icmp_ln42_172 = icmp_eq  i4 %tmp_8149, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_173 = icmp_eq  i4 %tmp_8149, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%select_ln42_170 = select i1 %and_ln42_300, i1 %icmp_ln42_172, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%tmp_21571 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'bitselect' 'tmp_21571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%xor_ln42_241 = xor i1 %tmp_21571, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%and_ln42_301 = and i1 %icmp_ln42_171, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%select_ln42_171 = select i1 %and_ln42_300, i1 %and_ln42_301, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'select' 'select_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_302 = and i1 %and_ln42_300, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_171 = xor i1 %select_ln42_170, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%or_ln42_128 = or i1 %tmp_21570, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_172 = xor i1 %tmp_21566, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_303 = and i1 %or_ln42_128, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_304 = and i1 %tmp_21570, i1 %select_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%or_ln42_181 = or i1 %and_ln42_302, i1 %and_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%xor_ln42_173 = xor i1 %or_ln42_181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_305 = and i1 %tmp_21566, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_173)   --->   "%select_ln42_172 = select i1 %and_ln42_303, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_129 = or i1 %and_ln42_303, i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_173 = select i1 %or_ln42_129, i13 %select_ln42_172, i13 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_64 = sext i13 %a_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln73_65 = sext i13 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'sext' 'sext_ln73_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.89ns)   --->   "%mul_ln73_42 = mul i26 %sext_ln73_64, i26 %sext_ln73_65" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_21572 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_21572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_39 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_42, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_21573 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_21573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_21574 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_21574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = trunc i26 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'trunc' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln42_174 = icmp_ne  i8 %trunc_ln42_61, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_307)   --->   "%tmp_21575 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'bitselect' 'tmp_21575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_130 = or i1 %tmp_21573, i1 %icmp_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_306 = and i1 %or_ln42_130, i1 %tmp_21574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_42 = add i13 %trunc_ln42_39, i13 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_21576 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_21576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_307)   --->   "%xor_ln42_174 = xor i1 %tmp_21576, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_307 = and i1 %tmp_21575, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_8150 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_42, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'partselect' 'tmp_8150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.57ns)   --->   "%icmp_ln42_175 = icmp_eq  i3 %tmp_8150, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8151 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_42, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'partselect' 'tmp_8151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_176 = icmp_eq  i4 %tmp_8151, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.70ns)   --->   "%icmp_ln42_177 = icmp_eq  i4 %tmp_8151, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%select_ln42_174 = select i1 %and_ln42_307, i1 %icmp_ln42_176, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%tmp_21577 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_21577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%xor_ln42_242 = xor i1 %tmp_21577, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%and_ln42_308 = and i1 %icmp_ln42_175, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%select_ln42_175 = select i1 %and_ln42_307, i1 %and_ln42_308, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%and_ln42_309 = and i1 %and_ln42_307, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_175 = xor i1 %select_ln42_174, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%or_ln42_131 = or i1 %tmp_21576, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_176 = xor i1 %tmp_21572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_310 = and i1 %or_ln42_131, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_311 = and i1 %tmp_21576, i1 %select_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%or_ln42_182 = or i1 %and_ln42_309, i1 %and_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%xor_ln42_177 = xor i1 %or_ln42_182, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%and_ln42_312 = and i1 %tmp_21572, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_177)   --->   "%select_ln42_176 = select i1 %and_ln42_310, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_132 = or i1 %and_ln42_310, i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_177 = select i1 %or_ln42_132, i13 %select_ln42_176, i13 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i13 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.89ns)   --->   "%mul_ln73_43 = mul i26 %sext_ln73_64, i26 %sext_ln73_66" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_21578 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_21578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_40 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_43, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_21579 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_21579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_21580 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_21580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = trunc i26 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'trunc' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln42_178 = icmp_ne  i8 %trunc_ln42_62, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_314)   --->   "%tmp_21581 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'bitselect' 'tmp_21581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_133 = or i1 %tmp_21579, i1 %icmp_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_313 = and i1 %or_ln42_133, i1 %tmp_21580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_43 = add i13 %trunc_ln42_40, i13 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_21582 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'bitselect' 'tmp_21582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_314)   --->   "%xor_ln42_178 = xor i1 %tmp_21582, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_314 = and i1 %tmp_21581, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8152 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_43, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_8152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.57ns)   --->   "%icmp_ln42_179 = icmp_eq  i3 %tmp_8152, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_8153 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_43, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'partselect' 'tmp_8153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_180 = icmp_eq  i4 %tmp_8153, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_181 = icmp_eq  i4 %tmp_8153, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%select_ln42_178 = select i1 %and_ln42_314, i1 %icmp_ln42_180, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%tmp_21583 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_21583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%xor_ln42_243 = xor i1 %tmp_21583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%and_ln42_315 = and i1 %icmp_ln42_179, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%select_ln42_179 = select i1 %and_ln42_314, i1 %and_ln42_315, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'select' 'select_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%and_ln42_316 = and i1 %and_ln42_314, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_179 = xor i1 %select_ln42_178, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%or_ln42_134 = or i1 %tmp_21582, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_180 = xor i1 %tmp_21578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_317 = and i1 %or_ln42_134, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_318 = and i1 %tmp_21582, i1 %select_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%or_ln42_183 = or i1 %and_ln42_316, i1 %and_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%xor_ln42_181 = xor i1 %or_ln42_183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%and_ln42_319 = and i1 %tmp_21578, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_181)   --->   "%select_ln42_180 = select i1 %and_ln42_317, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_135 = or i1 %and_ln42_317, i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_181 = select i1 %or_ln42_135, i13 %select_ln42_180, i13 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i13 %a_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i13 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (1.89ns)   --->   "%mul_ln73_44 = mul i26 %sext_ln73_67, i26 %sext_ln73_68" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21584 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_21584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_41 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_44, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_21585 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_21585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_21586 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitselect' 'tmp_21586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = trunc i26 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'trunc' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%icmp_ln42_182 = icmp_ne  i8 %trunc_ln42_63, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_321)   --->   "%tmp_21587 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_21587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_136 = or i1 %tmp_21585, i1 %icmp_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_320 = and i1 %or_ln42_136, i1 %tmp_21586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_44 = add i13 %trunc_ln42_41, i13 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_21588 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'bitselect' 'tmp_21588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_321)   --->   "%xor_ln42_182 = xor i1 %tmp_21588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_321 = and i1 %tmp_21587, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_8154 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_44, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'partselect' 'tmp_8154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.57ns)   --->   "%icmp_ln42_183 = icmp_eq  i3 %tmp_8154, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_8155 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_44, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'tmp_8155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_184 = icmp_eq  i4 %tmp_8155, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%icmp_ln42_185 = icmp_eq  i4 %tmp_8155, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%select_ln42_182 = select i1 %and_ln42_321, i1 %icmp_ln42_184, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%tmp_21589 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_21589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%xor_ln42_244 = xor i1 %tmp_21589, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%and_ln42_322 = and i1 %icmp_ln42_183, i1 %xor_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%select_ln42_183 = select i1 %and_ln42_321, i1 %and_ln42_322, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'select' 'select_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%and_ln42_323 = and i1 %and_ln42_321, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_183 = xor i1 %select_ln42_182, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%or_ln42_137 = or i1 %tmp_21588, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_184 = xor i1 %tmp_21584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_324 = and i1 %or_ln42_137, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_325 = and i1 %tmp_21588, i1 %select_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%or_ln42_184 = or i1 %and_ln42_323, i1 %and_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'or' 'or_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%xor_ln42_185 = xor i1 %or_ln42_184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%and_ln42_326 = and i1 %tmp_21584, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_185)   --->   "%select_ln42_184 = select i1 %and_ln42_324, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_138 = or i1 %and_ln42_324, i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_185 = select i1 %or_ln42_138, i13 %select_ln42_184, i13 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln73_69 = sext i13 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'sext' 'sext_ln73_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.89ns)   --->   "%mul_ln73_45 = mul i26 %sext_ln73_67, i26 %sext_ln73_69" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_21590 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_21590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%trunc_ln42_42 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_45, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_21591 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_21591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_21592 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_21592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = trunc i26 %mul_ln73_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'trunc' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_186 = icmp_ne  i8 %trunc_ln42_64, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_328)   --->   "%tmp_21593 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'bitselect' 'tmp_21593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%or_ln42_139 = or i1 %tmp_21591, i1 %icmp_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%and_ln42_327 = and i1 %or_ln42_139, i1 %tmp_21592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%zext_ln42_45 = zext i1 %and_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_45 = add i13 %trunc_ln42_42, i13 %zext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'add' 'add_ln42_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_21594 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'bitselect' 'tmp_21594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_328)   --->   "%xor_ln42_186 = xor i1 %tmp_21594, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_328 = and i1 %tmp_21593, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_8156 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_45, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'tmp_8156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.57ns)   --->   "%icmp_ln42_187 = icmp_eq  i3 %tmp_8156, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_8157 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_45, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'partselect' 'tmp_8157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_188 = icmp_eq  i4 %tmp_8157, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_189 = icmp_eq  i4 %tmp_8157, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%select_ln42_186 = select i1 %and_ln42_328, i1 %icmp_ln42_188, i1 %icmp_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%tmp_21595 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_45, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'bitselect' 'tmp_21595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%xor_ln42_245 = xor i1 %tmp_21595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%and_ln42_329 = and i1 %icmp_ln42_187, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%select_ln42_187 = select i1 %and_ln42_328, i1 %and_ln42_329, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'select' 'select_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_330 = and i1 %and_ln42_328, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_187 = xor i1 %select_ln42_186, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%or_ln42_140 = or i1 %tmp_21594, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_188 = xor i1 %tmp_21590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_331 = and i1 %or_ln42_140, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_332 = and i1 %tmp_21594, i1 %select_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%or_ln42_185 = or i1 %and_ln42_330, i1 %and_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'or' 'or_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%xor_ln42_189 = xor i1 %or_ln42_185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_333 = and i1 %tmp_21590, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_189)   --->   "%select_ln42_188 = select i1 %and_ln42_331, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_141 = or i1 %and_ln42_331, i1 %and_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_189 = select i1 %or_ln42_141, i13 %select_ln42_188, i13 %add_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_189' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_70 = sext i13 %a_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln73_71 = sext i13 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'sext' 'sext_ln73_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.89ns)   --->   "%mul_ln73_46 = mul i26 %sext_ln73_70, i26 %sext_ln73_71" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_21596 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_21596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_43 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_46, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_21597 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_21597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_21598 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'bitselect' 'tmp_21598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = trunc i26 %mul_ln73_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'trunc' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.70ns)   --->   "%icmp_ln42_190 = icmp_ne  i8 %trunc_ln42_65, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'icmp' 'icmp_ln42_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%tmp_21599 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_21599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_142 = or i1 %tmp_21597, i1 %icmp_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_334 = and i1 %or_ln42_142, i1 %tmp_21598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_46 = zext i1 %and_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_46 = add i13 %trunc_ln42_43, i13 %zext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_21600 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_21600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%xor_ln42_190 = xor i1 %tmp_21600, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_335 = and i1 %tmp_21599, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_8158 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_46, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'partselect' 'tmp_8158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.57ns)   --->   "%icmp_ln42_191 = icmp_eq  i3 %tmp_8158, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'icmp' 'icmp_ln42_191' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_8159 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_46, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_8159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_192 = icmp_eq  i4 %tmp_8159, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln42_193 = icmp_eq  i4 %tmp_8159, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'icmp' 'icmp_ln42_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%select_ln42_190 = select i1 %and_ln42_335, i1 %icmp_ln42_192, i1 %icmp_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%tmp_21601 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_46, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_21601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%xor_ln42_246 = xor i1 %tmp_21601, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%and_ln42_336 = and i1 %icmp_ln42_191, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'and' 'and_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%select_ln42_191 = select i1 %and_ln42_335, i1 %and_ln42_336, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_337 = and i1 %and_ln42_335, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_191 = xor i1 %select_ln42_190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%or_ln42_143 = or i1 %tmp_21600, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_192 = xor i1 %tmp_21596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_338 = and i1 %or_ln42_143, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_338' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_339 = and i1 %tmp_21600, i1 %select_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_339' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%or_ln42_186 = or i1 %and_ln42_337, i1 %and_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'or' 'or_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%xor_ln42_193 = xor i1 %or_ln42_186, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_340 = and i1 %tmp_21596, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'and' 'and_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_193)   --->   "%select_ln42_192 = select i1 %and_ln42_338, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_144 = or i1 %and_ln42_338, i1 %and_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_193 = select i1 %or_ln42_144, i13 %select_ln42_192, i13 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln73_72 = sext i13 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'sext' 'sext_ln73_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.89ns)   --->   "%mul_ln73_47 = mul i26 %sext_ln73_70, i26 %sext_ln73_72" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_21602 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_21602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_44 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_47, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_21603 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_21603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_21604 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_21604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = trunc i26 %mul_ln73_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'trunc' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.70ns)   --->   "%icmp_ln42_194 = icmp_ne  i8 %trunc_ln42_66, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'icmp' 'icmp_ln42_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%tmp_21605 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_21605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_145 = or i1 %tmp_21603, i1 %icmp_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_341 = and i1 %or_ln42_145, i1 %tmp_21604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_47 = zext i1 %and_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_47 = add i13 %trunc_ln42_44, i13 %zext_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_21606 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitselect' 'tmp_21606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%xor_ln42_194 = xor i1 %tmp_21606, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_342 = and i1 %tmp_21605, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'and' 'and_ln42_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_8160 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_47, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'partselect' 'tmp_8160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.57ns)   --->   "%icmp_ln42_195 = icmp_eq  i3 %tmp_8160, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'icmp' 'icmp_ln42_195' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_8161 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_47, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'partselect' 'tmp_8161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_196 = icmp_eq  i4 %tmp_8161, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_197 = icmp_eq  i4 %tmp_8161, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%select_ln42_194 = select i1 %and_ln42_342, i1 %icmp_ln42_196, i1 %icmp_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%tmp_21607 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_47, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'bitselect' 'tmp_21607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%xor_ln42_247 = xor i1 %tmp_21607, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%and_ln42_343 = and i1 %icmp_ln42_195, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%select_ln42_195 = select i1 %and_ln42_342, i1 %and_ln42_343, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'select' 'select_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_344 = and i1 %and_ln42_342, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_195 = xor i1 %select_ln42_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%or_ln42_146 = or i1 %tmp_21606, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_196 = xor i1 %tmp_21602, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_345 = and i1 %or_ln42_146, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_346 = and i1 %tmp_21606, i1 %select_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_346' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%or_ln42_187 = or i1 %and_ln42_344, i1 %and_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'or' 'or_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%xor_ln42_197 = xor i1 %or_ln42_187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_347 = and i1 %tmp_21602, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_197)   --->   "%select_ln42_196 = select i1 %and_ln42_345, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_147 = or i1 %and_ln42_345, i1 %and_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_197 = select i1 %or_ln42_147, i13 %select_ln42_196, i13 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln73_73 = sext i13 %a_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'sext' 'sext_ln73_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln73_74 = sext i13 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'sext' 'sext_ln73_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (1.89ns)   --->   "%mul_ln73_48 = mul i26 %sext_ln73_73, i26 %sext_ln73_74" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_21608 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_21608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_45 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_48, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_21609 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'bitselect' 'tmp_21609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_21610 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'bitselect' 'tmp_21610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = trunc i26 %mul_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'trunc' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_198 = icmp_ne  i8 %trunc_ln42_67, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%tmp_21611 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'bitselect' 'tmp_21611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_148 = or i1 %tmp_21609, i1 %icmp_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_348 = and i1 %or_ln42_148, i1 %tmp_21610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_48 = zext i1 %and_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_48 = add i13 %trunc_ln42_45, i13 %zext_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_21612 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'bitselect' 'tmp_21612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%xor_ln42_198 = xor i1 %tmp_21612, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_349 = and i1 %tmp_21611, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'and' 'and_ln42_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_8162 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_48, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'tmp_8162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.57ns)   --->   "%icmp_ln42_199 = icmp_eq  i3 %tmp_8162, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'icmp' 'icmp_ln42_199' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_8163 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_48, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'tmp_8163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.70ns)   --->   "%icmp_ln42_200 = icmp_eq  i4 %tmp_8163, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'icmp' 'icmp_ln42_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.70ns)   --->   "%icmp_ln42_201 = icmp_eq  i4 %tmp_8163, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'icmp' 'icmp_ln42_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%select_ln42_198 = select i1 %and_ln42_349, i1 %icmp_ln42_200, i1 %icmp_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%tmp_21613 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_48, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_21613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%xor_ln42_248 = xor i1 %tmp_21613, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%and_ln42_350 = and i1 %icmp_ln42_199, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'and' 'and_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%select_ln42_199 = select i1 %and_ln42_349, i1 %and_ln42_350, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'select' 'select_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_351 = and i1 %and_ln42_349, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_199 = xor i1 %select_ln42_198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%or_ln42_149 = or i1 %tmp_21612, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_200 = xor i1 %tmp_21608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_352 = and i1 %or_ln42_149, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'and' 'and_ln42_352' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_353 = and i1 %tmp_21612, i1 %select_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'and' 'and_ln42_353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%or_ln42_188 = or i1 %and_ln42_351, i1 %and_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'or' 'or_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%xor_ln42_201 = xor i1 %or_ln42_188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_354 = and i1 %tmp_21608, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_201)   --->   "%select_ln42_200 = select i1 %and_ln42_352, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_150 = or i1 %and_ln42_352, i1 %and_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_201 = select i1 %or_ln42_150, i13 %select_ln42_200, i13 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln73_75 = sext i13 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'sext' 'sext_ln73_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.89ns)   --->   "%mul_ln73_49 = mul i26 %sext_ln73_73, i26 %sext_ln73_75" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_21614 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_21614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_46 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_49, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_21615 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitselect' 'tmp_21615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_21616 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'bitselect' 'tmp_21616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = trunc i26 %mul_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'trunc' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln42_202 = icmp_ne  i8 %trunc_ln42_68, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'icmp' 'icmp_ln42_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%tmp_21617 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_21617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_151 = or i1 %tmp_21615, i1 %icmp_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_355 = and i1 %or_ln42_151, i1 %tmp_21616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_49 = zext i1 %and_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_49 = add i13 %trunc_ln42_46, i13 %zext_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_21618 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'bitselect' 'tmp_21618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%xor_ln42_202 = xor i1 %tmp_21618, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_356 = and i1 %tmp_21617, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_8164 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_49, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'partselect' 'tmp_8164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.57ns)   --->   "%icmp_ln42_203 = icmp_eq  i3 %tmp_8164, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'icmp' 'icmp_ln42_203' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_8165 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_49, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'partselect' 'tmp_8165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.70ns)   --->   "%icmp_ln42_204 = icmp_eq  i4 %tmp_8165, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'icmp' 'icmp_ln42_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.70ns)   --->   "%icmp_ln42_205 = icmp_eq  i4 %tmp_8165, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'icmp' 'icmp_ln42_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%select_ln42_202 = select i1 %and_ln42_356, i1 %icmp_ln42_204, i1 %icmp_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%tmp_21619 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_49, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_21619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%xor_ln42_249 = xor i1 %tmp_21619, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%and_ln42_357 = and i1 %icmp_ln42_203, i1 %xor_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'and' 'and_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%select_ln42_203 = select i1 %and_ln42_356, i1 %and_ln42_357, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_358 = and i1 %and_ln42_356, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'and' 'and_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_203 = xor i1 %select_ln42_202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%or_ln42_152 = or i1 %tmp_21618, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_204 = xor i1 %tmp_21614, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_359 = and i1 %or_ln42_152, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'and' 'and_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_360 = and i1 %tmp_21618, i1 %select_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_360' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%or_ln42_189 = or i1 %and_ln42_358, i1 %and_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%xor_ln42_205 = xor i1 %or_ln42_189, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_361 = and i1 %tmp_21614, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'and' 'and_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_205)   --->   "%select_ln42_204 = select i1 %and_ln42_359, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_153 = or i1 %and_ln42_359, i1 %and_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_205 = select i1 %or_ln42_153, i13 %select_ln42_204, i13 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln73_76 = sext i13 %a_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'sext' 'sext_ln73_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln73_77 = sext i13 %weights_32_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'sext' 'sext_ln73_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (1.89ns)   --->   "%mul_ln73_50 = mul i26 %sext_ln73_76, i26 %sext_ln73_77" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21620 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'bitselect' 'tmp_21620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_47 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_50, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_21621 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'bitselect' 'tmp_21621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_21622 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_21622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = trunc i26 %mul_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'trunc' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.70ns)   --->   "%icmp_ln42_206 = icmp_ne  i8 %trunc_ln42_69, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'icmp' 'icmp_ln42_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%tmp_21623 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_21623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_154 = or i1 %tmp_21621, i1 %icmp_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_362 = and i1 %or_ln42_154, i1 %tmp_21622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_50 = zext i1 %and_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_50 = add i13 %trunc_ln42_47, i13 %zext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_21624 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_50, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_21624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%xor_ln42_206 = xor i1 %tmp_21624, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_363 = and i1 %tmp_21623, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'and' 'and_ln42_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_8166 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_50, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'partselect' 'tmp_8166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.57ns)   --->   "%icmp_ln42_207 = icmp_eq  i3 %tmp_8166, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'icmp' 'icmp_ln42_207' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_8167 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_50, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'partselect' 'tmp_8167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.70ns)   --->   "%icmp_ln42_208 = icmp_eq  i4 %tmp_8167, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'icmp' 'icmp_ln42_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.70ns)   --->   "%icmp_ln42_209 = icmp_eq  i4 %tmp_8167, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'icmp' 'icmp_ln42_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%select_ln42_206 = select i1 %and_ln42_363, i1 %icmp_ln42_208, i1 %icmp_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%tmp_21625 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_50, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_21625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%xor_ln42_250 = xor i1 %tmp_21625, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%and_ln42_364 = and i1 %icmp_ln42_207, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%select_ln42_207 = select i1 %and_ln42_363, i1 %and_ln42_364, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_365 = and i1 %and_ln42_363, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_207 = xor i1 %select_ln42_206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%or_ln42_155 = or i1 %tmp_21624, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_208 = xor i1 %tmp_21620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_366 = and i1 %or_ln42_155, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_367 = and i1 %tmp_21624, i1 %select_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_367' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%or_ln42_190 = or i1 %and_ln42_365, i1 %and_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%xor_ln42_209 = xor i1 %or_ln42_190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_368 = and i1 %tmp_21620, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_209)   --->   "%select_ln42_208 = select i1 %and_ln42_366, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_156 = or i1 %and_ln42_366, i1 %and_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_209 = select i1 %or_ln42_156, i13 %select_ln42_208, i13 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln73_78 = sext i13 %weights_33_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'sext' 'sext_ln73_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.89ns)   --->   "%mul_ln73_51 = mul i26 %sext_ln73_76, i26 %sext_ln73_78" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_21626 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'bitselect' 'tmp_21626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_48 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_51, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_21627 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'bitselect' 'tmp_21627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_21628 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'bitselect' 'tmp_21628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = trunc i26 %mul_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'trunc' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%icmp_ln42_210 = icmp_ne  i8 %trunc_ln42_70, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'icmp' 'icmp_ln42_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%tmp_21629 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_21629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_157 = or i1 %tmp_21627, i1 %icmp_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_369 = and i1 %or_ln42_157, i1 %tmp_21628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_51 = zext i1 %and_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_51 = add i13 %trunc_ln42_48, i13 %zext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_21630 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_51, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'bitselect' 'tmp_21630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%xor_ln42_210 = xor i1 %tmp_21630, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_370 = and i1 %tmp_21629, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'and' 'and_ln42_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_8168 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_51, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'partselect' 'tmp_8168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.57ns)   --->   "%icmp_ln42_211 = icmp_eq  i3 %tmp_8168, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'icmp' 'icmp_ln42_211' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_8169 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_51, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'partselect' 'tmp_8169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.70ns)   --->   "%icmp_ln42_212 = icmp_eq  i4 %tmp_8169, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'icmp' 'icmp_ln42_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.70ns)   --->   "%icmp_ln42_213 = icmp_eq  i4 %tmp_8169, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'icmp' 'icmp_ln42_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%select_ln42_210 = select i1 %and_ln42_370, i1 %icmp_ln42_212, i1 %icmp_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%tmp_21631 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_51, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'bitselect' 'tmp_21631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%xor_ln42_251 = xor i1 %tmp_21631, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%and_ln42_371 = and i1 %icmp_ln42_211, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'and' 'and_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%select_ln42_211 = select i1 %and_ln42_370, i1 %and_ln42_371, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_372 = and i1 %and_ln42_370, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_211 = xor i1 %select_ln42_210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%or_ln42_158 = or i1 %tmp_21630, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_212 = xor i1 %tmp_21626, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_373 = and i1 %or_ln42_158, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_374 = and i1 %tmp_21630, i1 %select_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'and' 'and_ln42_374' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%or_ln42_191 = or i1 %and_ln42_372, i1 %and_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%xor_ln42_213 = xor i1 %or_ln42_191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_375 = and i1 %tmp_21626, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_213)   --->   "%select_ln42_212 = select i1 %and_ln42_373, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_159 = or i1 %and_ln42_373, i1 %and_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_213 = select i1 %or_ln42_159, i13 %select_ln42_212, i13 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln73_79 = sext i13 %a_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'sext' 'sext_ln73_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln73_80 = sext i13 %weights_34_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'sext' 'sext_ln73_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (1.89ns)   --->   "%mul_ln73_52 = mul i26 %sext_ln73_79, i26 %sext_ln73_80" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln73_52' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_21632 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'bitselect' 'tmp_21632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_49 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_52, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_21633 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_21633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_21634 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_21634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = trunc i26 %mul_ln73_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'trunc' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln42_214 = icmp_ne  i8 %trunc_ln42_71, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'icmp' 'icmp_ln42_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_377)   --->   "%tmp_21635 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'bitselect' 'tmp_21635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_160 = or i1 %tmp_21633, i1 %icmp_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_376 = and i1 %or_ln42_160, i1 %tmp_21634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'and' 'and_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_52 = zext i1 %and_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'zext' 'zext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_52 = add i13 %trunc_ln42_49, i13 %zext_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_21636 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_52, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_21636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_377)   --->   "%xor_ln42_214 = xor i1 %tmp_21636, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_377 = and i1 %tmp_21635, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_8170 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_52, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'partselect' 'tmp_8170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.57ns)   --->   "%icmp_ln42_215 = icmp_eq  i3 %tmp_8170, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'icmp' 'icmp_ln42_215' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_8171 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_52, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'partselect' 'tmp_8171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.70ns)   --->   "%icmp_ln42_216 = icmp_eq  i4 %tmp_8171, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'icmp' 'icmp_ln42_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.70ns)   --->   "%icmp_ln42_217 = icmp_eq  i4 %tmp_8171, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'icmp' 'icmp_ln42_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%select_ln42_214 = select i1 %and_ln42_377, i1 %icmp_ln42_216, i1 %icmp_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%tmp_21637 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_52, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'bitselect' 'tmp_21637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%xor_ln42_252 = xor i1 %tmp_21637, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%and_ln42_378 = and i1 %icmp_ln42_215, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'and' 'and_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_381)   --->   "%select_ln42_215 = select i1 %and_ln42_377, i1 %and_ln42_378, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'select' 'select_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%and_ln42_379 = and i1 %and_ln42_377, i1 %icmp_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_215 = xor i1 %select_ln42_214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%or_ln42_161 = or i1 %tmp_21636, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_380)   --->   "%xor_ln42_216 = xor i1 %tmp_21632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_380 = and i1 %or_ln42_161, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'and' 'and_ln42_380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_381 = and i1 %tmp_21636, i1 %select_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'and' 'and_ln42_381' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%or_ln42_192 = or i1 %and_ln42_379, i1 %and_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%xor_ln42_217 = xor i1 %or_ln42_192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_162)   --->   "%and_ln42_382 = and i1 %tmp_21632, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_217)   --->   "%select_ln42_216 = select i1 %and_ln42_380, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_162 = or i1 %and_ln42_380, i1 %and_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_217 = select i1 %or_ln42_162, i13 %select_ln42_216, i13 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln73_81 = sext i13 %weights_35_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'sext' 'sext_ln73_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.89ns)   --->   "%mul_ln73_53 = mul i26 %sext_ln73_79, i26 %sext_ln73_81" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'mul' 'mul_ln73_53' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_21638 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_21638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%trunc_ln42_50 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_53, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_21639 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'bitselect' 'tmp_21639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_21640 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'bitselect' 'tmp_21640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = trunc i26 %mul_ln73_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'trunc' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%icmp_ln42_218 = icmp_ne  i8 %trunc_ln42_72, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'icmp' 'icmp_ln42_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_384)   --->   "%tmp_21641 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'bitselect' 'tmp_21641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%or_ln42_163 = or i1 %tmp_21639, i1 %icmp_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%and_ln42_383 = and i1 %or_ln42_163, i1 %tmp_21640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'and' 'and_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%zext_ln42_53 = zext i1 %and_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'zext' 'zext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_53 = add i13 %trunc_ln42_50, i13 %zext_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_21642 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_53, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'bitselect' 'tmp_21642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_384)   --->   "%xor_ln42_218 = xor i1 %tmp_21642, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_384 = and i1 %tmp_21641, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'and' 'and_ln42_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_8172 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_53, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'partselect' 'tmp_8172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.57ns)   --->   "%icmp_ln42_219 = icmp_eq  i3 %tmp_8172, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'icmp' 'icmp_ln42_219' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_8173 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_53, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'partselect' 'tmp_8173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.70ns)   --->   "%icmp_ln42_220 = icmp_eq  i4 %tmp_8173, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'icmp' 'icmp_ln42_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.70ns)   --->   "%icmp_ln42_221 = icmp_eq  i4 %tmp_8173, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'icmp' 'icmp_ln42_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%select_ln42_218 = select i1 %and_ln42_384, i1 %icmp_ln42_220, i1 %icmp_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%tmp_21643 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_53, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_21643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%xor_ln42_253 = xor i1 %tmp_21643, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%and_ln42_385 = and i1 %icmp_ln42_219, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'and' 'and_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_388)   --->   "%select_ln42_219 = select i1 %and_ln42_384, i1 %and_ln42_385, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'select' 'select_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_386 = and i1 %and_ln42_384, i1 %icmp_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'and' 'and_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_219 = xor i1 %select_ln42_218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%or_ln42_164 = or i1 %tmp_21642, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_387)   --->   "%xor_ln42_220 = xor i1 %tmp_21638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_387 = and i1 %or_ln42_164, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_387' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_388 = and i1 %tmp_21642, i1 %select_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_388' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%or_ln42_193 = or i1 %and_ln42_386, i1 %and_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%xor_ln42_221 = xor i1 %or_ln42_193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_389 = and i1 %tmp_21638, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'and' 'and_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_221)   --->   "%select_ln42_220 = select i1 %and_ln42_387, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_165 = or i1 %and_ln42_387, i1 %and_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_221 = select i1 %or_ln42_165, i13 %select_ln42_220, i13 %add_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'select' 'select_ln42_221' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln73_82 = sext i13 %a_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'sext' 'sext_ln73_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln73_83 = sext i13 %weights_36_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'sext' 'sext_ln73_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (1.89ns)   --->   "%mul_ln73_54 = mul i26 %sext_ln73_82, i26 %sext_ln73_83" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'mul' 'mul_ln73_54' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_21644 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'bitselect' 'tmp_21644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%trunc_ln42_51 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_54, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_21645 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'bitselect' 'tmp_21645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_21646 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'bitselect' 'tmp_21646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = trunc i26 %mul_ln73_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'trunc' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.70ns)   --->   "%icmp_ln42_222 = icmp_ne  i8 %trunc_ln42_73, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'icmp' 'icmp_ln42_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_391)   --->   "%tmp_21647 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'bitselect' 'tmp_21647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%or_ln42_166 = or i1 %tmp_21645, i1 %icmp_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%and_ln42_390 = and i1 %or_ln42_166, i1 %tmp_21646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%zext_ln42_54 = zext i1 %and_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'zext' 'zext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_54 = add i13 %trunc_ln42_51, i13 %zext_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_21648 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'bitselect' 'tmp_21648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_391)   --->   "%xor_ln42_222 = xor i1 %tmp_21648, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_391 = and i1 %tmp_21647, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'and' 'and_ln42_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_8174 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_54, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'partselect' 'tmp_8174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.57ns)   --->   "%icmp_ln42_223 = icmp_eq  i3 %tmp_8174, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'icmp' 'icmp_ln42_223' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_8175 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_54, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'tmp_8175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_224 = icmp_eq  i4 %tmp_8175, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.70ns)   --->   "%icmp_ln42_225 = icmp_eq  i4 %tmp_8175, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'icmp' 'icmp_ln42_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%select_ln42_222 = select i1 %and_ln42_391, i1 %icmp_ln42_224, i1 %icmp_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'select' 'select_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%tmp_21649 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_54, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'bitselect' 'tmp_21649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%xor_ln42_254 = xor i1 %tmp_21649, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%and_ln42_392 = and i1 %icmp_ln42_223, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'and' 'and_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_395)   --->   "%select_ln42_223 = select i1 %and_ln42_391, i1 %and_ln42_392, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'select' 'select_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_393 = and i1 %and_ln42_391, i1 %icmp_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'and' 'and_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_223 = xor i1 %select_ln42_222, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%or_ln42_167 = or i1 %tmp_21648, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_394)   --->   "%xor_ln42_224 = xor i1 %tmp_21644, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_394 = and i1 %or_ln42_167, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'and' 'and_ln42_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_395 = and i1 %tmp_21648, i1 %select_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'and' 'and_ln42_395' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%or_ln42_194 = or i1 %and_ln42_393, i1 %and_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%xor_ln42_225 = xor i1 %or_ln42_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_168)   --->   "%and_ln42_396 = and i1 %tmp_21644, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'and' 'and_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_225)   --->   "%select_ln42_224 = select i1 %and_ln42_394, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'select' 'select_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_168 = or i1 %and_ln42_394, i1 %and_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_225 = select i1 %or_ln42_168, i13 %select_ln42_224, i13 %add_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_225' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln73_84 = sext i13 %weights_37_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'sext' 'sext_ln73_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (1.89ns)   --->   "%mul_ln73_55 = mul i26 %sext_ln73_82, i26 %sext_ln73_84" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'mul' 'mul_ln73_55' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_21650 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'bitselect' 'tmp_21650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%trunc_ln42_52 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_55, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_21651 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'bitselect' 'tmp_21651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_21652 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'bitselect' 'tmp_21652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = trunc i26 %mul_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'trunc' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.70ns)   --->   "%icmp_ln42_226 = icmp_ne  i8 %trunc_ln42_74, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'icmp' 'icmp_ln42_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_398)   --->   "%tmp_21653 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'bitselect' 'tmp_21653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%or_ln42_169 = or i1 %tmp_21651, i1 %icmp_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%and_ln42_397 = and i1 %or_ln42_169, i1 %tmp_21652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'and' 'and_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%zext_ln42_55 = zext i1 %and_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'zext' 'zext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_55 = add i13 %trunc_ln42_52, i13 %zext_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_21654 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'bitselect' 'tmp_21654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_398)   --->   "%xor_ln42_226 = xor i1 %tmp_21654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_398 = and i1 %tmp_21653, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8176 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_55, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'partselect' 'tmp_8176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.57ns)   --->   "%icmp_ln42_227 = icmp_eq  i3 %tmp_8176, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'icmp' 'icmp_ln42_227' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_8177 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_55, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'partselect' 'tmp_8177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln42_228 = icmp_eq  i4 %tmp_8177, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'icmp' 'icmp_ln42_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln42_229 = icmp_eq  i4 %tmp_8177, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'icmp' 'icmp_ln42_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%select_ln42_226 = select i1 %and_ln42_398, i1 %icmp_ln42_228, i1 %icmp_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'select' 'select_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%tmp_21655 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_55, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'bitselect' 'tmp_21655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%xor_ln42_255 = xor i1 %tmp_21655, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%and_ln42_399 = and i1 %icmp_ln42_227, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'and' 'and_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_402)   --->   "%select_ln42_227 = select i1 %and_ln42_398, i1 %and_ln42_399, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%and_ln42_400 = and i1 %and_ln42_398, i1 %icmp_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_227 = xor i1 %select_ln42_226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%or_ln42_170 = or i1 %tmp_21654, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_401)   --->   "%xor_ln42_228 = xor i1 %tmp_21650, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_401 = and i1 %or_ln42_170, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'and' 'and_ln42_401' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_402 = and i1 %tmp_21654, i1 %select_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'and' 'and_ln42_402' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%or_ln42_195 = or i1 %and_ln42_400, i1 %and_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%xor_ln42_229 = xor i1 %or_ln42_195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_171)   --->   "%and_ln42_403 = and i1 %tmp_21650, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'and' 'and_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_229)   --->   "%select_ln42_228 = select i1 %and_ln42_401, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'select' 'select_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_171 = or i1 %and_ln42_401, i1 %and_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_229 = select i1 %or_ln42_171, i13 %select_ln42_228, i13 %add_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_229' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln73_85 = sext i13 %a_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'sext' 'sext_ln73_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln73_86 = sext i13 %weights_38_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'sext' 'sext_ln73_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.89ns)   --->   "%mul_ln73_56 = mul i26 %sext_ln73_85, i26 %sext_ln73_86" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'mul' 'mul_ln73_56' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_21656 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'bitselect' 'tmp_21656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%trunc_ln42_53 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_56, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_21657 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'bitselect' 'tmp_21657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_21658 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'bitselect' 'tmp_21658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = trunc i26 %mul_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'trunc' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.70ns)   --->   "%icmp_ln42_230 = icmp_ne  i8 %trunc_ln42_75, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'icmp' 'icmp_ln42_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_405)   --->   "%tmp_21659 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'bitselect' 'tmp_21659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%or_ln42_172 = or i1 %tmp_21657, i1 %icmp_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%and_ln42_404 = and i1 %or_ln42_172, i1 %tmp_21658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'and' 'and_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%zext_ln42_56 = zext i1 %and_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'zext' 'zext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_56 = add i13 %trunc_ln42_53, i13 %zext_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_21660 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'bitselect' 'tmp_21660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_405)   --->   "%xor_ln42_230 = xor i1 %tmp_21660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_405 = and i1 %tmp_21659, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_8178 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_56, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'partselect' 'tmp_8178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.57ns)   --->   "%icmp_ln42_231 = icmp_eq  i3 %tmp_8178, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'icmp' 'icmp_ln42_231' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_8179 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_56, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'partselect' 'tmp_8179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.70ns)   --->   "%icmp_ln42_232 = icmp_eq  i4 %tmp_8179, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'icmp' 'icmp_ln42_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.70ns)   --->   "%icmp_ln42_233 = icmp_eq  i4 %tmp_8179, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'icmp' 'icmp_ln42_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%select_ln42_230 = select i1 %and_ln42_405, i1 %icmp_ln42_232, i1 %icmp_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%tmp_21661 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_56, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'bitselect' 'tmp_21661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%xor_ln42_256 = xor i1 %tmp_21661, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%and_ln42_406 = and i1 %icmp_ln42_231, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'and' 'and_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_409)   --->   "%select_ln42_231 = select i1 %and_ln42_405, i1 %and_ln42_406, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'select' 'select_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%and_ln42_407 = and i1 %and_ln42_405, i1 %icmp_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'and' 'and_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_231 = xor i1 %select_ln42_230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%or_ln42_173 = or i1 %tmp_21660, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_408)   --->   "%xor_ln42_232 = xor i1 %tmp_21656, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_408 = and i1 %or_ln42_173, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'and' 'and_ln42_408' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_409 = and i1 %tmp_21660, i1 %select_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'and' 'and_ln42_409' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%or_ln42_196 = or i1 %and_ln42_407, i1 %and_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%xor_ln42_233 = xor i1 %or_ln42_196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_174)   --->   "%and_ln42_410 = and i1 %tmp_21656, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'and' 'and_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_233)   --->   "%select_ln42_232 = select i1 %and_ln42_408, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_174 = or i1 %and_ln42_408, i1 %and_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_233 = select i1 %or_ln42_174, i13 %select_ln42_232, i13 %add_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'select' 'select_ln42_233' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i13 %weights_39_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (1.89ns)   --->   "%mul_ln73_57 = mul i26 %sext_ln73_85, i26 %sext_ln73_87" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'mul' 'mul_ln73_57' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_21662 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'bitselect' 'tmp_21662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%trunc_ln42_54 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_57, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_21663 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'bitselect' 'tmp_21663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_21664 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'bitselect' 'tmp_21664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = trunc i26 %mul_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'trunc' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln42_234 = icmp_ne  i8 %trunc_ln42_76, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'icmp' 'icmp_ln42_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_412)   --->   "%tmp_21665 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'bitselect' 'tmp_21665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%or_ln42_175 = or i1 %tmp_21663, i1 %icmp_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%and_ln42_411 = and i1 %or_ln42_175, i1 %tmp_21664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'and' 'and_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%zext_ln42_57 = zext i1 %and_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'zext' 'zext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_57 = add i13 %trunc_ln42_54, i13 %zext_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_21666 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'bitselect' 'tmp_21666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_412)   --->   "%xor_ln42_234 = xor i1 %tmp_21666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_412 = and i1 %tmp_21665, i1 %xor_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_8180 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_57, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'tmp_8180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.57ns)   --->   "%icmp_ln42_235 = icmp_eq  i3 %tmp_8180, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'icmp' 'icmp_ln42_235' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8181 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_57, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'partselect' 'tmp_8181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.70ns)   --->   "%icmp_ln42_236 = icmp_eq  i4 %tmp_8181, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'icmp' 'icmp_ln42_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln42_237 = icmp_eq  i4 %tmp_8181, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'icmp' 'icmp_ln42_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%select_ln42_234 = select i1 %and_ln42_412, i1 %icmp_ln42_236, i1 %icmp_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'select' 'select_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%tmp_21667 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_57, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'bitselect' 'tmp_21667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%xor_ln42_257 = xor i1 %tmp_21667, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%and_ln42_413 = and i1 %icmp_ln42_235, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'and' 'and_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_416)   --->   "%select_ln42_235 = select i1 %and_ln42_412, i1 %and_ln42_413, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%and_ln42_414 = and i1 %and_ln42_412, i1 %icmp_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_235 = xor i1 %select_ln42_234, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'xor' 'xor_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%or_ln42_176 = or i1 %tmp_21666, i1 %xor_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_415)   --->   "%xor_ln42_236 = xor i1 %tmp_21662, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'xor' 'xor_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_415 = and i1 %or_ln42_176, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'and' 'and_ln42_415' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_416 = and i1 %tmp_21666, i1 %select_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'and' 'and_ln42_416' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%or_ln42_197 = or i1 %and_ln42_414, i1 %and_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%xor_ln42_237 = xor i1 %or_ln42_197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'xor' 'xor_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_177)   --->   "%and_ln42_417 = and i1 %tmp_21662, i1 %xor_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'and' 'and_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_237)   --->   "%select_ln42_236 = select i1 %and_ln42_415, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'select' 'select_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_177 = or i1 %and_ln42_415, i1 %and_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_237 = select i1 %or_ln42_177, i13 %select_ln42_236, i13 %add_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i13 %select_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i13 %select_ln42_169, i13 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_71, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_21668 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'bitselect' 'tmp_21668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_21669 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_54, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'bitselect' 'tmp_21669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%xor_ln58 = xor i1 %tmp_21668, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%and_ln58 = and i1 %tmp_21669, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_143 = xor i1 %tmp_21669, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58_71 = and i1 %tmp_21668, i1 %xor_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.12ns)   --->   "%xor_ln58_144 = xor i1 %tmp_21668, i1 %tmp_21669" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%xor_ln58_145 = xor i1 %xor_ln58_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_108)   --->   "%select_ln58 = select i1 %xor_ln58_144, i13 4095, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %and_ln58_71, i13 4096, i13 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_108 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i13 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i13 %select_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i13 %select_ln42_173, i13 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i14 %sext_ln58_73, i14 %sext_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_21670 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_35, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'bitselect' 'tmp_21670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_21671 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_55, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 928 'bitselect' 'tmp_21671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%xor_ln58_146 = xor i1 %tmp_21670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%and_ln58_72 = and i1 %tmp_21671, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_147 = xor i1 %tmp_21671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_73 = and i1 %tmp_21670, i1 %xor_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.12ns)   --->   "%xor_ln58_148 = xor i1 %tmp_21670, i1 %tmp_21671" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%xor_ln58_149 = xor i1 %xor_ln58_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%or_ln58_35 = or i1 %and_ln58_72, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_111)   --->   "%select_ln58_109 = select i1 %xor_ln58_148, i13 4095, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 936 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %and_ln58_73, i13 4096, i13 %add_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 937 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_111 = select i1 %or_ln58_35, i13 %select_ln58_109, i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 938 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i13 %select_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 939 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i13 %select_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 940 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.75ns)   --->   "%add_ln58_56 = add i13 %select_ln42_177, i13 %select_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 941 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i14 %sext_ln58_75, i14 %sext_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 942 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_21672 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_36, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 943 'bitselect' 'tmp_21672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_21673 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_56, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 944 'bitselect' 'tmp_21673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%xor_ln58_150 = xor i1 %tmp_21672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 945 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%and_ln58_74 = and i1 %tmp_21673, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 946 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_151 = xor i1 %tmp_21673, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 947 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_75 = and i1 %tmp_21672, i1 %xor_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 948 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.12ns)   --->   "%xor_ln58_152 = xor i1 %tmp_21672, i1 %tmp_21673" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 949 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%xor_ln58_153 = xor i1 %xor_ln58_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 950 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%or_ln58_36 = or i1 %and_ln58_74, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 951 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_114)   --->   "%select_ln58_112 = select i1 %xor_ln58_152, i13 4095, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 952 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %and_ln58_75, i13 4096, i13 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 953 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_114 = select i1 %or_ln58_36, i13 %select_ln58_112, i13 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 954 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i13 %select_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 955 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln58_77 = sext i13 %select_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 956 'sext' 'sext_ln58_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.75ns)   --->   "%add_ln58_57 = add i13 %select_ln42_181, i13 %select_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 957 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.75ns)   --->   "%add_ln58_37 = add i14 %sext_ln58_77, i14 %sext_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 958 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_21674 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_37, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 959 'bitselect' 'tmp_21674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_21675 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_57, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 960 'bitselect' 'tmp_21675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%xor_ln58_154 = xor i1 %tmp_21674, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 961 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%and_ln58_76 = and i1 %tmp_21675, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 962 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_155 = xor i1 %tmp_21675, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 963 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_77 = and i1 %tmp_21674, i1 %xor_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 964 'and' 'and_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.12ns)   --->   "%xor_ln58_156 = xor i1 %tmp_21674, i1 %tmp_21675" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%xor_ln58_157 = xor i1 %xor_ln58_156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'xor' 'xor_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%or_ln58_37 = or i1 %and_ln58_76, i1 %xor_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'or' 'or_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_117)   --->   "%select_ln58_115 = select i1 %xor_ln58_156, i13 4095, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %and_ln58_77, i13 4096, i13 %add_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_117 = select i1 %or_ln58_37, i13 %select_ln58_115, i13 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'select' 'select_ln58_117' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln58_78 = sext i13 %select_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'sext' 'sext_ln58_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln58_79 = sext i13 %select_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'sext' 'sext_ln58_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.75ns)   --->   "%add_ln58_58 = add i13 %select_ln42_185, i13 %select_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.75ns)   --->   "%add_ln58_38 = add i14 %sext_ln58_79, i14 %sext_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_21676 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_38, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'bitselect' 'tmp_21676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_21677 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_58, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'bitselect' 'tmp_21677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%xor_ln58_158 = xor i1 %tmp_21676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'xor' 'xor_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%and_ln58_78 = and i1 %tmp_21677, i1 %xor_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'and' 'and_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%xor_ln58_159 = xor i1 %tmp_21677, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'xor' 'xor_ln58_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_119)   --->   "%and_ln58_79 = and i1 %tmp_21676, i1 %xor_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'and' 'and_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.12ns)   --->   "%xor_ln58_160 = xor i1 %tmp_21676, i1 %tmp_21677" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'xor' 'xor_ln58_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%xor_ln58_161 = xor i1 %xor_ln58_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'xor' 'xor_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%or_ln58_38 = or i1 %and_ln58_78, i1 %xor_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'or' 'or_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_120)   --->   "%select_ln58_118 = select i1 %xor_ln58_160, i13 4095, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'select' 'select_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_119 = select i1 %and_ln58_79, i13 4096, i13 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'select' 'select_ln58_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_120 = select i1 %or_ln58_38, i13 %select_ln58_118, i13 %select_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'select' 'select_ln58_120' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln58_80 = sext i13 %select_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'sext' 'sext_ln58_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln58_81 = sext i13 %select_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'sext' 'sext_ln58_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.75ns)   --->   "%add_ln58_59 = add i13 %select_ln42_189, i13 %select_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.75ns)   --->   "%add_ln58_39 = add i14 %sext_ln58_81, i14 %sext_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_21678 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_39, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'bitselect' 'tmp_21678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_21679 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_59, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'bitselect' 'tmp_21679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%xor_ln58_162 = xor i1 %tmp_21678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'xor' 'xor_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%and_ln58_80 = and i1 %tmp_21679, i1 %xor_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'and' 'and_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%xor_ln58_163 = xor i1 %tmp_21679, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'xor' 'xor_ln58_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_122)   --->   "%and_ln58_81 = and i1 %tmp_21678, i1 %xor_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'and' 'and_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.12ns)   --->   "%xor_ln58_164 = xor i1 %tmp_21678, i1 %tmp_21679" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'xor' 'xor_ln58_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%xor_ln58_165 = xor i1 %xor_ln58_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'xor' 'xor_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%or_ln58_39 = or i1 %and_ln58_80, i1 %xor_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'or' 'or_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_123)   --->   "%select_ln58_121 = select i1 %xor_ln58_164, i13 4095, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'select' 'select_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_122 = select i1 %and_ln58_81, i13 4096, i13 %add_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'select' 'select_ln58_122' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_123 = select i1 %or_ln58_39, i13 %select_ln58_121, i13 %select_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'select' 'select_ln58_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln58_82 = sext i13 %select_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'sext' 'sext_ln58_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln58_83 = sext i13 %select_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'sext' 'sext_ln58_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.75ns)   --->   "%add_ln58_60 = add i13 %select_ln42_193, i13 %select_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i14 %sext_ln58_83, i14 %sext_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_21680 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_40, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'bitselect' 'tmp_21680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_21681 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'bitselect' 'tmp_21681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%xor_ln58_166 = xor i1 %tmp_21680, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'xor' 'xor_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%and_ln58_82 = and i1 %tmp_21681, i1 %xor_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'and' 'and_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%xor_ln58_167 = xor i1 %tmp_21681, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'xor' 'xor_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_125)   --->   "%and_ln58_83 = and i1 %tmp_21680, i1 %xor_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'and' 'and_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.12ns)   --->   "%xor_ln58_168 = xor i1 %tmp_21680, i1 %tmp_21681" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'xor' 'xor_ln58_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%xor_ln58_169 = xor i1 %xor_ln58_168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'xor' 'xor_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%or_ln58_40 = or i1 %and_ln58_82, i1 %xor_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'or' 'or_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_126)   --->   "%select_ln58_124 = select i1 %xor_ln58_168, i13 4095, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'select' 'select_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_125 = select i1 %and_ln58_83, i13 4096, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'select' 'select_ln58_125' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_126 = select i1 %or_ln58_40, i13 %select_ln58_124, i13 %select_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'select' 'select_ln58_126' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln58_84 = sext i13 %select_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'sext' 'sext_ln58_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln58_85 = sext i13 %select_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'sext' 'sext_ln58_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.75ns)   --->   "%add_ln58_61 = add i13 %select_ln42_197, i13 %select_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i14 %sext_ln58_85, i14 %sext_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_21682 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_41, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'bitselect' 'tmp_21682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_21683 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'bitselect' 'tmp_21683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%xor_ln58_170 = xor i1 %tmp_21682, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'xor' 'xor_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%and_ln58_84 = and i1 %tmp_21683, i1 %xor_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'and' 'and_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%xor_ln58_171 = xor i1 %tmp_21683, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'xor' 'xor_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_128)   --->   "%and_ln58_85 = and i1 %tmp_21682, i1 %xor_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'and' 'and_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.12ns)   --->   "%xor_ln58_172 = xor i1 %tmp_21682, i1 %tmp_21683" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'xor' 'xor_ln58_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%xor_ln58_173 = xor i1 %xor_ln58_172, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'xor' 'xor_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%or_ln58_41 = or i1 %and_ln58_84, i1 %xor_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'or' 'or_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_129)   --->   "%select_ln58_127 = select i1 %xor_ln58_172, i13 4095, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'select' 'select_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_128 = select i1 %and_ln58_85, i13 4096, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'select' 'select_ln58_128' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_129 = select i1 %or_ln58_41, i13 %select_ln58_127, i13 %select_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'select' 'select_ln58_129' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln58_86 = sext i13 %select_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'sext' 'sext_ln58_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln58_87 = sext i13 %select_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'sext' 'sext_ln58_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.75ns)   --->   "%add_ln58_62 = add i13 %select_ln42_201, i13 %select_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i14 %sext_ln58_87, i14 %sext_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_21684 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_42, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'bitselect' 'tmp_21684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_21685 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'bitselect' 'tmp_21685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%xor_ln58_174 = xor i1 %tmp_21684, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'xor' 'xor_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%and_ln58_86 = and i1 %tmp_21685, i1 %xor_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'and' 'and_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%xor_ln58_175 = xor i1 %tmp_21685, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'xor' 'xor_ln58_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_131)   --->   "%and_ln58_87 = and i1 %tmp_21684, i1 %xor_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'and' 'and_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.12ns)   --->   "%xor_ln58_176 = xor i1 %tmp_21684, i1 %tmp_21685" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'xor' 'xor_ln58_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%xor_ln58_177 = xor i1 %xor_ln58_176, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'xor' 'xor_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%or_ln58_42 = or i1 %and_ln58_86, i1 %xor_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'or' 'or_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_132)   --->   "%select_ln58_130 = select i1 %xor_ln58_176, i13 4095, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'select' 'select_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_131 = select i1 %and_ln58_87, i13 4096, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'select' 'select_ln58_131' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_132 = select i1 %or_ln58_42, i13 %select_ln58_130, i13 %select_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'select' 'select_ln58_132' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln58_88 = sext i13 %select_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'sext' 'sext_ln58_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln58_89 = sext i13 %select_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'sext' 'sext_ln58_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.75ns)   --->   "%add_ln58_63 = add i13 %select_ln42_205, i13 %select_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i14 %sext_ln58_89, i14 %sext_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_21686 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_43, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'bitselect' 'tmp_21686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_21687 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'bitselect' 'tmp_21687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%xor_ln58_178 = xor i1 %tmp_21686, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'xor' 'xor_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%and_ln58_88 = and i1 %tmp_21687, i1 %xor_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'and' 'and_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%xor_ln58_179 = xor i1 %tmp_21687, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'xor' 'xor_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_134)   --->   "%and_ln58_89 = and i1 %tmp_21686, i1 %xor_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'and' 'and_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.12ns)   --->   "%xor_ln58_180 = xor i1 %tmp_21686, i1 %tmp_21687" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'xor' 'xor_ln58_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%xor_ln58_181 = xor i1 %xor_ln58_180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'xor' 'xor_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%or_ln58_43 = or i1 %and_ln58_88, i1 %xor_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'or' 'or_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_135)   --->   "%select_ln58_133 = select i1 %xor_ln58_180, i13 4095, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'select' 'select_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_134 = select i1 %and_ln58_89, i13 4096, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'select' 'select_ln58_134' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_135 = select i1 %or_ln58_43, i13 %select_ln58_133, i13 %select_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'select' 'select_ln58_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln58_90 = sext i13 %select_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'sext' 'sext_ln58_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln58_91 = sext i13 %select_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'sext' 'sext_ln58_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.75ns)   --->   "%add_ln58_64 = add i13 %select_ln42_209, i13 %select_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i14 %sext_ln58_91, i14 %sext_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_21688 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_44, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'bitselect' 'tmp_21688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_21689 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'bitselect' 'tmp_21689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%xor_ln58_182 = xor i1 %tmp_21688, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'xor' 'xor_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%and_ln58_90 = and i1 %tmp_21689, i1 %xor_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'and' 'and_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%xor_ln58_183 = xor i1 %tmp_21689, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'xor' 'xor_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_137)   --->   "%and_ln58_91 = and i1 %tmp_21688, i1 %xor_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'and' 'and_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.12ns)   --->   "%xor_ln58_184 = xor i1 %tmp_21688, i1 %tmp_21689" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'xor' 'xor_ln58_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%xor_ln58_185 = xor i1 %xor_ln58_184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'xor' 'xor_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%or_ln58_44 = or i1 %and_ln58_90, i1 %xor_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'or' 'or_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_138)   --->   "%select_ln58_136 = select i1 %xor_ln58_184, i13 4095, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'select' 'select_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_137 = select i1 %and_ln58_91, i13 4096, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'select' 'select_ln58_137' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_138 = select i1 %or_ln58_44, i13 %select_ln58_136, i13 %select_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'select' 'select_ln58_138' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln58_92 = sext i13 %select_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'sext' 'sext_ln58_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln58_93 = sext i13 %select_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'sext' 'sext_ln58_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.75ns)   --->   "%add_ln58_65 = add i13 %select_ln42_213, i13 %select_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i14 %sext_ln58_93, i14 %sext_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_21690 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_45, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'bitselect' 'tmp_21690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_21691 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'bitselect' 'tmp_21691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%xor_ln58_186 = xor i1 %tmp_21690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'xor' 'xor_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%and_ln58_92 = and i1 %tmp_21691, i1 %xor_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'and' 'and_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%xor_ln58_187 = xor i1 %tmp_21691, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'xor' 'xor_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_140)   --->   "%and_ln58_93 = and i1 %tmp_21690, i1 %xor_ln58_187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'and' 'and_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.12ns)   --->   "%xor_ln58_188 = xor i1 %tmp_21690, i1 %tmp_21691" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'xor' 'xor_ln58_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%xor_ln58_189 = xor i1 %xor_ln58_188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'xor' 'xor_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%or_ln58_45 = or i1 %and_ln58_92, i1 %xor_ln58_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'or' 'or_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%select_ln58_139 = select i1 %xor_ln58_188, i13 4095, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'select' 'select_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_140 = select i1 %and_ln58_93, i13 4096, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'select' 'select_ln58_140' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_141 = select i1 %or_ln58_45, i13 %select_ln58_139, i13 %select_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'select' 'select_ln58_141' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1099 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 20, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1100 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln58_94 = sext i13 %select_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'sext' 'sext_ln58_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln58_95 = sext i13 %select_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'sext' 'sext_ln58_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.75ns)   --->   "%add_ln58_66 = add i13 %select_ln42_217, i13 %select_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i14 %sext_ln58_95, i14 %sext_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_21692 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_46, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'bitselect' 'tmp_21692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_21693 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'bitselect' 'tmp_21693' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%xor_ln58_190 = xor i1 %tmp_21692, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'xor' 'xor_ln58_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%and_ln58_94 = and i1 %tmp_21693, i1 %xor_ln58_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'and' 'and_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_143)   --->   "%xor_ln58_191 = xor i1 %tmp_21693, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'xor' 'xor_ln58_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_143)   --->   "%and_ln58_95 = and i1 %tmp_21692, i1 %xor_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'and' 'and_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.12ns)   --->   "%xor_ln58_192 = xor i1 %tmp_21692, i1 %tmp_21693" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'xor' 'xor_ln58_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%xor_ln58_193 = xor i1 %xor_ln58_192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'xor' 'xor_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%or_ln58_46 = or i1 %and_ln58_94, i1 %xor_ln58_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'or' 'or_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%select_ln58_142 = select i1 %xor_ln58_192, i13 4095, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'select' 'select_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_143 = select i1 %and_ln58_95, i13 4096, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'select' 'select_ln58_143' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_144 = select i1 %or_ln58_46, i13 %select_ln58_142, i13 %select_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'select' 'select_ln58_144' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln58_96 = sext i13 %select_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'sext' 'sext_ln58_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln58_97 = sext i13 %select_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'sext' 'sext_ln58_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (0.75ns)   --->   "%add_ln58_67 = add i13 %select_ln42_221, i13 %select_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i14 %sext_ln58_97, i14 %sext_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_21694 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_47, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'bitselect' 'tmp_21694' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_21695 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'bitselect' 'tmp_21695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%xor_ln58_194 = xor i1 %tmp_21694, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'xor' 'xor_ln58_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%and_ln58_96 = and i1 %tmp_21695, i1 %xor_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'and' 'and_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_146)   --->   "%xor_ln58_195 = xor i1 %tmp_21695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'xor' 'xor_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_146)   --->   "%and_ln58_97 = and i1 %tmp_21694, i1 %xor_ln58_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'and' 'and_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.12ns)   --->   "%xor_ln58_196 = xor i1 %tmp_21694, i1 %tmp_21695" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'xor' 'xor_ln58_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%xor_ln58_197 = xor i1 %xor_ln58_196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'xor' 'xor_ln58_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%or_ln58_47 = or i1 %and_ln58_96, i1 %xor_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'or' 'or_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%select_ln58_145 = select i1 %xor_ln58_196, i13 4095, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'select' 'select_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1131 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_146 = select i1 %and_ln58_97, i13 4096, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'select' 'select_ln58_146' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_147 = select i1 %or_ln58_47, i13 %select_ln58_145, i13 %select_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'select' 'select_ln58_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln58_98 = sext i13 %select_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'sext' 'sext_ln58_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln58_99 = sext i13 %select_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'sext' 'sext_ln58_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.75ns)   --->   "%add_ln58_68 = add i13 %select_ln42_225, i13 %select_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i14 %sext_ln58_99, i14 %sext_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_21696 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_48, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'bitselect' 'tmp_21696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_21697 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'bitselect' 'tmp_21697' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%xor_ln58_198 = xor i1 %tmp_21696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'xor' 'xor_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%and_ln58_98 = and i1 %tmp_21697, i1 %xor_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'and' 'and_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_149)   --->   "%xor_ln58_199 = xor i1 %tmp_21697, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'xor' 'xor_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_149)   --->   "%and_ln58_99 = and i1 %tmp_21696, i1 %xor_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'and' 'and_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [1/1] (0.12ns)   --->   "%xor_ln58_200 = xor i1 %tmp_21696, i1 %tmp_21697" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'xor' 'xor_ln58_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%xor_ln58_201 = xor i1 %xor_ln58_200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'xor' 'xor_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%or_ln58_48 = or i1 %and_ln58_98, i1 %xor_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'or' 'or_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%select_ln58_148 = select i1 %xor_ln58_200, i13 4095, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'select' 'select_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1147 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_149 = select i1 %and_ln58_99, i13 4096, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'select' 'select_ln58_149' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_150 = select i1 %or_ln58_48, i13 %select_ln58_148, i13 %select_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'select' 'select_ln58_150' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln58_100 = sext i13 %select_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'sext' 'sext_ln58_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln58_101 = sext i13 %select_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'sext' 'sext_ln58_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.75ns)   --->   "%add_ln58_69 = add i13 %select_ln42_229, i13 %select_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i14 %sext_ln58_101, i14 %sext_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_21698 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_49, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'bitselect' 'tmp_21698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_21699 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'bitselect' 'tmp_21699' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%xor_ln58_202 = xor i1 %tmp_21698, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'xor' 'xor_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%and_ln58_100 = and i1 %tmp_21699, i1 %xor_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'and' 'and_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_152)   --->   "%xor_ln58_203 = xor i1 %tmp_21699, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'xor' 'xor_ln58_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_152)   --->   "%and_ln58_101 = and i1 %tmp_21698, i1 %xor_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'and' 'and_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.12ns)   --->   "%xor_ln58_204 = xor i1 %tmp_21698, i1 %tmp_21699" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'xor' 'xor_ln58_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%xor_ln58_205 = xor i1 %xor_ln58_204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'xor' 'xor_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%or_ln58_49 = or i1 %and_ln58_100, i1 %xor_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'or' 'or_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%select_ln58_151 = select i1 %xor_ln58_204, i13 4095, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'select' 'select_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_152 = select i1 %and_ln58_101, i13 4096, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'select' 'select_ln58_152' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1164 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_153 = select i1 %or_ln58_49, i13 %select_ln58_151, i13 %select_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'select' 'select_ln58_153' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln58_102 = sext i13 %select_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'sext' 'sext_ln58_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln58_103 = sext i13 %select_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'sext' 'sext_ln58_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.75ns)   --->   "%add_ln58_70 = add i13 %select_ln42_233, i13 %select_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i14 %sext_ln58_103, i14 %sext_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_21700 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_50, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'bitselect' 'tmp_21700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_21701 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'bitselect' 'tmp_21701' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%xor_ln58_206 = xor i1 %tmp_21700, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'xor' 'xor_ln58_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%and_ln58_102 = and i1 %tmp_21701, i1 %xor_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'and' 'and_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%xor_ln58_207 = xor i1 %tmp_21701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'xor' 'xor_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_155)   --->   "%and_ln58_103 = and i1 %tmp_21700, i1 %xor_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'and' 'and_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln58_208 = xor i1 %tmp_21700, i1 %tmp_21701" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'xor' 'xor_ln58_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%xor_ln58_209 = xor i1 %xor_ln58_208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'xor' 'xor_ln58_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%or_ln58_50 = or i1 %and_ln58_102, i1 %xor_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'or' 'or_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%select_ln58_154 = select i1 %xor_ln58_208, i13 4095, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'select' 'select_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_155 = select i1 %and_ln58_103, i13 4096, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'select' 'select_ln58_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_156 = select i1 %or_ln58_50, i13 %select_ln58_154, i13 %select_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'select' 'select_ln58_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_104 = sext i13 %select_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_105 = sext i13 %select_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_71 = add i13 %select_ln42_237, i13 %select_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i14 %sext_ln58_105, i14 %sext_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_21702 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_51, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_21702' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_21703 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_21703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%xor_ln58_210 = xor i1 %tmp_21702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'xor' 'xor_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%and_ln58_104 = and i1 %tmp_21703, i1 %xor_ln58_210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'and' 'and_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_158)   --->   "%xor_ln58_211 = xor i1 %tmp_21703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'xor' 'xor_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_158)   --->   "%and_ln58_105 = and i1 %tmp_21702, i1 %xor_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'and' 'and_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.12ns)   --->   "%xor_ln58_212 = xor i1 %tmp_21702, i1 %tmp_21703" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'xor' 'xor_ln58_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%xor_ln58_213 = xor i1 %xor_ln58_212, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'xor' 'xor_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%or_ln58_51 = or i1 %and_ln58_104, i1 %xor_ln58_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1193 'or' 'or_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%select_ln58_157 = select i1 %xor_ln58_212, i13 4095, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1194 'select' 'select_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_158 = select i1 %and_ln58_105, i13 4096, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'select' 'select_ln58_158' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_159 = select i1 %or_ln58_51, i13 %select_ln58_157, i13 %select_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'select' 'select_ln58_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1197 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1198 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1199 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.939ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [124]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [245]  (0.939 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [248]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [254]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [257]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [259]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [261]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_279', firmware/nnet_utils/nnet_dense_latency.h:42) [262]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [268]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_159', firmware/nnet_utils/nnet_dense_latency.h:42) [274]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_119', firmware/nnet_utils/nnet_dense_latency.h:42) [275]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_282', firmware/nnet_utils/nnet_dense_latency.h:42) [277]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_120', firmware/nnet_utils/nnet_dense_latency.h:42) [283]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_161', firmware/nnet_utils/nnet_dense_latency.h:42) [284]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [1028]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_71', firmware/nnet_utils/nnet_dense_latency.h:58) [1034]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_107', firmware/nnet_utils/nnet_dense_latency.h:58) [1039]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_108', firmware/nnet_utils/nnet_dense_latency.h:58) [1040]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_56', firmware/nnet_utils/nnet_dense_latency.h:58) [1059]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_113', firmware/nnet_utils/nnet_dense_latency.h:58) [1071]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_114', firmware/nnet_utils/nnet_dense_latency.h:58) [1072]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_58', firmware/nnet_utils/nnet_dense_latency.h:58) [1091]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_119', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_120', firmware/nnet_utils/nnet_dense_latency.h:58) [1104]  (0.321 ns)

 <State 4>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_40', firmware/nnet_utils/nnet_dense_latency.h:58) [1124]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_83', firmware/nnet_utils/nnet_dense_latency.h:58) [1130]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_125', firmware/nnet_utils/nnet_dense_latency.h:58) [1135]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_126', firmware/nnet_utils/nnet_dense_latency.h:58) [1136]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_62', firmware/nnet_utils/nnet_dense_latency.h:58) [1155]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_131', firmware/nnet_utils/nnet_dense_latency.h:58) [1167]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_132', firmware/nnet_utils/nnet_dense_latency.h:58) [1168]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_64', firmware/nnet_utils/nnet_dense_latency.h:58) [1187]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_137', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_138', firmware/nnet_utils/nnet_dense_latency.h:58) [1200]  (0.321 ns)

 <State 5>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_46', firmware/nnet_utils/nnet_dense_latency.h:58) [1220]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_95', firmware/nnet_utils/nnet_dense_latency.h:58) [1226]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_143', firmware/nnet_utils/nnet_dense_latency.h:58) [1231]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_144', firmware/nnet_utils/nnet_dense_latency.h:58) [1232]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_68', firmware/nnet_utils/nnet_dense_latency.h:58) [1251]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_149', firmware/nnet_utils/nnet_dense_latency.h:58) [1263]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_150', firmware/nnet_utils/nnet_dense_latency.h:58) [1264]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_70', firmware/nnet_utils/nnet_dense_latency.h:58) [1283]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_155', firmware/nnet_utils/nnet_dense_latency.h:58) [1295]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_156', firmware/nnet_utils/nnet_dense_latency.h:58) [1296]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
