// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "qrf_top_Loop_qrf_out.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic qrf_top_Loop_qrf_out::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic qrf_top_Loop_qrf_out::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_state1 = "1";
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_state2 = "10";
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_state5 = "1000";
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<6> qrf_top_Loop_qrf_out::ap_ST_fsm_state8 = "100000";
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool qrf_top_Loop_qrf_out::ap_const_boolean_1 = true;
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_1 = "1";
const sc_lv<1> qrf_top_Loop_qrf_out::ap_const_lv1_0 = "0";
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_2 = "10";
const bool qrf_top_Loop_qrf_out::ap_const_boolean_0 = false;
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_4 = "100";
const sc_lv<1> qrf_top_Loop_qrf_out::ap_const_lv1_1 = "1";
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_3 = "11";
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_5 = "101";
const sc_lv<3> qrf_top_Loop_qrf_out::ap_const_lv3_0 = "000";
const sc_lv<3> qrf_top_Loop_qrf_out::ap_const_lv3_4 = "100";
const sc_lv<3> qrf_top_Loop_qrf_out::ap_const_lv3_1 = "1";
const sc_lv<2> qrf_top_Loop_qrf_out::ap_const_lv2_0 = "00";
const sc_lv<32> qrf_top_Loop_qrf_out::ap_const_lv32_80000000 = "10000000000000000000000000000000";

qrf_top_Loop_qrf_out::qrf_top_Loop_qrf_out(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Q_M_imag_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln538_3_fu_268_p1 );

    SC_METHOD(thread_Q_M_imag_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Q_M_imag_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( xor_ln155_fu_278_p2 );

    SC_METHOD(thread_Q_M_imag_we0);
    sensitive << ( icmp_ln533_reg_342 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Q_M_real_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln538_3_fu_268_p1 );

    SC_METHOD(thread_Q_M_real_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Q_M_real_d0);
    sensitive << ( Qi_M_real_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Q_M_real_we0);
    sensitive << ( icmp_ln533_reg_342 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Qi_M_imag_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln538_1_fu_246_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Qi_M_imag_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_Qi_M_real_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln538_1_fu_246_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Qi_M_real_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_R_M_imag_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln545_2_reg_379 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_R_M_imag_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_R_M_imag_d0);
    sensitive << ( Ri_M_imag_q0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_R_M_imag_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln543_reg_375 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_R_M_real_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln545_2_reg_379 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_R_M_real_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_R_M_real_d0);
    sensitive << ( Ri_M_real_q0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_R_M_real_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln543_reg_375 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_Ri_M_imag_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln545_2_fu_316_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_Ri_M_imag_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_Ri_M_real_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln545_2_fu_316_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_Ri_M_real_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_add_ln538_1_fu_263_p2);
    sensitive << ( zext_ln545_reg_331 );
    sensitive << ( zext_ln538_2_fu_260_p1 );

    SC_METHOD(thread_add_ln538_fu_241_p2);
    sensitive << ( zext_ln533_reg_336 );
    sensitive << ( zext_ln538_fu_237_p1 );

    SC_METHOD(thread_add_ln545_fu_311_p2);
    sensitive << ( zext_ln533_reg_336 );
    sensitive << ( zext_ln545_1_fu_307_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln533_fu_225_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( icmp_ln541_fu_289_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( icmp_ln532_fu_197_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln532_fu_197_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_bitcast_ln155_fu_274_p1);
    sensitive << ( Qi_M_imag_q0 );

    SC_METHOD(thread_c_1_fu_295_p2);
    sensitive << ( c16_0_i_reg_186 );

    SC_METHOD(thread_c_fu_231_p2);
    sensitive << ( c15_0_i_reg_175 );

    SC_METHOD(thread_icmp_ln532_fu_197_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( r14_0_i_reg_163 );

    SC_METHOD(thread_icmp_ln533_fu_225_p2);
    sensitive << ( c15_0_i_reg_175 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln541_fu_289_p2);
    sensitive << ( c16_0_i_reg_186 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln543_fu_301_p2);
    sensitive << ( c16_0_i_reg_186 );
    sensitive << ( icmp_ln541_fu_289_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( r14_0_i_reg_163 );

    SC_METHOD(thread_r_fu_203_p2);
    sensitive << ( r14_0_i_reg_163 );

    SC_METHOD(thread_tmp_2_fu_252_p3);
    sensitive << ( c15_0_i_reg_175 );

    SC_METHOD(thread_tmp_fu_213_p3);
    sensitive << ( r14_0_i_reg_163 );

    SC_METHOD(thread_xor_ln155_fu_278_p2);
    sensitive << ( bitcast_ln155_fu_274_p1 );

    SC_METHOD(thread_zext_ln533_fu_221_p1);
    sensitive << ( tmp_fu_213_p3 );

    SC_METHOD(thread_zext_ln538_1_fu_246_p1);
    sensitive << ( add_ln538_fu_241_p2 );

    SC_METHOD(thread_zext_ln538_2_fu_260_p1);
    sensitive << ( tmp_2_reg_361 );

    SC_METHOD(thread_zext_ln538_3_fu_268_p1);
    sensitive << ( add_ln538_1_fu_263_p2 );

    SC_METHOD(thread_zext_ln538_fu_237_p1);
    sensitive << ( c15_0_i_reg_175 );

    SC_METHOD(thread_zext_ln545_1_fu_307_p1);
    sensitive << ( c16_0_i_reg_186 );

    SC_METHOD(thread_zext_ln545_2_fu_316_p1);
    sensitive << ( add_ln545_fu_311_p2 );

    SC_METHOD(thread_zext_ln545_fu_209_p1);
    sensitive << ( r14_0_i_reg_163 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln532_fu_197_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln533_fu_225_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln541_fu_289_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "qrf_top_Loop_qrf_out_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, R_M_real_address0, "(port)R_M_real_address0");
    sc_trace(mVcdFile, R_M_real_ce0, "(port)R_M_real_ce0");
    sc_trace(mVcdFile, R_M_real_we0, "(port)R_M_real_we0");
    sc_trace(mVcdFile, R_M_real_d0, "(port)R_M_real_d0");
    sc_trace(mVcdFile, Ri_M_real_address0, "(port)Ri_M_real_address0");
    sc_trace(mVcdFile, Ri_M_real_ce0, "(port)Ri_M_real_ce0");
    sc_trace(mVcdFile, Ri_M_real_q0, "(port)Ri_M_real_q0");
    sc_trace(mVcdFile, R_M_imag_address0, "(port)R_M_imag_address0");
    sc_trace(mVcdFile, R_M_imag_ce0, "(port)R_M_imag_ce0");
    sc_trace(mVcdFile, R_M_imag_we0, "(port)R_M_imag_we0");
    sc_trace(mVcdFile, R_M_imag_d0, "(port)R_M_imag_d0");
    sc_trace(mVcdFile, Ri_M_imag_address0, "(port)Ri_M_imag_address0");
    sc_trace(mVcdFile, Ri_M_imag_ce0, "(port)Ri_M_imag_ce0");
    sc_trace(mVcdFile, Ri_M_imag_q0, "(port)Ri_M_imag_q0");
    sc_trace(mVcdFile, Qi_M_real_address0, "(port)Qi_M_real_address0");
    sc_trace(mVcdFile, Qi_M_real_ce0, "(port)Qi_M_real_ce0");
    sc_trace(mVcdFile, Qi_M_real_q0, "(port)Qi_M_real_q0");
    sc_trace(mVcdFile, Qi_M_imag_address0, "(port)Qi_M_imag_address0");
    sc_trace(mVcdFile, Qi_M_imag_ce0, "(port)Qi_M_imag_ce0");
    sc_trace(mVcdFile, Qi_M_imag_q0, "(port)Qi_M_imag_q0");
    sc_trace(mVcdFile, Q_M_real_address0, "(port)Q_M_real_address0");
    sc_trace(mVcdFile, Q_M_real_ce0, "(port)Q_M_real_ce0");
    sc_trace(mVcdFile, Q_M_real_we0, "(port)Q_M_real_we0");
    sc_trace(mVcdFile, Q_M_real_d0, "(port)Q_M_real_d0");
    sc_trace(mVcdFile, Q_M_imag_address0, "(port)Q_M_imag_address0");
    sc_trace(mVcdFile, Q_M_imag_ce0, "(port)Q_M_imag_ce0");
    sc_trace(mVcdFile, Q_M_imag_we0, "(port)Q_M_imag_we0");
    sc_trace(mVcdFile, Q_M_imag_d0, "(port)Q_M_imag_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, c15_0_i_reg_175, "c15_0_i_reg_175");
    sc_trace(mVcdFile, c16_0_i_reg_186, "c16_0_i_reg_186");
    sc_trace(mVcdFile, icmp_ln532_fu_197_p2, "icmp_ln532_fu_197_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, r_fu_203_p2, "r_fu_203_p2");
    sc_trace(mVcdFile, r_reg_326, "r_reg_326");
    sc_trace(mVcdFile, zext_ln545_fu_209_p1, "zext_ln545_fu_209_p1");
    sc_trace(mVcdFile, zext_ln545_reg_331, "zext_ln545_reg_331");
    sc_trace(mVcdFile, zext_ln533_fu_221_p1, "zext_ln533_fu_221_p1");
    sc_trace(mVcdFile, zext_ln533_reg_336, "zext_ln533_reg_336");
    sc_trace(mVcdFile, icmp_ln533_fu_225_p2, "icmp_ln533_fu_225_p2");
    sc_trace(mVcdFile, icmp_ln533_reg_342, "icmp_ln533_reg_342");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, c_fu_231_p2, "c_fu_231_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, tmp_2_fu_252_p3, "tmp_2_fu_252_p3");
    sc_trace(mVcdFile, tmp_2_reg_361, "tmp_2_reg_361");
    sc_trace(mVcdFile, icmp_ln541_fu_289_p2, "icmp_ln541_fu_289_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, c_1_fu_295_p2, "c_1_fu_295_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, icmp_ln543_fu_301_p2, "icmp_ln543_fu_301_p2");
    sc_trace(mVcdFile, icmp_ln543_reg_375, "icmp_ln543_reg_375");
    sc_trace(mVcdFile, zext_ln545_2_fu_316_p1, "zext_ln545_2_fu_316_p1");
    sc_trace(mVcdFile, zext_ln545_2_reg_379, "zext_ln545_2_reg_379");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, r14_0_i_reg_163, "r14_0_i_reg_163");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, zext_ln538_1_fu_246_p1, "zext_ln538_1_fu_246_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln538_3_fu_268_p1, "zext_ln538_3_fu_268_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, tmp_fu_213_p3, "tmp_fu_213_p3");
    sc_trace(mVcdFile, zext_ln538_fu_237_p1, "zext_ln538_fu_237_p1");
    sc_trace(mVcdFile, add_ln538_fu_241_p2, "add_ln538_fu_241_p2");
    sc_trace(mVcdFile, zext_ln538_2_fu_260_p1, "zext_ln538_2_fu_260_p1");
    sc_trace(mVcdFile, add_ln538_1_fu_263_p2, "add_ln538_1_fu_263_p2");
    sc_trace(mVcdFile, bitcast_ln155_fu_274_p1, "bitcast_ln155_fu_274_p1");
    sc_trace(mVcdFile, xor_ln155_fu_278_p2, "xor_ln155_fu_278_p2");
    sc_trace(mVcdFile, zext_ln545_1_fu_307_p1, "zext_ln545_1_fu_307_p1");
    sc_trace(mVcdFile, add_ln545_fu_311_p2, "add_ln545_fu_311_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
#endif

    }
}

qrf_top_Loop_qrf_out::~qrf_top_Loop_qrf_out() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void qrf_top_Loop_qrf_out::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_1))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_0))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln533_fu_225_p2.read()))) {
        c15_0_i_reg_175 = c_fu_231_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_0))) {
        c15_0_i_reg_175 = ap_const_lv3_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        c16_0_i_reg_186 = ap_const_lv3_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln541_fu_289_p2.read()))) {
        c16_0_i_reg_186 = c_1_fu_295_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        r14_0_i_reg_163 = ap_const_lv3_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        r14_0_i_reg_163 = r_reg_326.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln533_reg_342 = icmp_ln533_fu_225_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln541_fu_289_p2.read()))) {
        icmp_ln543_reg_375 = icmp_ln543_fu_301_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        r_reg_326 = r_fu_203_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln533_fu_225_p2.read()))) {
        tmp_2_reg_361 = tmp_2_fu_252_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_0))) {
        zext_ln533_reg_336 = zext_ln533_fu_221_p1.read();
        zext_ln545_reg_331 = zext_ln545_fu_209_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln541_fu_289_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln543_fu_301_p2.read()))) {
        zext_ln545_2_reg_379 = zext_ln545_2_fu_316_p1.read();
    }
}

void qrf_top_Loop_qrf_out::thread_Q_M_imag_address0() {
    Q_M_imag_address0 =  (sc_lv<4>) (zext_ln538_3_fu_268_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Q_M_imag_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Q_M_imag_ce0 = ap_const_logic_1;
    } else {
        Q_M_imag_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Q_M_imag_d0() {
    Q_M_imag_d0 = xor_ln155_fu_278_p2.read();
}

void qrf_top_Loop_qrf_out::thread_Q_M_imag_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln533_reg_342.read()))) {
        Q_M_imag_we0 = ap_const_logic_1;
    } else {
        Q_M_imag_we0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Q_M_real_address0() {
    Q_M_real_address0 =  (sc_lv<4>) (zext_ln538_3_fu_268_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Q_M_real_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Q_M_real_ce0 = ap_const_logic_1;
    } else {
        Q_M_real_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Q_M_real_d0() {
    Q_M_real_d0 = Qi_M_real_q0.read();
}

void qrf_top_Loop_qrf_out::thread_Q_M_real_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln533_reg_342.read()))) {
        Q_M_real_we0 = ap_const_logic_1;
    } else {
        Q_M_real_we0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Qi_M_imag_address0() {
    Qi_M_imag_address0 =  (sc_lv<4>) (zext_ln538_1_fu_246_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Qi_M_imag_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        Qi_M_imag_ce0 = ap_const_logic_1;
    } else {
        Qi_M_imag_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Qi_M_real_address0() {
    Qi_M_real_address0 =  (sc_lv<4>) (zext_ln538_1_fu_246_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Qi_M_real_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        Qi_M_real_ce0 = ap_const_logic_1;
    } else {
        Qi_M_real_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_R_M_imag_address0() {
    R_M_imag_address0 =  (sc_lv<4>) (zext_ln545_2_reg_379.read());
}

void qrf_top_Loop_qrf_out::thread_R_M_imag_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        R_M_imag_ce0 = ap_const_logic_1;
    } else {
        R_M_imag_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_R_M_imag_d0() {
    R_M_imag_d0 = Ri_M_imag_q0.read();
}

void qrf_top_Loop_qrf_out::thread_R_M_imag_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln543_reg_375.read()))) {
        R_M_imag_we0 = ap_const_logic_1;
    } else {
        R_M_imag_we0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_R_M_real_address0() {
    R_M_real_address0 =  (sc_lv<4>) (zext_ln545_2_reg_379.read());
}

void qrf_top_Loop_qrf_out::thread_R_M_real_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        R_M_real_ce0 = ap_const_logic_1;
    } else {
        R_M_real_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_R_M_real_d0() {
    R_M_real_d0 = Ri_M_real_q0.read();
}

void qrf_top_Loop_qrf_out::thread_R_M_real_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln543_reg_375.read()))) {
        R_M_real_we0 = ap_const_logic_1;
    } else {
        R_M_real_we0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Ri_M_imag_address0() {
    Ri_M_imag_address0 =  (sc_lv<4>) (zext_ln545_2_fu_316_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Ri_M_imag_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        Ri_M_imag_ce0 = ap_const_logic_1;
    } else {
        Ri_M_imag_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_Ri_M_real_address0() {
    Ri_M_real_address0 =  (sc_lv<4>) (zext_ln545_2_fu_316_p1.read());
}

void qrf_top_Loop_qrf_out::thread_Ri_M_real_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        Ri_M_real_ce0 = ap_const_logic_1;
    } else {
        Ri_M_real_ce0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_add_ln538_1_fu_263_p2() {
    add_ln538_1_fu_263_p2 = (!zext_ln545_reg_331.read().is_01() || !zext_ln538_2_fu_260_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln545_reg_331.read()) + sc_biguint<6>(zext_ln538_2_fu_260_p1.read()));
}

void qrf_top_Loop_qrf_out::thread_add_ln538_fu_241_p2() {
    add_ln538_fu_241_p2 = (!zext_ln538_fu_237_p1.read().is_01() || !zext_ln533_reg_336.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln538_fu_237_p1.read()) + sc_biguint<6>(zext_ln533_reg_336.read()));
}

void qrf_top_Loop_qrf_out::thread_add_ln545_fu_311_p2() {
    add_ln545_fu_311_p2 = (!zext_ln533_reg_336.read().is_01() || !zext_ln545_1_fu_307_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln533_reg_336.read()) + sc_biguint<6>(zext_ln545_1_fu_307_p1.read()));
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void qrf_top_Loop_qrf_out::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[5];
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void qrf_top_Loop_qrf_out::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void qrf_top_Loop_qrf_out::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln533_fu_225_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln541_fu_289_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void qrf_top_Loop_qrf_out::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void qrf_top_Loop_qrf_out::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void qrf_top_Loop_qrf_out::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void qrf_top_Loop_qrf_out::thread_bitcast_ln155_fu_274_p1() {
    bitcast_ln155_fu_274_p1 = Qi_M_imag_q0.read();
}

void qrf_top_Loop_qrf_out::thread_c_1_fu_295_p2() {
    c_1_fu_295_p2 = (!c16_0_i_reg_186.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(c16_0_i_reg_186.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void qrf_top_Loop_qrf_out::thread_c_fu_231_p2() {
    c_fu_231_p2 = (!c15_0_i_reg_175.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(c15_0_i_reg_175.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void qrf_top_Loop_qrf_out::thread_icmp_ln532_fu_197_p2() {
    icmp_ln532_fu_197_p2 = (!r14_0_i_reg_163.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(r14_0_i_reg_163.read() == ap_const_lv3_4);
}

void qrf_top_Loop_qrf_out::thread_icmp_ln533_fu_225_p2() {
    icmp_ln533_fu_225_p2 = (!c15_0_i_reg_175.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(c15_0_i_reg_175.read() == ap_const_lv3_4);
}

void qrf_top_Loop_qrf_out::thread_icmp_ln541_fu_289_p2() {
    icmp_ln541_fu_289_p2 = (!c16_0_i_reg_186.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(c16_0_i_reg_186.read() == ap_const_lv3_4);
}

void qrf_top_Loop_qrf_out::thread_icmp_ln543_fu_301_p2() {
    icmp_ln543_fu_301_p2 = (!r14_0_i_reg_163.read().is_01() || !c16_0_i_reg_186.read().is_01())? sc_lv<1>(): (sc_biguint<3>(r14_0_i_reg_163.read()) > sc_biguint<3>(c16_0_i_reg_186.read()));
}

void qrf_top_Loop_qrf_out::thread_r_fu_203_p2() {
    r_fu_203_p2 = (!r14_0_i_reg_163.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(r14_0_i_reg_163.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void qrf_top_Loop_qrf_out::thread_tmp_2_fu_252_p3() {
    tmp_2_fu_252_p3 = esl_concat<3,2>(c15_0_i_reg_175.read(), ap_const_lv2_0);
}

void qrf_top_Loop_qrf_out::thread_tmp_fu_213_p3() {
    tmp_fu_213_p3 = esl_concat<3,2>(r14_0_i_reg_163.read(), ap_const_lv2_0);
}

void qrf_top_Loop_qrf_out::thread_xor_ln155_fu_278_p2() {
    xor_ln155_fu_278_p2 = (bitcast_ln155_fu_274_p1.read() ^ ap_const_lv32_80000000);
}

void qrf_top_Loop_qrf_out::thread_zext_ln533_fu_221_p1() {
    zext_ln533_fu_221_p1 = esl_zext<6,5>(tmp_fu_213_p3.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln538_1_fu_246_p1() {
    zext_ln538_1_fu_246_p1 = esl_zext<64,6>(add_ln538_fu_241_p2.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln538_2_fu_260_p1() {
    zext_ln538_2_fu_260_p1 = esl_zext<6,5>(tmp_2_reg_361.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln538_3_fu_268_p1() {
    zext_ln538_3_fu_268_p1 = esl_zext<64,6>(add_ln538_1_fu_263_p2.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln538_fu_237_p1() {
    zext_ln538_fu_237_p1 = esl_zext<6,3>(c15_0_i_reg_175.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln545_1_fu_307_p1() {
    zext_ln545_1_fu_307_p1 = esl_zext<6,3>(c16_0_i_reg_186.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln545_2_fu_316_p1() {
    zext_ln545_2_fu_316_p1 = esl_zext<64,6>(add_ln545_fu_311_p2.read());
}

void qrf_top_Loop_qrf_out::thread_zext_ln545_fu_209_p1() {
    zext_ln545_fu_209_p1 = esl_zext<6,3>(r14_0_i_reg_163.read());
}

void qrf_top_Loop_qrf_out::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln532_fu_197_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln533_fu_225_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln533_fu_225_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln541_fu_289_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln541_fu_289_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

}

