// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cordic_cordic,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.292000,HLS_SYN_LAT=25,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3207,HLS_SYN_LUT=7381,HLS_VERSION=2022_1}" *)

module cordic (
        ap_clk,
        ap_rst_n,
        s_axi_HLS_TREEADD_PERIPH_BUS_AWVALID,
        s_axi_HLS_TREEADD_PERIPH_BUS_AWREADY,
        s_axi_HLS_TREEADD_PERIPH_BUS_AWADDR,
        s_axi_HLS_TREEADD_PERIPH_BUS_WVALID,
        s_axi_HLS_TREEADD_PERIPH_BUS_WREADY,
        s_axi_HLS_TREEADD_PERIPH_BUS_WDATA,
        s_axi_HLS_TREEADD_PERIPH_BUS_WSTRB,
        s_axi_HLS_TREEADD_PERIPH_BUS_ARVALID,
        s_axi_HLS_TREEADD_PERIPH_BUS_ARREADY,
        s_axi_HLS_TREEADD_PERIPH_BUS_ARADDR,
        s_axi_HLS_TREEADD_PERIPH_BUS_RVALID,
        s_axi_HLS_TREEADD_PERIPH_BUS_RREADY,
        s_axi_HLS_TREEADD_PERIPH_BUS_RDATA,
        s_axi_HLS_TREEADD_PERIPH_BUS_RRESP,
        s_axi_HLS_TREEADD_PERIPH_BUS_BVALID,
        s_axi_HLS_TREEADD_PERIPH_BUS_BREADY,
        s_axi_HLS_TREEADD_PERIPH_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_HLS_TREEADD_PERIPH_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_HLS_TREEADD_PERIPH_BUS_AWVALID;
output   s_axi_HLS_TREEADD_PERIPH_BUS_AWREADY;
input  [C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_TREEADD_PERIPH_BUS_AWADDR;
input   s_axi_HLS_TREEADD_PERIPH_BUS_WVALID;
output   s_axi_HLS_TREEADD_PERIPH_BUS_WREADY;
input  [C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_TREEADD_PERIPH_BUS_WDATA;
input  [C_S_AXI_HLS_TREEADD_PERIPH_BUS_WSTRB_WIDTH - 1:0] s_axi_HLS_TREEADD_PERIPH_BUS_WSTRB;
input   s_axi_HLS_TREEADD_PERIPH_BUS_ARVALID;
output   s_axi_HLS_TREEADD_PERIPH_BUS_ARREADY;
input  [C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_TREEADD_PERIPH_BUS_ARADDR;
output   s_axi_HLS_TREEADD_PERIPH_BUS_RVALID;
input   s_axi_HLS_TREEADD_PERIPH_BUS_RREADY;
output  [C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_TREEADD_PERIPH_BUS_RDATA;
output  [1:0] s_axi_HLS_TREEADD_PERIPH_BUS_RRESP;
output   s_axi_HLS_TREEADD_PERIPH_BUS_BVALID;
input   s_axi_HLS_TREEADD_PERIPH_BUS_BREADY;
output  [1:0] s_axi_HLS_TREEADD_PERIPH_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
reg    ap_ready;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_pp0_stage0_subdone;
wire    state;
wire   [15:0] theta;
wire   [15:0] x;
wire   [15:0] y;
wire   [15:0] s;
reg    s_ap_vld;
wire   [15:0] c;
reg    c_ap_vld;
wire   [15:0] t;
reg    t_ap_vld;
reg   [15:0] y_read_reg_4145;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] y_read_reg_4145_pp0_iter1_reg;
reg   [15:0] y_read_reg_4145_pp0_iter2_reg;
reg   [15:0] y_read_reg_4145_pp0_iter3_reg;
reg   [15:0] y_read_reg_4145_pp0_iter4_reg;
reg   [15:0] x_read_reg_4152;
reg   [15:0] x_read_reg_4152_pp0_iter1_reg;
reg   [15:0] x_read_reg_4152_pp0_iter2_reg;
reg   [15:0] x_read_reg_4152_pp0_iter3_reg;
reg   [15:0] x_read_reg_4152_pp0_iter4_reg;
reg   [0:0] state_read_reg_4159;
reg   [0:0] state_read_reg_4159_pp0_iter1_reg;
reg   [0:0] state_read_reg_4159_pp0_iter2_reg;
reg   [0:0] state_read_reg_4159_pp0_iter3_reg;
reg   [0:0] state_read_reg_4159_pp0_iter4_reg;
reg   [0:0] state_read_reg_4159_pp0_iter5_reg;
reg   [0:0] state_read_reg_4159_pp0_iter6_reg;
reg   [0:0] state_read_reg_4159_pp0_iter7_reg;
reg   [0:0] state_read_reg_4159_pp0_iter8_reg;
reg   [0:0] state_read_reg_4159_pp0_iter9_reg;
reg   [0:0] state_read_reg_4159_pp0_iter10_reg;
reg   [0:0] state_read_reg_4159_pp0_iter11_reg;
reg   [0:0] state_read_reg_4159_pp0_iter12_reg;
reg   [0:0] state_read_reg_4159_pp0_iter13_reg;
reg   [0:0] state_read_reg_4159_pp0_iter14_reg;
reg   [0:0] state_read_reg_4159_pp0_iter15_reg;
reg   [0:0] state_read_reg_4159_pp0_iter16_reg;
reg   [0:0] state_read_reg_4159_pp0_iter17_reg;
reg   [0:0] state_read_reg_4159_pp0_iter18_reg;
reg   [0:0] state_read_reg_4159_pp0_iter19_reg;
reg   [0:0] state_read_reg_4159_pp0_iter20_reg;
reg   [0:0] state_read_reg_4159_pp0_iter21_reg;
reg   [0:0] state_read_reg_4159_pp0_iter22_reg;
reg   [0:0] state_read_reg_4159_pp0_iter23_reg;
reg   [0:0] state_read_reg_4159_pp0_iter24_reg;
reg   [0:0] tmp_2_reg_4167;
reg   [0:0] tmp_2_reg_4167_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_4167_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_4167_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_4167_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_4167_pp0_iter5_reg;
wire   [15:0] theta_V_fu_285_p2;
reg   [15:0] theta_V_reg_4173;
reg   [0:0] tmp_4_reg_4178;
reg   [0:0] tmp_4_reg_4178_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_4178_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_4178_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_4178_pp0_iter4_reg;
reg   [0:0] tmp_4_reg_4178_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_4184;
reg   [0:0] tmp_5_reg_4184_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_4184_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_4184_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_4184_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_4184_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_4190;
reg   [0:0] tmp_6_reg_4190_pp0_iter1_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter3_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter5_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter6_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter7_reg;
reg   [0:0] tmp_6_reg_4190_pp0_iter8_reg;
reg   [0:0] tmp_8_reg_4196;
wire   [15:0] theta_V_1_fu_335_p2;
reg   [15:0] theta_V_1_reg_4201;
reg   [0:0] tmp_9_reg_4206;
reg   [0:0] tmp_9_reg_4206_pp0_iter2_reg;
reg   [0:0] tmp_9_reg_4206_pp0_iter3_reg;
reg   [0:0] tmp_9_reg_4206_pp0_iter4_reg;
reg   [0:0] tmp_9_reg_4206_pp0_iter5_reg;
reg   [0:0] tmp_11_reg_4212;
wire   [15:0] theta_V_2_fu_369_p2;
reg   [15:0] theta_V_2_reg_4217;
reg   [0:0] tmp_12_reg_4222;
reg   [0:0] tmp_12_reg_4222_pp0_iter3_reg;
reg   [0:0] tmp_12_reg_4222_pp0_iter4_reg;
reg   [0:0] tmp_12_reg_4222_pp0_iter5_reg;
reg   [0:0] tmp_12_reg_4222_pp0_iter6_reg;
reg   [0:0] tmp_15_reg_4228;
wire   [15:0] theta_V_3_fu_403_p2;
reg   [15:0] theta_V_3_reg_4233;
reg   [0:0] tmp_16_reg_4238;
reg   [0:0] tmp_16_reg_4238_pp0_iter4_reg;
reg   [0:0] tmp_16_reg_4238_pp0_iter5_reg;
reg   [0:0] tmp_16_reg_4238_pp0_iter6_reg;
reg   [0:0] tmp_19_reg_4244;
wire   [15:0] theta_V_4_fu_437_p2;
reg   [15:0] theta_V_4_reg_4249;
reg   [0:0] tmp_20_reg_4254;
reg   [0:0] tmp_20_reg_4254_pp0_iter5_reg;
reg   [0:0] tmp_20_reg_4254_pp0_iter6_reg;
reg   [0:0] tmp_20_reg_4254_pp0_iter7_reg;
reg   [0:0] tmp_23_reg_4260;
wire   [15:0] current_sin_V_129_fu_459_p2;
reg   [15:0] current_sin_V_129_reg_4265;
wire   [15:0] current_cos_V_fu_463_p2;
reg   [15:0] current_cos_V_reg_4273;
wire   [15:0] current_sin_V_130_fu_467_p2;
reg   [15:0] current_sin_V_130_reg_4279;
wire   [15:0] theta_V_5_fu_483_p2;
reg   [15:0] theta_V_5_reg_4285;
reg   [0:0] tmp_24_reg_4290;
reg   [0:0] tmp_24_reg_4290_pp0_iter6_reg;
reg   [0:0] tmp_24_reg_4290_pp0_iter7_reg;
reg   [0:0] tmp_27_reg_4296;
wire   [0:0] tmp_7_fu_581_p3;
reg   [0:0] tmp_7_reg_4301;
reg   [0:0] tmp_7_reg_4301_pp0_iter7_reg;
reg   [0:0] tmp_7_reg_4301_pp0_iter8_reg;
wire   [15:0] current_sin_V_14_fu_779_p3;
reg   [15:0] current_sin_V_14_reg_4306;
wire   [15:0] current_cos_V_14_fu_786_p3;
reg   [15:0] current_cos_V_14_reg_4312;
reg   [12:0] r_V_103_reg_4318;
reg   [12:0] r_V_104_reg_4323;
wire   [15:0] y_compare_V_35_fu_813_p3;
reg   [15:0] y_compare_V_35_reg_4328;
reg   [15:0] y_compare_V_35_reg_4328_pp0_iter7_reg;
reg   [0:0] tmp_13_reg_4335;
reg   [0:0] tmp_13_reg_4335_pp0_iter7_reg;
reg   [0:0] tmp_13_reg_4335_pp0_iter8_reg;
wire   [15:0] current_cos_V_15_fu_829_p3;
reg   [15:0] current_cos_V_15_reg_4340;
reg   [12:0] r_V_105_reg_4346;
reg   [12:0] r_V_106_reg_4351;
reg   [0:0] tmp_14_reg_4356;
reg   [0:0] tmp_14_reg_4356_pp0_iter7_reg;
wire   [15:0] theta_V_6_fu_877_p2;
reg   [15:0] theta_V_6_reg_4362;
reg   [0:0] tmp_28_reg_4367;
reg   [0:0] tmp_28_reg_4367_pp0_iter7_reg;
reg   [0:0] tmp_28_reg_4367_pp0_iter8_reg;
reg   [0:0] tmp_31_reg_4373;
wire   [15:0] current_sin_V_136_fu_936_p2;
reg   [15:0] current_sin_V_136_reg_4378;
wire   [15:0] current_sin_V_137_fu_946_p2;
reg   [15:0] current_sin_V_137_reg_4383;
wire   [15:0] current_cos_V_21_fu_993_p3;
reg   [15:0] current_cos_V_21_reg_4388;
reg   [11:0] r_V_109_reg_4394;
wire   [15:0] current_sin_V_26_fu_1034_p3;
reg   [15:0] current_sin_V_26_reg_4399;
wire   [15:0] current_cos_V_26_fu_1041_p3;
reg   [15:0] current_cos_V_26_reg_4405;
reg   [10:0] r_V_111_reg_4411;
reg   [10:0] r_V_112_reg_4416;
wire   [15:0] theta_V_7_fu_1080_p2;
reg   [15:0] theta_V_7_reg_4421;
reg   [0:0] tmp_32_reg_4426;
reg   [0:0] tmp_32_reg_4426_pp0_iter8_reg;
reg   [0:0] tmp_35_reg_4432;
wire   [15:0] y_compare_V_36_fu_1175_p3;
reg   [15:0] y_compare_V_36_reg_4437;
reg   [10:0] r_V_113_reg_4443;
wire   [0:0] tmp_22_fu_1231_p3;
reg   [0:0] tmp_22_reg_4448;
wire   [15:0] current_cos_V_33_fu_1329_p3;
reg   [15:0] current_cos_V_33_reg_4453;
reg   [9:0] r_V_117_reg_4459;
wire   [15:0] current_sin_V_38_fu_1371_p3;
reg   [15:0] current_sin_V_38_reg_4464;
wire   [15:0] current_cos_V_38_fu_1378_p3;
reg   [15:0] current_cos_V_38_reg_4470;
reg   [8:0] r_V_119_reg_4476;
reg   [8:0] r_V_120_reg_4481;
wire   [15:0] theta_V_8_fu_1417_p2;
reg   [15:0] theta_V_8_reg_4486;
reg   [0:0] tmp_36_reg_4491;
reg   [0:0] tmp_36_reg_4491_pp0_iter9_reg;
reg   [0:0] tmp_39_reg_4497;
wire   [12:0] add_ln1697_26_fu_1449_p2;
reg   [12:0] add_ln1697_26_reg_4502;
wire   [0:0] tmp_26_fu_1520_p3;
reg   [0:0] tmp_26_reg_4507;
wire   [15:0] current_sin_V_142_fu_1533_p2;
reg   [15:0] current_sin_V_142_reg_4512;
wire   [15:0] current_sin_V_143_fu_1544_p2;
reg   [15:0] current_sin_V_143_reg_4517;
reg   [0:0] tmp_29_reg_4522;
reg   [0:0] tmp_29_reg_4522_pp0_iter10_reg;
reg   [0:0] tmp_29_reg_4522_pp0_iter11_reg;
reg   [0:0] tmp_29_reg_4522_pp0_iter12_reg;
wire   [15:0] current_cos_V_39_fu_1564_p3;
reg   [15:0] current_cos_V_39_reg_4527;
reg   [8:0] r_V_121_reg_4533;
wire   [15:0] current_sin_V_50_fu_1668_p3;
reg   [15:0] current_sin_V_50_reg_4538;
wire   [15:0] current_cos_V_50_fu_1675_p3;
reg   [15:0] current_cos_V_50_reg_4544;
reg   [6:0] r_V_127_reg_4550;
reg   [6:0] r_V_128_reg_4555;
wire   [15:0] theta_V_9_fu_1714_p2;
reg   [15:0] theta_V_9_reg_4560;
reg   [0:0] tmp_40_reg_4565;
reg   [0:0] tmp_43_reg_4571;
wire   [14:0] add_ln1697_27_fu_1745_p2;
reg   [14:0] add_ln1697_27_reg_4576;
reg   [14:0] add_ln1697_27_reg_4576_pp0_iter10_reg;
reg   [14:0] add_ln1697_27_reg_4576_pp0_iter11_reg;
reg   [14:0] add_ln1697_27_reg_4576_pp0_iter12_reg;
reg   [14:0] add_ln1697_27_reg_4576_pp0_iter13_reg;
wire   [15:0] y_compare_V_40_fu_1901_p3;
reg   [15:0] y_compare_V_40_reg_4581;
reg   [15:0] y_compare_V_40_reg_4581_pp0_iter11_reg;
wire   [15:0] current_cos_V_51_fu_1925_p3;
reg   [15:0] current_cos_V_51_reg_4588;
reg   [6:0] r_V_129_reg_4594;
reg   [6:0] r_V_130_reg_4599;
reg   [0:0] tmp_38_reg_4604;
reg   [0:0] tmp_38_reg_4604_pp0_iter11_reg;
wire   [15:0] current_sin_V_62_fu_2047_p3;
reg   [15:0] current_sin_V_62_reg_4610;
wire   [15:0] current_cos_V_62_fu_2054_p3;
reg   [15:0] current_cos_V_62_reg_4616;
wire   [15:0] theta_V_10_fu_2073_p2;
reg   [15:0] theta_V_10_reg_4622;
reg   [4:0] r_V_135_reg_4627;
reg   [4:0] r_V_136_reg_4632;
reg   [0:0] tmp_44_reg_4637;
reg   [0:0] tmp_50_reg_4643;
wire   [8:0] add_ln1697_28_fu_2115_p2;
reg   [8:0] add_ln1697_28_reg_4648;
reg   [8:0] add_ln1697_28_reg_4648_pp0_iter11_reg;
reg   [8:0] add_ln1697_28_reg_4648_pp0_iter12_reg;
wire   [15:0] current_sin_V_148_fu_2132_p2;
reg   [15:0] current_sin_V_148_reg_4653;
wire   [15:0] current_sin_V_149_fu_2142_p2;
reg   [15:0] current_sin_V_149_reg_4658;
wire   [15:0] current_cos_V_57_fu_2147_p3;
reg   [15:0] current_cos_V_57_reg_4663;
reg   [5:0] r_V_133_reg_4669;
wire   [15:0] theta_V_11_fu_2216_p2;
reg   [15:0] theta_V_11_reg_4674;
wire   [15:0] current_sin_V_71_fu_2282_p3;
reg   [15:0] current_sin_V_71_reg_4679;
wire   [15:0] current_cos_V_68_fu_2290_p3;
reg   [15:0] current_cos_V_68_reg_4685;
wire   [15:0] select_ln1697_62_fu_2306_p3;
reg   [15:0] select_ln1697_62_reg_4691;
reg   [2:0] r_V_140_reg_4696;
reg   [2:0] r_V_141_reg_4701;
wire   [0:0] tmp_53_fu_2533_p3;
reg   [0:0] tmp_53_reg_4706;
reg   [0:0] tmp_53_reg_4706_pp0_iter13_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter14_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter15_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter16_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter17_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter18_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter19_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter20_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter21_reg;
reg   [0:0] tmp_53_reg_4706_pp0_iter22_reg;
wire   [15:0] current_cos_V_72_fu_2605_p2;
reg   [15:0] current_cos_V_72_reg_4746;
wire   [15:0] current_sin_V_75_fu_2611_p2;
reg   [15:0] current_sin_V_75_reg_4751;
wire   [15:0] current_cos_V_73_fu_2617_p2;
reg   [15:0] current_cos_V_73_reg_4756;
wire   [15:0] current_sin_V_76_fu_2623_p2;
reg   [15:0] current_sin_V_76_reg_4761;
wire   [6:0] add_ln1697_31_fu_2644_p2;
reg   [6:0] add_ln1697_31_reg_4766;
wire   [14:0] select_ln1697_63_fu_2650_p3;
reg   [14:0] select_ln1697_63_reg_4771;
reg   [14:0] select_ln1697_63_reg_4771_pp0_iter13_reg;
wire   [15:0] current_sin_V_80_fu_2731_p3;
reg   [15:0] current_sin_V_80_reg_4776;
wire   [15:0] current_cos_V_77_fu_2738_p3;
reg   [15:0] current_cos_V_77_reg_4782;
wire   [15:0] select_ln1534_2_fu_2753_p3;
reg   [15:0] select_ln1534_2_reg_4788;
wire   [15:0] select_ln1534_3_fu_2769_p3;
reg   [15:0] select_ln1534_3_reg_4794;
wire   [9:0] add_ln1697_32_fu_2789_p2;
reg   [9:0] add_ln1697_32_reg_4800;
wire   [15:0] current_sin_V_86_fu_2881_p3;
reg   [15:0] current_sin_V_86_reg_4805;
wire   [15:0] current_cos_V_83_fu_2888_p3;
reg   [15:0] current_cos_V_83_reg_4811;
reg   [0:0] r_V_150_reg_4817;
reg   [0:0] r_V_151_reg_4822;
wire   [14:0] current_t_V_3_fu_2919_p2;
reg   [14:0] current_t_V_3_reg_4827;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter15_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter16_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter17_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter18_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter19_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter20_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter21_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter22_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter23_reg;
reg   [14:0] current_t_V_3_reg_4827_pp0_iter24_reg;
wire   [15:0] current_cos_V_87_fu_3004_p2;
reg   [15:0] current_cos_V_87_reg_4832;
wire   [15:0] current_sin_V_90_fu_3010_p2;
reg   [15:0] current_sin_V_90_reg_4837;
wire   [15:0] current_cos_V_88_fu_3016_p2;
reg   [15:0] current_cos_V_88_reg_4842;
wire   [15:0] current_sin_V_91_fu_3022_p2;
reg   [15:0] current_sin_V_91_reg_4847;
wire   [15:0] current_sin_V_95_fu_3094_p3;
reg   [15:0] current_sin_V_95_reg_4852;
wire   [15:0] current_cos_V_92_fu_3101_p3;
reg   [15:0] current_cos_V_92_reg_4858;
wire   [15:0] select_ln1534_12_fu_3116_p3;
reg   [15:0] select_ln1534_12_reg_4864;
wire   [15:0] select_ln1534_13_fu_3132_p3;
reg   [15:0] select_ln1534_13_reg_4870;
wire   [15:0] current_sin_V_101_fu_3226_p3;
reg   [15:0] current_sin_V_101_reg_4876;
wire   [15:0] current_cos_V_98_fu_3233_p3;
reg   [15:0] current_cos_V_98_reg_4882;
reg   [0:0] r_V_160_reg_4888;
reg   [0:0] r_V_161_reg_4893;
wire   [15:0] current_cos_V_102_fu_3336_p2;
reg   [15:0] current_cos_V_102_reg_4898;
wire   [15:0] current_sin_V_105_fu_3342_p2;
reg   [15:0] current_sin_V_105_reg_4903;
wire   [15:0] current_cos_V_103_fu_3348_p2;
reg   [15:0] current_cos_V_103_reg_4908;
wire   [15:0] current_sin_V_106_fu_3354_p2;
reg   [15:0] current_sin_V_106_reg_4913;
wire   [15:0] current_sin_V_110_fu_3426_p3;
reg   [15:0] current_sin_V_110_reg_4918;
wire   [15:0] current_cos_V_107_fu_3433_p3;
reg   [15:0] current_cos_V_107_reg_4924;
wire   [15:0] select_ln1534_22_fu_3448_p3;
reg   [15:0] select_ln1534_22_reg_4930;
wire   [15:0] select_ln1534_23_fu_3464_p3;
reg   [15:0] select_ln1534_23_reg_4936;
wire   [15:0] current_sin_V_116_fu_3558_p3;
reg   [15:0] current_sin_V_116_reg_4942;
wire   [15:0] current_cos_V_113_fu_3565_p3;
reg   [15:0] current_cos_V_113_reg_4948;
reg   [0:0] r_V_170_reg_4954;
reg   [0:0] r_V_171_reg_4959;
wire   [15:0] current_cos_V_117_fu_3668_p2;
reg   [15:0] current_cos_V_117_reg_4964;
wire   [15:0] current_sin_V_120_fu_3674_p2;
reg   [15:0] current_sin_V_120_reg_4969;
wire   [15:0] current_cos_V_118_fu_3680_p2;
reg   [15:0] current_cos_V_118_reg_4974;
wire   [15:0] current_sin_V_121_fu_3686_p2;
reg   [15:0] current_sin_V_121_reg_4979;
wire   [15:0] current_sin_V_125_fu_3758_p3;
reg   [15:0] current_sin_V_125_reg_4984;
wire   [15:0] current_cos_V_122_fu_3765_p3;
reg   [15:0] current_cos_V_122_reg_4990;
wire   [15:0] select_ln1534_32_fu_3780_p3;
reg   [15:0] select_ln1534_32_reg_4996;
wire   [15:0] select_ln1534_33_fu_3796_p3;
reg   [15:0] select_ln1534_33_reg_5002;
wire   [15:0] x_s_V_1_fu_3868_p2;
reg   [15:0] x_s_V_1_reg_5008;
reg   [10:0] r_V_reg_5013;
wire   [15:0] y_s_V_1_fu_3918_p2;
reg   [15:0] y_s_V_1_reg_5018;
reg   [10:0] r_V_90_reg_5023;
wire   [15:0] x_s_V_4_fu_3978_p2;
reg   [15:0] x_s_V_4_reg_5028;
wire   [15:0] y_s_V_4_fu_4028_p2;
reg   [15:0] y_s_V_4_reg_5034;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_3_fu_269_p3;
wire   [15:0] select_ln49_2_fu_277_p3;
wire   [15:0] add_ln1697_fu_330_p2;
wire   [15:0] select_ln1697_fu_323_p3;
wire   [15:0] add_ln1697_2_fu_364_p2;
wire   [15:0] select_ln1697_6_fu_357_p3;
wire   [15:0] add_ln1697_4_fu_398_p2;
wire   [15:0] select_ln1697_12_fu_391_p3;
wire   [15:0] add_ln1697_6_fu_432_p2;
wire   [15:0] select_ln1697_18_fu_425_p3;
wire   [15:0] add_ln1697_8_fu_478_p2;
wire   [15:0] select_ln1697_24_fu_471_p3;
wire   [15:0] current_cos_V_2_fu_510_p3;
wire   [14:0] r_V_95_fu_515_p4;
wire   [15:0] current_sin_V_3_fu_505_p3;
wire   [14:0] r_V_96_fu_529_p4;
wire   [15:0] current_cos_V_3_fu_548_p3;
wire   [14:0] r_V_97_fu_553_p4;
wire   [15:0] current_sin_V_131_fu_543_p3;
wire   [14:0] r_V_98_fu_567_p4;
wire  signed [15:0] sext_ln1534_1_fu_539_p1;
wire  signed [15:0] sext_ln1534_fu_525_p1;
wire  signed [15:0] sext_ln1534_3_fu_577_p1;
wire  signed [15:0] sext_ln1534_2_fu_563_p1;
wire   [15:0] current_sin_V_5_fu_607_p2;
wire   [15:0] current_sin_V_fu_595_p2;
wire   [15:0] current_cos_V_5_fu_601_p2;
wire   [15:0] current_cos_V_4_fu_589_p2;
wire   [15:0] current_cos_V_8_fu_644_p3;
wire   [13:0] r_V_99_fu_651_p4;
wire   [15:0] current_sin_V_8_fu_637_p3;
wire   [13:0] r_V_100_fu_665_p4;
wire   [15:0] current_sin_V_133_fu_631_p2;
wire   [15:0] current_sin_V_132_fu_619_p2;
wire   [15:0] current_cos_V_7_fu_625_p2;
wire   [15:0] current_cos_V_6_fu_613_p2;
wire   [15:0] current_cos_V_9_fu_687_p3;
wire   [13:0] r_V_101_fu_695_p4;
wire   [15:0] y_compare_V_34_fu_679_p3;
wire   [13:0] r_V_102_fu_709_p4;
wire  signed [15:0] sext_ln1534_5_fu_675_p1;
wire  signed [15:0] sext_ln1534_4_fu_661_p1;
wire  signed [15:0] sext_ln1534_7_fu_719_p1;
wire  signed [15:0] sext_ln1534_6_fu_705_p1;
wire   [15:0] current_sin_V_11_fu_749_p2;
wire   [15:0] current_sin_V_10_fu_737_p2;
wire   [15:0] current_cos_V_11_fu_743_p2;
wire   [15:0] current_cos_V_10_fu_731_p2;
wire   [0:0] tmp_10_fu_723_p3;
wire   [15:0] current_sin_V_135_fu_773_p2;
wire   [15:0] current_sin_V_134_fu_761_p2;
wire   [15:0] current_cos_V_13_fu_767_p2;
wire   [15:0] current_cos_V_12_fu_755_p2;
wire   [15:0] add_ln1697_10_fu_872_p2;
wire   [15:0] select_ln1697_30_fu_865_p3;
wire  signed [15:0] sext_ln1534_9_fu_902_p1;
wire  signed [15:0] sext_ln1534_8_fu_899_p1;
wire  signed [15:0] sext_ln1534_11_fu_908_p1;
wire  signed [15:0] sext_ln1534_10_fu_905_p1;
wire   [15:0] current_sin_V_17_fu_926_p2;
wire   [15:0] current_sin_V_16_fu_916_p2;
wire   [15:0] current_cos_V_17_fu_921_p2;
wire   [15:0] current_cos_V_16_fu_911_p2;
wire   [15:0] current_cos_V_20_fu_958_p3;
wire   [11:0] r_V_107_fu_965_p4;
wire   [15:0] current_sin_V_20_fu_951_p3;
wire   [11:0] r_V_108_fu_979_p4;
wire   [15:0] current_cos_V_19_fu_941_p2;
wire   [15:0] current_cos_V_18_fu_931_p2;
wire  signed [15:0] sext_ln1534_13_fu_989_p1;
wire  signed [15:0] sext_ln1534_12_fu_975_p1;
wire   [15:0] current_sin_V_23_fu_1028_p2;
wire   [15:0] current_sin_V_22_fu_1016_p2;
wire   [15:0] current_cos_V_23_fu_1022_p2;
wire   [15:0] current_cos_V_22_fu_1010_p2;
wire   [15:0] add_ln1697_12_fu_1075_p2;
wire   [15:0] select_ln1697_36_fu_1068_p3;
wire   [0:0] tmp_17_fu_1107_p3;
wire   [15:0] y_compare_V_fu_1102_p3;
wire   [11:0] r_V_110_fu_1125_p4;
wire  signed [15:0] sext_ln1534_15_fu_1135_p1;
wire  signed [15:0] sext_ln1534_14_fu_1122_p1;
wire   [0:0] tmp_18_fu_1139_p3;
wire   [15:0] current_sin_V_139_fu_1163_p2;
wire   [15:0] current_sin_V_138_fu_1152_p2;
wire   [0:0] tmp_21_fu_1183_p3;
wire   [15:0] current_cos_V_25_fu_1158_p2;
wire   [15:0] current_cos_V_24_fu_1147_p2;
wire   [15:0] current_cos_V_27_fu_1199_p3;
wire   [10:0] r_V_114_fu_1217_p4;
wire  signed [15:0] sext_ln1534_17_fu_1172_p1;
wire  signed [15:0] sext_ln1534_16_fu_1169_p1;
wire  signed [15:0] sext_ln1534_19_fu_1227_p1;
wire   [15:0] current_sin_V_29_fu_1254_p2;
wire   [15:0] current_sin_V_28_fu_1244_p2;
wire   [15:0] current_cos_V_29_fu_1249_p2;
wire   [15:0] current_cos_V_28_fu_1239_p2;
wire   [15:0] current_cos_V_32_fu_1278_p3;
wire   [9:0] r_V_115_fu_1285_p4;
wire   [15:0] current_sin_V_32_fu_1271_p3;
wire   [9:0] r_V_116_fu_1299_p4;
wire   [0:0] tmp_25_fu_1313_p3;
wire   [15:0] current_cos_V_31_fu_1265_p2;
wire   [15:0] current_cos_V_30_fu_1259_p2;
wire  signed [15:0] sext_ln1534_21_fu_1309_p1;
wire  signed [15:0] sext_ln1534_20_fu_1295_p1;
wire   [15:0] current_sin_V_35_fu_1365_p2;
wire   [15:0] current_sin_V_34_fu_1353_p2;
wire   [15:0] current_cos_V_35_fu_1359_p2;
wire   [15:0] current_cos_V_34_fu_1347_p2;
wire   [15:0] add_ln1697_14_fu_1412_p2;
wire   [15:0] select_ln1697_42_fu_1405_p3;
wire   [11:0] select_ln1697_20_fu_1191_p3;
wire   [11:0] select_ln1697_26_fu_1321_p3;
wire   [11:0] add_ln1697_25_fu_1439_p2;
wire  signed [12:0] sext_ln1697_fu_1445_p1;
wire   [12:0] select_ln1697_14_fu_1114_p3;
wire   [14:0] current_t_V_1_fu_1462_p3;
wire   [14:0] current_t_V_fu_1455_p3;
wire  signed [15:0] sext_ln1534_18_fu_1483_p1;
wire   [15:0] current_sin_V_141_fu_1491_p2;
wire   [15:0] current_sin_V_140_fu_1486_p2;
wire   [15:0] y_compare_V_37_fu_1496_p3;
wire   [9:0] r_V_118_fu_1506_p4;
wire  signed [15:0] sext_ln1534_23_fu_1516_p1;
wire  signed [15:0] sext_ln1534_22_fu_1503_p1;
wire   [15:0] current_cos_V_37_fu_1539_p2;
wire   [15:0] current_cos_V_36_fu_1528_p2;
wire  signed [15:0] sext_ln1534_25_fu_1553_p1;
wire  signed [15:0] sext_ln1534_24_fu_1550_p1;
wire   [15:0] current_sin_V_41_fu_1597_p2;
wire   [15:0] current_sin_V_40_fu_1587_p2;
wire   [15:0] current_cos_V_41_fu_1592_p2;
wire   [15:0] current_cos_V_40_fu_1582_p2;
wire   [15:0] current_cos_V_44_fu_1609_p3;
wire   [7:0] r_V_123_fu_1616_p4;
wire   [15:0] current_sin_V_44_fu_1602_p3;
wire   [7:0] r_V_124_fu_1630_p4;
wire  signed [15:0] sext_ln1534_29_fu_1640_p1;
wire  signed [15:0] sext_ln1534_28_fu_1626_p1;
wire   [15:0] current_sin_V_47_fu_1662_p2;
wire   [15:0] current_sin_V_46_fu_1650_p2;
wire   [15:0] current_cos_V_47_fu_1656_p2;
wire   [15:0] current_cos_V_46_fu_1644_p2;
wire   [15:0] add_ln1697_16_fu_1709_p2;
wire   [15:0] select_ln1697_48_fu_1702_p3;
wire   [14:0] select_ln1697_8_fu_1476_p3;
wire   [14:0] current_t_V_2_fu_1469_p3;
wire  signed [14:0] sext_ln1697_1_fu_1742_p1;
wire   [14:0] add_ln1697_24_fu_1736_p2;
wire   [15:0] y_compare_V_38_fu_1751_p3;
wire   [8:0] r_V_122_fu_1759_p4;
wire  signed [15:0] sext_ln1534_27_fu_1769_p1;
wire  signed [15:0] sext_ln1534_26_fu_1756_p1;
wire   [0:0] tmp_30_fu_1773_p3;
wire   [15:0] current_sin_V_145_fu_1797_p2;
wire   [15:0] current_sin_V_144_fu_1786_p2;
wire   [0:0] tmp_33_fu_1811_p3;
wire   [15:0] current_cos_V_43_fu_1792_p2;
wire   [15:0] current_cos_V_42_fu_1781_p2;
wire   [15:0] current_cos_V_45_fu_1827_p3;
wire   [7:0] r_V_125_fu_1835_p4;
wire   [15:0] y_compare_V_39_fu_1803_p3;
wire   [7:0] r_V_126_fu_1849_p4;
wire  signed [15:0] sext_ln1534_31_fu_1859_p1;
wire  signed [15:0] sext_ln1534_30_fu_1845_p1;
wire   [0:0] tmp_34_fu_1863_p3;
wire   [15:0] current_sin_V_147_fu_1889_p2;
wire   [15:0] current_sin_V_146_fu_1877_p2;
wire   [0:0] tmp_37_fu_1909_p3;
wire   [15:0] current_cos_V_49_fu_1883_p2;
wire   [15:0] current_cos_V_48_fu_1871_p2;
wire  signed [15:0] sext_ln1534_33_fu_1898_p1;
wire  signed [15:0] sext_ln1534_32_fu_1895_p1;
wire   [15:0] current_sin_V_53_fu_1976_p2;
wire   [15:0] current_sin_V_52_fu_1966_p2;
wire   [15:0] current_cos_V_53_fu_1971_p2;
wire   [15:0] current_cos_V_52_fu_1961_p2;
wire   [15:0] current_cos_V_56_fu_1988_p3;
wire   [5:0] r_V_131_fu_1995_p4;
wire   [15:0] current_sin_V_56_fu_1981_p3;
wire   [5:0] r_V_132_fu_2009_p4;
wire  signed [15:0] sext_ln1534_37_fu_2019_p1;
wire  signed [15:0] sext_ln1534_36_fu_2005_p1;
wire   [15:0] current_sin_V_59_fu_2041_p2;
wire   [15:0] current_sin_V_58_fu_2029_p2;
wire   [15:0] current_cos_V_59_fu_2035_p2;
wire   [15:0] current_cos_V_58_fu_2023_p2;
wire   [15:0] add_ln1697_18_fu_2068_p2;
wire   [15:0] select_ln1697_54_fu_2061_p3;
wire   [8:0] select_ln1697_38_fu_1819_p3;
wire   [8:0] select_ln1697_44_fu_1917_p3;
wire  signed [15:0] sext_ln1534_35_fu_2124_p1;
wire  signed [15:0] sext_ln1534_34_fu_2121_p1;
wire   [15:0] current_cos_V_55_fu_2137_p2;
wire   [15:0] current_cos_V_54_fu_2127_p2;
wire  signed [15:0] sext_ln1534_41_fu_2167_p1;
wire  signed [15:0] sext_ln1534_40_fu_2164_p1;
wire   [15:0] current_sin_V_67_fu_2185_p2;
wire   [15:0] current_sin_V_66_fu_2175_p2;
wire   [15:0] current_cos_V_64_fu_2180_p2;
wire   [15:0] current_cos_V_63_fu_2170_p2;
wire   [15:0] add_ln1697_20_fu_2211_p2;
wire   [15:0] select_ln1697_59_fu_2204_p3;
wire   [15:0] current_cos_V_65_fu_2197_p3;
wire   [3:0] r_V_138_fu_2222_p4;
wire   [15:0] current_sin_V_68_fu_2190_p3;
wire   [3:0] r_V_139_fu_2236_p4;
wire  signed [15:0] sext_ln1534_44_fu_2246_p1;
wire  signed [15:0] sext_ln1534_43_fu_2232_p1;
wire   [0:0] tmp_51_fu_2250_p3;
wire   [15:0] current_sin_V_70_fu_2276_p2;
wire   [15:0] current_sin_V_69_fu_2264_p2;
wire   [15:0] current_cos_V_67_fu_2270_p2;
wire   [15:0] current_cos_V_66_fu_2258_p2;
wire   [0:0] tmp_52_fu_2298_p3;
wire   [0:0] tmp_41_fu_2339_p3;
wire   [15:0] y_compare_V_41_fu_2334_p3;
wire   [5:0] r_V_134_fu_2357_p4;
wire  signed [15:0] sext_ln1534_39_fu_2367_p1;
wire  signed [15:0] sext_ln1534_38_fu_2354_p1;
wire   [0:0] tmp_42_fu_2371_p3;
wire   [15:0] current_sin_V_151_fu_2395_p2;
wire   [15:0] current_sin_V_150_fu_2384_p2;
wire   [0:0] tmp_45_fu_2409_p3;
wire   [15:0] current_cos_V_60_fu_2379_p2;
wire   [15:0] current_cos_V_61_fu_2390_p2;
wire   [4:0] tmp_1_fu_2435_p4;
wire   [4:0] tmp_fu_2425_p4;
wire   [4:0] r_V_137_fu_2445_p3;
wire   [15:0] y_compare_V_42_fu_2401_p3;
wire  signed [15:0] sext_ln1534_42_fu_2453_p1;
wire   [0:0] tmp_47_fu_2477_p3;
wire   [15:0] current_sin_V_153_fu_2471_p2;
wire   [15:0] current_sin_V_152_fu_2465_p2;
wire   [0:0] tmp_46_fu_2457_p3;
wire   [0:0] tmp_48_fu_2493_p3;
wire   [0:0] tmp_49_fu_2501_p3;
wire   [15:0] add_ln1697_22_fu_2517_p2;
wire   [15:0] theta_V_12_fu_2522_p2;
wire  signed [15:0] sext_ln1534_46_fu_2530_p1;
wire  signed [15:0] sext_ln1534_45_fu_2527_p1;
wire   [15:0] current_sin_V_73_fu_2556_p2;
wire   [15:0] current_sin_V_72_fu_2546_p2;
wire   [15:0] current_cos_V_70_fu_2551_p2;
wire   [15:0] current_cos_V_69_fu_2541_p2;
wire   [15:0] current_cos_V_71_fu_2569_p3;
wire   [1:0] r_V_142_fu_2577_p4;
wire   [15:0] current_sin_V_74_fu_2561_p3;
wire   [1:0] r_V_143_fu_2591_p4;
wire  signed [15:0] sext_ln1534_48_fu_2601_p1;
wire  signed [15:0] sext_ln1534_47_fu_2587_p1;
wire   [0:0] select_ln92_fu_2509_p3;
wire   [5:0] select_ln25_fu_2417_p3;
wire   [5:0] select_ln25_1_fu_2485_p3;
wire   [5:0] add_ln1697_30_fu_2634_p2;
wire  signed [6:0] sext_ln1697_3_fu_2640_p1;
wire   [6:0] select_ln1697_50_fu_2346_p3;
wire   [0:0] or_ln1697_fu_2629_p2;
wire   [15:0] current_cos_V_74_fu_2670_p3;
wire   [0:0] r_V_144_fu_2675_p3;
wire   [15:0] current_sin_V_77_fu_2665_p3;
wire   [0:0] r_V_145_fu_2691_p3;
wire   [15:0] select_ln1534_1_fu_2699_p3;
wire   [15:0] select_ln1534_fu_2683_p3;
wire   [15:0] current_sin_V_79_fu_2725_p2;
wire   [15:0] current_sin_V_78_fu_2713_p2;
wire   [15:0] current_cos_V_76_fu_2719_p2;
wire   [15:0] current_cos_V_75_fu_2707_p2;
wire   [0:0] r_V_146_fu_2745_p3;
wire   [0:0] r_V_147_fu_2761_p3;
wire  signed [9:0] sext_ln1697_2_fu_2777_p1;
wire   [9:0] select_ln1697_32_fu_2658_p3;
wire  signed [9:0] sext_ln1697_4_fu_2786_p1;
wire   [9:0] add_ln1697_29_fu_2780_p2;
wire   [15:0] current_sin_V_82_fu_2807_p2;
wire   [15:0] current_sin_V_81_fu_2799_p2;
wire   [15:0] current_cos_V_79_fu_2803_p2;
wire   [15:0] current_cos_V_78_fu_2795_p2;
wire   [15:0] current_cos_V_80_fu_2818_p3;
wire   [0:0] r_V_148_fu_2825_p3;
wire   [15:0] current_sin_V_83_fu_2811_p3;
wire   [0:0] r_V_149_fu_2841_p3;
wire   [15:0] select_ln1534_5_fu_2849_p3;
wire   [15:0] select_ln1534_4_fu_2833_p3;
wire   [15:0] current_sin_V_85_fu_2875_p2;
wire   [15:0] current_sin_V_84_fu_2863_p2;
wire   [15:0] current_cos_V_82_fu_2869_p2;
wire   [15:0] current_cos_V_81_fu_2857_p2;
wire  signed [14:0] sext_ln1697_5_fu_2911_p1;
wire   [14:0] add_ln1697_33_fu_2914_p2;
wire   [15:0] select_ln1534_7_fu_2931_p3;
wire   [15:0] select_ln1534_6_fu_2924_p3;
wire   [15:0] current_sin_V_88_fu_2953_p2;
wire   [15:0] current_sin_V_87_fu_2943_p2;
wire   [15:0] current_cos_V_85_fu_2948_p2;
wire   [15:0] current_cos_V_84_fu_2938_p2;
wire   [15:0] current_cos_V_86_fu_2965_p3;
wire   [0:0] r_V_152_fu_2972_p3;
wire   [15:0] current_sin_V_89_fu_2958_p3;
wire   [0:0] r_V_153_fu_2988_p3;
wire   [15:0] select_ln1534_9_fu_2996_p3;
wire   [15:0] select_ln1534_8_fu_2980_p3;
wire   [15:0] current_cos_V_89_fu_3033_p3;
wire   [0:0] r_V_154_fu_3038_p3;
wire   [15:0] current_sin_V_92_fu_3028_p3;
wire   [0:0] r_V_155_fu_3054_p3;
wire   [15:0] select_ln1534_11_fu_3062_p3;
wire   [15:0] select_ln1534_10_fu_3046_p3;
wire   [15:0] current_sin_V_94_fu_3088_p2;
wire   [15:0] current_sin_V_93_fu_3076_p2;
wire   [15:0] current_cos_V_91_fu_3082_p2;
wire   [15:0] current_cos_V_90_fu_3070_p2;
wire   [0:0] r_V_156_fu_3108_p3;
wire   [0:0] r_V_157_fu_3124_p3;
wire   [15:0] current_sin_V_97_fu_3152_p2;
wire   [15:0] current_sin_V_96_fu_3144_p2;
wire   [15:0] current_cos_V_94_fu_3148_p2;
wire   [15:0] current_cos_V_93_fu_3140_p2;
wire   [15:0] current_cos_V_95_fu_3163_p3;
wire   [0:0] r_V_158_fu_3170_p3;
wire   [15:0] current_sin_V_98_fu_3156_p3;
wire   [0:0] r_V_159_fu_3186_p3;
wire   [15:0] select_ln1534_15_fu_3194_p3;
wire   [15:0] select_ln1534_14_fu_3178_p3;
wire   [15:0] current_sin_V_100_fu_3220_p2;
wire   [15:0] current_sin_V_99_fu_3208_p2;
wire   [15:0] current_cos_V_97_fu_3214_p2;
wire   [15:0] current_cos_V_96_fu_3202_p2;
wire   [15:0] select_ln1534_17_fu_3263_p3;
wire   [15:0] select_ln1534_16_fu_3256_p3;
wire   [15:0] current_sin_V_103_fu_3285_p2;
wire   [15:0] current_sin_V_102_fu_3275_p2;
wire   [15:0] current_cos_V_100_fu_3280_p2;
wire   [15:0] current_cos_V_99_fu_3270_p2;
wire   [15:0] current_cos_V_101_fu_3297_p3;
wire   [0:0] r_V_162_fu_3304_p3;
wire   [15:0] current_sin_V_104_fu_3290_p3;
wire   [0:0] r_V_163_fu_3320_p3;
wire   [15:0] select_ln1534_19_fu_3328_p3;
wire   [15:0] select_ln1534_18_fu_3312_p3;
wire   [15:0] current_cos_V_104_fu_3365_p3;
wire   [0:0] r_V_164_fu_3370_p3;
wire   [15:0] current_sin_V_107_fu_3360_p3;
wire   [0:0] r_V_165_fu_3386_p3;
wire   [15:0] select_ln1534_21_fu_3394_p3;
wire   [15:0] select_ln1534_20_fu_3378_p3;
wire   [15:0] current_sin_V_109_fu_3420_p2;
wire   [15:0] current_sin_V_108_fu_3408_p2;
wire   [15:0] current_cos_V_106_fu_3414_p2;
wire   [15:0] current_cos_V_105_fu_3402_p2;
wire   [0:0] r_V_166_fu_3440_p3;
wire   [0:0] r_V_167_fu_3456_p3;
wire   [15:0] current_sin_V_112_fu_3484_p2;
wire   [15:0] current_sin_V_111_fu_3476_p2;
wire   [15:0] current_cos_V_109_fu_3480_p2;
wire   [15:0] current_cos_V_108_fu_3472_p2;
wire   [15:0] current_cos_V_110_fu_3495_p3;
wire   [0:0] r_V_168_fu_3502_p3;
wire   [15:0] current_sin_V_113_fu_3488_p3;
wire   [0:0] r_V_169_fu_3518_p3;
wire   [15:0] select_ln1534_25_fu_3526_p3;
wire   [15:0] select_ln1534_24_fu_3510_p3;
wire   [15:0] current_sin_V_115_fu_3552_p2;
wire   [15:0] current_sin_V_114_fu_3540_p2;
wire   [15:0] current_cos_V_112_fu_3546_p2;
wire   [15:0] current_cos_V_111_fu_3534_p2;
wire   [15:0] select_ln1534_27_fu_3595_p3;
wire   [15:0] select_ln1534_26_fu_3588_p3;
wire   [15:0] current_sin_V_118_fu_3617_p2;
wire   [15:0] current_sin_V_117_fu_3607_p2;
wire   [15:0] current_cos_V_115_fu_3612_p2;
wire   [15:0] current_cos_V_114_fu_3602_p2;
wire   [15:0] current_cos_V_116_fu_3629_p3;
wire   [0:0] r_V_172_fu_3636_p3;
wire   [15:0] current_sin_V_119_fu_3622_p3;
wire   [0:0] r_V_173_fu_3652_p3;
wire   [15:0] select_ln1534_29_fu_3660_p3;
wire   [15:0] select_ln1534_28_fu_3644_p3;
wire   [15:0] current_cos_V_119_fu_3697_p3;
wire   [0:0] r_V_174_fu_3702_p3;
wire   [15:0] current_sin_V_122_fu_3692_p3;
wire   [0:0] r_V_175_fu_3718_p3;
wire   [15:0] select_ln1534_31_fu_3726_p3;
wire   [15:0] select_ln1534_30_fu_3710_p3;
wire   [15:0] current_sin_V_124_fu_3752_p2;
wire   [15:0] current_sin_V_123_fu_3740_p2;
wire   [15:0] current_cos_V_121_fu_3746_p2;
wire   [15:0] current_cos_V_120_fu_3734_p2;
wire   [0:0] r_V_176_fu_3772_p3;
wire   [0:0] r_V_177_fu_3788_p3;
wire   [15:0] current_sin_V_127_fu_3816_p2;
wire   [15:0] current_sin_V_126_fu_3808_p2;
wire   [15:0] current_cos_V_124_fu_3812_p2;
wire   [15:0] current_cos_V_123_fu_3804_p2;
wire   [15:0] current_cos_V_125_fu_3827_p3;
wire   [14:0] r_fu_3834_p4;
wire  signed [15:0] sext_ln1534_49_fu_3844_p1;
wire   [15:0] x_s_V_fu_3848_p2;
wire   [13:0] r_1_fu_3854_p4;
wire  signed [15:0] sext_ln1534_50_fu_3864_p1;
wire   [15:0] current_sin_V_128_fu_3820_p3;
wire   [14:0] r_V_88_fu_3884_p4;
wire  signed [15:0] sext_ln1534_53_fu_3894_p1;
wire   [15:0] y_s_V_fu_3898_p2;
wire   [13:0] r_V_89_fu_3904_p4;
wire  signed [15:0] sext_ln1534_54_fu_3914_p1;
wire  signed [15:0] sext_ln1534_51_fu_3934_p1;
wire   [15:0] x_s_V_2_fu_3937_p2;
wire   [5:0] r_V_84_fu_3942_p4;
wire  signed [15:0] sext_ln1534_52_fu_3952_p1;
wire   [15:0] x_s_V_3_fu_3956_p2;
wire   [0:0] r_V_85_fu_3962_p3;
wire   [15:0] select_ln1534_34_fu_3970_p3;
wire  signed [15:0] sext_ln1534_55_fu_3984_p1;
wire   [15:0] y_s_V_2_fu_3987_p2;
wire   [5:0] r_V_91_fu_3992_p4;
wire  signed [15:0] sext_ln1534_56_fu_4002_p1;
wire   [15:0] y_s_V_3_fu_4006_p2;
wire   [0:0] r_V_92_fu_4012_p3;
wire   [15:0] select_ln1534_37_fu_4020_p3;
wire   [0:0] r_V_86_fu_4034_p3;
wire   [15:0] select_ln1534_35_fu_4041_p3;
wire   [15:0] x_s_V_5_fu_4049_p2;
wire   [0:0] r_V_87_fu_4054_p3;
wire   [15:0] select_ln1534_36_fu_4062_p3;
wire   [0:0] r_V_93_fu_4076_p3;
wire   [15:0] select_ln1534_38_fu_4083_p3;
wire   [15:0] y_s_V_5_fu_4091_p2;
wire   [0:0] r_V_94_fu_4096_p3;
wire   [15:0] select_ln1534_39_fu_4104_p3;
wire   [15:0] x_s_V_6_fu_4070_p2;
wire   [15:0] y_s_V_6_fu_4112_p2;
wire   [14:0] current_t_V_4_fu_4134_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to24;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
end

cordic_HLS_TREEADD_PERIPH_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_HLS_TREEADD_PERIPH_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_HLS_TREEADD_PERIPH_BUS_DATA_WIDTH ))
HLS_TREEADD_PERIPH_BUS_s_axi_U(
    .AWVALID(s_axi_HLS_TREEADD_PERIPH_BUS_AWVALID),
    .AWREADY(s_axi_HLS_TREEADD_PERIPH_BUS_AWREADY),
    .AWADDR(s_axi_HLS_TREEADD_PERIPH_BUS_AWADDR),
    .WVALID(s_axi_HLS_TREEADD_PERIPH_BUS_WVALID),
    .WREADY(s_axi_HLS_TREEADD_PERIPH_BUS_WREADY),
    .WDATA(s_axi_HLS_TREEADD_PERIPH_BUS_WDATA),
    .WSTRB(s_axi_HLS_TREEADD_PERIPH_BUS_WSTRB),
    .ARVALID(s_axi_HLS_TREEADD_PERIPH_BUS_ARVALID),
    .ARREADY(s_axi_HLS_TREEADD_PERIPH_BUS_ARREADY),
    .ARADDR(s_axi_HLS_TREEADD_PERIPH_BUS_ARADDR),
    .RVALID(s_axi_HLS_TREEADD_PERIPH_BUS_RVALID),
    .RREADY(s_axi_HLS_TREEADD_PERIPH_BUS_RREADY),
    .RDATA(s_axi_HLS_TREEADD_PERIPH_BUS_RDATA),
    .RRESP(s_axi_HLS_TREEADD_PERIPH_BUS_RRESP),
    .BVALID(s_axi_HLS_TREEADD_PERIPH_BUS_BVALID),
    .BREADY(s_axi_HLS_TREEADD_PERIPH_BUS_BREADY),
    .BRESP(s_axi_HLS_TREEADD_PERIPH_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .state(state),
    .theta(theta),
    .x(x),
    .y(y),
    .s(s),
    .s_ap_vld(s_ap_vld),
    .c(c),
    .c_ap_vld(c_ap_vld),
    .t(t),
    .t_ap_vld(t_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1697_26_reg_4502[12 : 1] <= add_ln1697_26_fu_1449_p2[12 : 1];
        current_cos_V_33_reg_4453 <= current_cos_V_33_fu_1329_p3;
        r_V_113_reg_4443 <= {{current_cos_V_27_fu_1199_p3[15:5]}};
        r_V_117_reg_4459 <= {{current_cos_V_33_fu_1329_p3[15:6]}};
        tmp_22_reg_4448 <= y_compare_V_36_fu_1175_p3[32'd15];
        y_compare_V_36_reg_4437 <= y_compare_V_36_fu_1175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1697_27_reg_4576[14 : 1] <= add_ln1697_27_fu_1745_p2[14 : 1];
        current_cos_V_39_reg_4527 <= current_cos_V_39_fu_1564_p3;
        current_sin_V_142_reg_4512 <= current_sin_V_142_fu_1533_p2;
        current_sin_V_143_reg_4517 <= current_sin_V_143_fu_1544_p2;
        r_V_121_reg_4533 <= {{current_cos_V_39_fu_1564_p3[15:7]}};
        tmp_26_reg_4507 <= y_compare_V_37_fu_1496_p3[32'd15];
        tmp_29_reg_4522 <= y_compare_V_37_fu_1496_p3[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1697_27_reg_4576_pp0_iter10_reg[14 : 1] <= add_ln1697_27_reg_4576[14 : 1];
        add_ln1697_27_reg_4576_pp0_iter11_reg[14 : 1] <= add_ln1697_27_reg_4576_pp0_iter10_reg[14 : 1];
        add_ln1697_27_reg_4576_pp0_iter12_reg[14 : 1] <= add_ln1697_27_reg_4576_pp0_iter11_reg[14 : 1];
        add_ln1697_27_reg_4576_pp0_iter13_reg[14 : 1] <= add_ln1697_27_reg_4576_pp0_iter12_reg[14 : 1];
        add_ln1697_28_reg_4648_pp0_iter11_reg[8 : 1] <= add_ln1697_28_reg_4648[8 : 1];
        add_ln1697_28_reg_4648_pp0_iter12_reg[8 : 1] <= add_ln1697_28_reg_4648_pp0_iter11_reg[8 : 1];
        current_cos_V_107_reg_4924 <= current_cos_V_107_fu_3433_p3;
        current_cos_V_113_reg_4948 <= current_cos_V_113_fu_3565_p3;
        current_cos_V_122_reg_4990 <= current_cos_V_122_fu_3765_p3;
        current_cos_V_14_reg_4312 <= current_cos_V_14_fu_786_p3;
        current_cos_V_26_reg_4405 <= current_cos_V_26_fu_1041_p3;
        current_cos_V_38_reg_4470 <= current_cos_V_38_fu_1378_p3;
        current_cos_V_50_reg_4544 <= current_cos_V_50_fu_1675_p3;
        current_cos_V_62_reg_4616 <= current_cos_V_62_fu_2054_p3;
        current_cos_V_68_reg_4685 <= current_cos_V_68_fu_2290_p3;
        current_cos_V_72_reg_4746 <= current_cos_V_72_fu_2605_p2;
        current_cos_V_73_reg_4756 <= current_cos_V_73_fu_2617_p2;
        current_cos_V_77_reg_4782 <= current_cos_V_77_fu_2738_p3;
        current_cos_V_83_reg_4811 <= current_cos_V_83_fu_2888_p3;
        current_cos_V_92_reg_4858 <= current_cos_V_92_fu_3101_p3;
        current_cos_V_98_reg_4882 <= current_cos_V_98_fu_3233_p3;
        current_cos_V_reg_4273 <= current_cos_V_fu_463_p2;
        current_sin_V_101_reg_4876 <= current_sin_V_101_fu_3226_p3;
        current_sin_V_110_reg_4918 <= current_sin_V_110_fu_3426_p3;
        current_sin_V_116_reg_4942 <= current_sin_V_116_fu_3558_p3;
        current_sin_V_125_reg_4984 <= current_sin_V_125_fu_3758_p3;
        current_sin_V_129_reg_4265 <= current_sin_V_129_fu_459_p2;
        current_sin_V_130_reg_4279 <= current_sin_V_130_fu_467_p2;
        current_sin_V_14_reg_4306 <= current_sin_V_14_fu_779_p3;
        current_sin_V_26_reg_4399 <= current_sin_V_26_fu_1034_p3;
        current_sin_V_38_reg_4464 <= current_sin_V_38_fu_1371_p3;
        current_sin_V_50_reg_4538 <= current_sin_V_50_fu_1668_p3;
        current_sin_V_62_reg_4610 <= current_sin_V_62_fu_2047_p3;
        current_sin_V_71_reg_4679 <= current_sin_V_71_fu_2282_p3;
        current_sin_V_75_reg_4751 <= current_sin_V_75_fu_2611_p2;
        current_sin_V_76_reg_4761 <= current_sin_V_76_fu_2623_p2;
        current_sin_V_80_reg_4776 <= current_sin_V_80_fu_2731_p3;
        current_sin_V_86_reg_4805 <= current_sin_V_86_fu_2881_p3;
        current_sin_V_95_reg_4852 <= current_sin_V_95_fu_3094_p3;
        current_t_V_3_reg_4827_pp0_iter15_reg[14 : 1] <= current_t_V_3_reg_4827[14 : 1];
        current_t_V_3_reg_4827_pp0_iter16_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter15_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter17_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter16_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter18_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter17_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter19_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter18_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter20_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter19_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter21_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter20_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter22_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter21_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter23_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter22_reg[14 : 1];
        current_t_V_3_reg_4827_pp0_iter24_reg[14 : 1] <= current_t_V_3_reg_4827_pp0_iter23_reg[14 : 1];
        r_V_103_reg_4318 <= {{current_cos_V_14_fu_786_p3[15:3]}};
        r_V_104_reg_4323 <= {{current_sin_V_14_fu_779_p3[15:3]}};
        r_V_111_reg_4411 <= {{current_cos_V_26_fu_1041_p3[15:5]}};
        r_V_112_reg_4416 <= {{current_sin_V_26_fu_1034_p3[15:5]}};
        r_V_119_reg_4476 <= {{current_cos_V_38_fu_1378_p3[15:7]}};
        r_V_120_reg_4481 <= {{current_sin_V_38_fu_1371_p3[15:7]}};
        r_V_127_reg_4550 <= {{current_cos_V_50_fu_1675_p3[15:9]}};
        r_V_128_reg_4555 <= {{current_sin_V_50_fu_1668_p3[15:9]}};
        r_V_135_reg_4627 <= {{current_cos_V_62_fu_2054_p3[15:11]}};
        r_V_136_reg_4632 <= {{current_sin_V_62_fu_2047_p3[15:11]}};
        r_V_140_reg_4696 <= {{current_cos_V_68_fu_2290_p3[15:13]}};
        r_V_141_reg_4701 <= {{current_sin_V_71_fu_2282_p3[15:13]}};
        r_V_150_reg_4817 <= current_cos_V_83_fu_2888_p3[32'd15];
        r_V_151_reg_4822 <= current_sin_V_86_fu_2881_p3[32'd15];
        r_V_160_reg_4888 <= current_cos_V_98_fu_3233_p3[32'd15];
        r_V_161_reg_4893 <= current_sin_V_101_fu_3226_p3[32'd15];
        r_V_170_reg_4954 <= current_cos_V_113_fu_3565_p3[32'd15];
        r_V_171_reg_4959 <= current_sin_V_116_fu_3558_p3[32'd15];
        select_ln1534_12_reg_4864 <= select_ln1534_12_fu_3116_p3;
        select_ln1534_13_reg_4870 <= select_ln1534_13_fu_3132_p3;
        select_ln1534_22_reg_4930 <= select_ln1534_22_fu_3448_p3;
        select_ln1534_23_reg_4936 <= select_ln1534_23_fu_3464_p3;
        select_ln1534_2_reg_4788 <= select_ln1534_2_fu_2753_p3;
        select_ln1534_3_reg_4794 <= select_ln1534_3_fu_2769_p3;
        select_ln1697_62_reg_4691[1] <= select_ln1697_62_fu_2306_p3[1];
        select_ln1697_63_reg_4771_pp0_iter13_reg[2 : 1] <= select_ln1697_63_reg_4771[2 : 1];
        state_read_reg_4159_pp0_iter10_reg <= state_read_reg_4159_pp0_iter9_reg;
        state_read_reg_4159_pp0_iter11_reg <= state_read_reg_4159_pp0_iter10_reg;
        state_read_reg_4159_pp0_iter12_reg <= state_read_reg_4159_pp0_iter11_reg;
        state_read_reg_4159_pp0_iter13_reg <= state_read_reg_4159_pp0_iter12_reg;
        state_read_reg_4159_pp0_iter14_reg <= state_read_reg_4159_pp0_iter13_reg;
        state_read_reg_4159_pp0_iter15_reg <= state_read_reg_4159_pp0_iter14_reg;
        state_read_reg_4159_pp0_iter16_reg <= state_read_reg_4159_pp0_iter15_reg;
        state_read_reg_4159_pp0_iter17_reg <= state_read_reg_4159_pp0_iter16_reg;
        state_read_reg_4159_pp0_iter18_reg <= state_read_reg_4159_pp0_iter17_reg;
        state_read_reg_4159_pp0_iter19_reg <= state_read_reg_4159_pp0_iter18_reg;
        state_read_reg_4159_pp0_iter20_reg <= state_read_reg_4159_pp0_iter19_reg;
        state_read_reg_4159_pp0_iter21_reg <= state_read_reg_4159_pp0_iter20_reg;
        state_read_reg_4159_pp0_iter22_reg <= state_read_reg_4159_pp0_iter21_reg;
        state_read_reg_4159_pp0_iter23_reg <= state_read_reg_4159_pp0_iter22_reg;
        state_read_reg_4159_pp0_iter24_reg <= state_read_reg_4159_pp0_iter23_reg;
        state_read_reg_4159_pp0_iter2_reg <= state_read_reg_4159_pp0_iter1_reg;
        state_read_reg_4159_pp0_iter3_reg <= state_read_reg_4159_pp0_iter2_reg;
        state_read_reg_4159_pp0_iter4_reg <= state_read_reg_4159_pp0_iter3_reg;
        state_read_reg_4159_pp0_iter5_reg <= state_read_reg_4159_pp0_iter4_reg;
        state_read_reg_4159_pp0_iter6_reg <= state_read_reg_4159_pp0_iter5_reg;
        state_read_reg_4159_pp0_iter7_reg <= state_read_reg_4159_pp0_iter6_reg;
        state_read_reg_4159_pp0_iter8_reg <= state_read_reg_4159_pp0_iter7_reg;
        state_read_reg_4159_pp0_iter9_reg <= state_read_reg_4159_pp0_iter8_reg;
        theta_V_10_reg_4622 <= theta_V_10_fu_2073_p2;
        theta_V_11_reg_4674 <= theta_V_11_fu_2216_p2;
        theta_V_2_reg_4217 <= theta_V_2_fu_369_p2;
        theta_V_3_reg_4233 <= theta_V_3_fu_403_p2;
        theta_V_4_reg_4249 <= theta_V_4_fu_437_p2;
        theta_V_5_reg_4285 <= theta_V_5_fu_483_p2;
        theta_V_6_reg_4362 <= theta_V_6_fu_877_p2;
        theta_V_7_reg_4421 <= theta_V_7_fu_1080_p2;
        theta_V_8_reg_4486 <= theta_V_8_fu_1417_p2;
        theta_V_9_reg_4560 <= theta_V_9_fu_1714_p2;
        tmp_12_reg_4222 <= theta_V_2_fu_369_p2[32'd15];
        tmp_12_reg_4222_pp0_iter3_reg <= tmp_12_reg_4222;
        tmp_12_reg_4222_pp0_iter4_reg <= tmp_12_reg_4222_pp0_iter3_reg;
        tmp_12_reg_4222_pp0_iter5_reg <= tmp_12_reg_4222_pp0_iter4_reg;
        tmp_12_reg_4222_pp0_iter6_reg <= tmp_12_reg_4222_pp0_iter5_reg;
        tmp_13_reg_4335_pp0_iter7_reg <= tmp_13_reg_4335;
        tmp_13_reg_4335_pp0_iter8_reg <= tmp_13_reg_4335_pp0_iter7_reg;
        tmp_14_reg_4356_pp0_iter7_reg <= tmp_14_reg_4356;
        tmp_15_reg_4228 <= theta_V_2_fu_369_p2[32'd15];
        tmp_16_reg_4238 <= theta_V_3_fu_403_p2[32'd15];
        tmp_16_reg_4238_pp0_iter4_reg <= tmp_16_reg_4238;
        tmp_16_reg_4238_pp0_iter5_reg <= tmp_16_reg_4238_pp0_iter4_reg;
        tmp_16_reg_4238_pp0_iter6_reg <= tmp_16_reg_4238_pp0_iter5_reg;
        tmp_19_reg_4244 <= theta_V_3_fu_403_p2[32'd15];
        tmp_20_reg_4254 <= theta_V_4_fu_437_p2[32'd15];
        tmp_20_reg_4254_pp0_iter5_reg <= tmp_20_reg_4254;
        tmp_20_reg_4254_pp0_iter6_reg <= tmp_20_reg_4254_pp0_iter5_reg;
        tmp_20_reg_4254_pp0_iter7_reg <= tmp_20_reg_4254_pp0_iter6_reg;
        tmp_23_reg_4260 <= theta_V_4_fu_437_p2[32'd15];
        tmp_24_reg_4290 <= theta_V_5_fu_483_p2[32'd15];
        tmp_24_reg_4290_pp0_iter6_reg <= tmp_24_reg_4290;
        tmp_24_reg_4290_pp0_iter7_reg <= tmp_24_reg_4290_pp0_iter6_reg;
        tmp_27_reg_4296 <= theta_V_5_fu_483_p2[32'd15];
        tmp_28_reg_4367 <= theta_V_6_fu_877_p2[32'd15];
        tmp_28_reg_4367_pp0_iter7_reg <= tmp_28_reg_4367;
        tmp_28_reg_4367_pp0_iter8_reg <= tmp_28_reg_4367_pp0_iter7_reg;
        tmp_29_reg_4522_pp0_iter10_reg <= tmp_29_reg_4522;
        tmp_29_reg_4522_pp0_iter11_reg <= tmp_29_reg_4522_pp0_iter10_reg;
        tmp_29_reg_4522_pp0_iter12_reg <= tmp_29_reg_4522_pp0_iter11_reg;
        tmp_2_reg_4167_pp0_iter2_reg <= tmp_2_reg_4167_pp0_iter1_reg;
        tmp_2_reg_4167_pp0_iter3_reg <= tmp_2_reg_4167_pp0_iter2_reg;
        tmp_2_reg_4167_pp0_iter4_reg <= tmp_2_reg_4167_pp0_iter3_reg;
        tmp_2_reg_4167_pp0_iter5_reg <= tmp_2_reg_4167_pp0_iter4_reg;
        tmp_31_reg_4373 <= theta_V_6_fu_877_p2[32'd15];
        tmp_32_reg_4426 <= theta_V_7_fu_1080_p2[32'd15];
        tmp_32_reg_4426_pp0_iter8_reg <= tmp_32_reg_4426;
        tmp_35_reg_4432 <= theta_V_7_fu_1080_p2[32'd15];
        tmp_36_reg_4491 <= theta_V_8_fu_1417_p2[32'd15];
        tmp_36_reg_4491_pp0_iter9_reg <= tmp_36_reg_4491;
        tmp_38_reg_4604_pp0_iter11_reg <= tmp_38_reg_4604;
        tmp_39_reg_4497 <= theta_V_8_fu_1417_p2[32'd15];
        tmp_40_reg_4565 <= theta_V_9_fu_1714_p2[32'd15];
        tmp_43_reg_4571 <= theta_V_9_fu_1714_p2[32'd15];
        tmp_44_reg_4637 <= theta_V_10_fu_2073_p2[32'd15];
        tmp_4_reg_4178_pp0_iter2_reg <= tmp_4_reg_4178_pp0_iter1_reg;
        tmp_4_reg_4178_pp0_iter3_reg <= tmp_4_reg_4178_pp0_iter2_reg;
        tmp_4_reg_4178_pp0_iter4_reg <= tmp_4_reg_4178_pp0_iter3_reg;
        tmp_4_reg_4178_pp0_iter5_reg <= tmp_4_reg_4178_pp0_iter4_reg;
        tmp_50_reg_4643 <= theta_V_10_fu_2073_p2[32'd15];
        tmp_53_reg_4706 <= theta_V_12_fu_2522_p2[32'd15];
        tmp_53_reg_4706_pp0_iter13_reg <= tmp_53_reg_4706;
        tmp_53_reg_4706_pp0_iter14_reg <= tmp_53_reg_4706_pp0_iter13_reg;
        tmp_53_reg_4706_pp0_iter15_reg <= tmp_53_reg_4706_pp0_iter14_reg;
        tmp_53_reg_4706_pp0_iter16_reg <= tmp_53_reg_4706_pp0_iter15_reg;
        tmp_53_reg_4706_pp0_iter17_reg <= tmp_53_reg_4706_pp0_iter16_reg;
        tmp_53_reg_4706_pp0_iter18_reg <= tmp_53_reg_4706_pp0_iter17_reg;
        tmp_53_reg_4706_pp0_iter19_reg <= tmp_53_reg_4706_pp0_iter18_reg;
        tmp_53_reg_4706_pp0_iter20_reg <= tmp_53_reg_4706_pp0_iter19_reg;
        tmp_53_reg_4706_pp0_iter21_reg <= tmp_53_reg_4706_pp0_iter20_reg;
        tmp_53_reg_4706_pp0_iter22_reg <= tmp_53_reg_4706_pp0_iter21_reg;
        tmp_5_reg_4184_pp0_iter2_reg <= tmp_5_reg_4184_pp0_iter1_reg;
        tmp_5_reg_4184_pp0_iter3_reg <= tmp_5_reg_4184_pp0_iter2_reg;
        tmp_5_reg_4184_pp0_iter4_reg <= tmp_5_reg_4184_pp0_iter3_reg;
        tmp_5_reg_4184_pp0_iter5_reg <= tmp_5_reg_4184_pp0_iter4_reg;
        tmp_6_reg_4190_pp0_iter2_reg <= tmp_6_reg_4190_pp0_iter1_reg;
        tmp_6_reg_4190_pp0_iter3_reg <= tmp_6_reg_4190_pp0_iter2_reg;
        tmp_6_reg_4190_pp0_iter4_reg <= tmp_6_reg_4190_pp0_iter3_reg;
        tmp_6_reg_4190_pp0_iter5_reg <= tmp_6_reg_4190_pp0_iter4_reg;
        tmp_6_reg_4190_pp0_iter6_reg <= tmp_6_reg_4190_pp0_iter5_reg;
        tmp_6_reg_4190_pp0_iter7_reg <= tmp_6_reg_4190_pp0_iter6_reg;
        tmp_6_reg_4190_pp0_iter8_reg <= tmp_6_reg_4190_pp0_iter7_reg;
        tmp_7_reg_4301_pp0_iter7_reg <= tmp_7_reg_4301;
        tmp_7_reg_4301_pp0_iter8_reg <= tmp_7_reg_4301_pp0_iter7_reg;
        tmp_9_reg_4206_pp0_iter2_reg <= tmp_9_reg_4206;
        tmp_9_reg_4206_pp0_iter3_reg <= tmp_9_reg_4206_pp0_iter2_reg;
        tmp_9_reg_4206_pp0_iter4_reg <= tmp_9_reg_4206_pp0_iter3_reg;
        tmp_9_reg_4206_pp0_iter5_reg <= tmp_9_reg_4206_pp0_iter4_reg;
        x_read_reg_4152_pp0_iter2_reg <= x_read_reg_4152_pp0_iter1_reg;
        x_read_reg_4152_pp0_iter3_reg <= x_read_reg_4152_pp0_iter2_reg;
        x_read_reg_4152_pp0_iter4_reg <= x_read_reg_4152_pp0_iter3_reg;
        y_compare_V_35_reg_4328_pp0_iter7_reg <= y_compare_V_35_reg_4328;
        y_compare_V_40_reg_4581_pp0_iter11_reg <= y_compare_V_40_reg_4581;
        y_read_reg_4145_pp0_iter2_reg <= y_read_reg_4145_pp0_iter1_reg;
        y_read_reg_4145_pp0_iter3_reg <= y_read_reg_4145_pp0_iter2_reg;
        y_read_reg_4145_pp0_iter4_reg <= y_read_reg_4145_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1697_28_reg_4648[8 : 1] <= add_ln1697_28_fu_2115_p2[8 : 1];
        current_cos_V_51_reg_4588 <= current_cos_V_51_fu_1925_p3;
        r_V_129_reg_4594 <= {{current_cos_V_51_fu_1925_p3[15:9]}};
        r_V_130_reg_4599 <= {{y_compare_V_40_fu_1901_p3[15:9]}};
        tmp_38_reg_4604 <= y_compare_V_40_fu_1901_p3[32'd15];
        y_compare_V_40_reg_4581 <= y_compare_V_40_fu_1901_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1697_31_reg_4766[6 : 1] <= add_ln1697_31_fu_2644_p2[6 : 1];
        select_ln1697_63_reg_4771[2 : 1] <= select_ln1697_63_fu_2650_p3[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1697_32_reg_4800[9 : 1] <= add_ln1697_32_fu_2789_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_102_reg_4898 <= current_cos_V_102_fu_3336_p2;
        current_sin_V_105_reg_4903 <= current_sin_V_105_fu_3342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_103_reg_4908 <= current_cos_V_103_fu_3348_p2;
        current_sin_V_106_reg_4913 <= current_sin_V_106_fu_3354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_117_reg_4964 <= current_cos_V_117_fu_3668_p2;
        current_sin_V_120_reg_4969 <= current_sin_V_120_fu_3674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter20_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_118_reg_4974 <= current_cos_V_118_fu_3680_p2;
        current_sin_V_121_reg_4979 <= current_sin_V_121_fu_3686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_15_reg_4340 <= current_cos_V_15_fu_829_p3;
        r_V_105_reg_4346 <= {{current_cos_V_15_fu_829_p3[15:3]}};
        r_V_106_reg_4351 <= {{y_compare_V_35_fu_813_p3[15:3]}};
        tmp_13_reg_4335 <= y_compare_V_34_fu_679_p3[32'd15];
        tmp_14_reg_4356 <= y_compare_V_35_fu_813_p3[32'd15];
        tmp_7_reg_4301 <= current_sin_V_131_fu_543_p3[32'd15];
        y_compare_V_35_reg_4328 <= y_compare_V_35_fu_813_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_21_reg_4388 <= current_cos_V_21_fu_993_p3;
        r_V_109_reg_4394 <= {{current_cos_V_21_fu_993_p3[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_57_reg_4663 <= current_cos_V_57_fu_2147_p3;
        r_V_133_reg_4669 <= {{current_cos_V_57_fu_2147_p3[15:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_87_reg_4832 <= current_cos_V_87_fu_3004_p2;
        current_sin_V_90_reg_4837 <= current_sin_V_90_fu_3010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_53_reg_4706_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_cos_V_88_reg_4842 <= current_cos_V_88_fu_3016_p2;
        current_sin_V_91_reg_4847 <= current_sin_V_91_fu_3022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_reg_4356 == 1'd0) & (state_read_reg_4159_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_sin_V_136_reg_4378 <= current_sin_V_136_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_reg_4356 == 1'd1) & (state_read_reg_4159_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_sin_V_137_reg_4383 <= current_sin_V_137_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_reg_4604 == 1'd0) & (state_read_reg_4159_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_sin_V_148_reg_4653 <= current_sin_V_148_fu_2132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_38_reg_4604 == 1'd1) & (state_read_reg_4159_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_sin_V_149_reg_4658 <= current_sin_V_149_fu_2142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_t_V_3_reg_4827[14 : 1] <= current_t_V_3_fu_2919_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter22_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_90_reg_5023 <= {{y_s_V_1_fu_3918_p2[15:5]}};
        r_V_reg_5013 <= {{x_s_V_1_fu_3868_p2[15:5]}};
        x_s_V_1_reg_5008 <= x_s_V_1_fu_3868_p2;
        y_s_V_1_reg_5018 <= y_s_V_1_fu_3918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1534_32_reg_4996 <= select_ln1534_32_fu_3780_p3;
        select_ln1534_33_reg_5002 <= select_ln1534_33_fu_3796_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_read_reg_4159 <= state;
        state_read_reg_4159_pp0_iter1_reg <= state_read_reg_4159;
        theta_V_1_reg_4201 <= theta_V_1_fu_335_p2;
        theta_V_reg_4173 <= theta_V_fu_285_p2;
        tmp_11_reg_4212 <= theta_V_1_fu_335_p2[32'd15];
        tmp_2_reg_4167 <= theta[32'd15];
        tmp_2_reg_4167_pp0_iter1_reg <= tmp_2_reg_4167;
        tmp_4_reg_4178 <= theta_V_fu_285_p2[32'd15];
        tmp_4_reg_4178_pp0_iter1_reg <= tmp_4_reg_4178;
        tmp_5_reg_4184 <= y[32'd15];
        tmp_5_reg_4184_pp0_iter1_reg <= tmp_5_reg_4184;
        tmp_6_reg_4190 <= y[32'd15];
        tmp_6_reg_4190_pp0_iter1_reg <= tmp_6_reg_4190;
        tmp_8_reg_4196 <= theta_V_fu_285_p2[32'd15];
        tmp_9_reg_4206 <= theta_V_1_fu_335_p2[32'd15];
        x_read_reg_4152 <= x;
        x_read_reg_4152_pp0_iter1_reg <= x_read_reg_4152;
        y_read_reg_4145 <= y;
        y_read_reg_4145_pp0_iter1_reg <= y_read_reg_4145;
    end
end

always @ (posedge ap_clk) begin
    if (((state_read_reg_4159_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_s_V_4_reg_5028 <= x_s_V_4_fu_3978_p2;
        y_s_V_4_reg_5034 <= y_s_V_4_fu_4028_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to24 = 1'b1;
    end else begin
        ap_idle_pp0_0to24 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to24 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_ap_vld = 1'b1;
    end else begin
        c_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_ap_vld = 1'b1;
    end else begin
        s_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_ap_vld = 1'b1;
    end else begin
        t_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1697_10_fu_872_p2 = ($signed(theta_V_5_reg_4285) + $signed(16'd65409));

assign add_ln1697_12_fu_1075_p2 = ($signed(theta_V_6_reg_4362) + $signed(16'd65473));

assign add_ln1697_14_fu_1412_p2 = ($signed(theta_V_7_reg_4421) + $signed(16'd65505));

assign add_ln1697_16_fu_1709_p2 = ($signed(theta_V_8_reg_4486) + $signed(16'd65521));

assign add_ln1697_18_fu_2068_p2 = ($signed(theta_V_9_reg_4560) + $signed(16'd65529));

assign add_ln1697_20_fu_2211_p2 = ($signed(theta_V_10_reg_4622) + $signed(16'd65533));

assign add_ln1697_22_fu_2517_p2 = ($signed(theta_V_11_reg_4674) + $signed(16'd65535));

assign add_ln1697_24_fu_1736_p2 = (select_ln1697_8_fu_1476_p3 + current_t_V_2_fu_1469_p3);

assign add_ln1697_25_fu_1439_p2 = (select_ln1697_20_fu_1191_p3 + select_ln1697_26_fu_1321_p3);

assign add_ln1697_26_fu_1449_p2 = ($signed(sext_ln1697_fu_1445_p1) + $signed(select_ln1697_14_fu_1114_p3));

assign add_ln1697_27_fu_1745_p2 = ($signed(sext_ln1697_1_fu_1742_p1) + $signed(add_ln1697_24_fu_1736_p2));

assign add_ln1697_28_fu_2115_p2 = (select_ln1697_38_fu_1819_p3 + select_ln1697_44_fu_1917_p3);

assign add_ln1697_29_fu_2780_p2 = ($signed(sext_ln1697_2_fu_2777_p1) + $signed(select_ln1697_32_fu_2658_p3));

assign add_ln1697_2_fu_364_p2 = ($signed(theta_V_1_reg_4201) + $signed(16'd63530));

assign add_ln1697_30_fu_2634_p2 = (select_ln25_fu_2417_p3 + select_ln25_1_fu_2485_p3);

assign add_ln1697_31_fu_2644_p2 = ($signed(sext_ln1697_3_fu_2640_p1) + $signed(select_ln1697_50_fu_2346_p3));

assign add_ln1697_32_fu_2789_p2 = ($signed(sext_ln1697_4_fu_2786_p1) + $signed(add_ln1697_29_fu_2780_p2));

assign add_ln1697_33_fu_2914_p2 = ($signed(sext_ln1697_5_fu_2911_p1) + $signed(add_ln1697_27_reg_4576_pp0_iter13_reg));

assign add_ln1697_4_fu_398_p2 = ($signed(theta_V_2_reg_4217) + $signed(16'd64518));

assign add_ln1697_6_fu_432_p2 = ($signed(theta_V_3_reg_4233) + $signed(16'd65025));

assign add_ln1697_8_fu_478_p2 = ($signed(theta_V_4_reg_4249) + $signed(16'd65281));

assign add_ln1697_fu_330_p2 = ($signed(theta_V_reg_4173) + $signed(16'd61738));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c = ((state_read_reg_4159_pp0_iter24_reg[0:0] == 1'b1) ? x_s_V_6_fu_4070_p2 : 16'd0);

assign current_cos_V_100_fu_3280_p2 = (current_cos_V_98_reg_4882 + select_ln1534_17_fu_3263_p3);

assign current_cos_V_101_fu_3297_p3 = ((tmp_53_reg_4706_pp0_iter17_reg[0:0] == 1'b1) ? current_cos_V_100_fu_3280_p2 : current_cos_V_99_fu_3270_p2);

assign current_cos_V_102_fu_3336_p2 = (current_cos_V_101_fu_3297_p3 - select_ln1534_19_fu_3328_p3);

assign current_cos_V_103_fu_3348_p2 = (current_cos_V_101_fu_3297_p3 + select_ln1534_19_fu_3328_p3);

assign current_cos_V_104_fu_3365_p3 = ((tmp_53_reg_4706_pp0_iter18_reg[0:0] == 1'b1) ? current_cos_V_103_reg_4908 : current_cos_V_102_reg_4898);

assign current_cos_V_105_fu_3402_p2 = (current_cos_V_104_fu_3365_p3 - select_ln1534_21_fu_3394_p3);

assign current_cos_V_106_fu_3414_p2 = (current_cos_V_104_fu_3365_p3 + select_ln1534_21_fu_3394_p3);

assign current_cos_V_107_fu_3433_p3 = ((tmp_53_reg_4706_pp0_iter18_reg[0:0] == 1'b1) ? current_cos_V_106_fu_3414_p2 : current_cos_V_105_fu_3402_p2);

assign current_cos_V_108_fu_3472_p2 = (current_cos_V_107_reg_4924 - select_ln1534_23_reg_4936);

assign current_cos_V_109_fu_3480_p2 = (current_cos_V_107_reg_4924 + select_ln1534_23_reg_4936);

assign current_cos_V_10_fu_731_p2 = ($signed(current_cos_V_8_fu_644_p3) - $signed(sext_ln1534_5_fu_675_p1));

assign current_cos_V_110_fu_3495_p3 = ((tmp_53_reg_4706_pp0_iter19_reg[0:0] == 1'b1) ? current_cos_V_109_fu_3480_p2 : current_cos_V_108_fu_3472_p2);

assign current_cos_V_111_fu_3534_p2 = (current_cos_V_110_fu_3495_p3 - select_ln1534_25_fu_3526_p3);

assign current_cos_V_112_fu_3546_p2 = (current_cos_V_110_fu_3495_p3 + select_ln1534_25_fu_3526_p3);

assign current_cos_V_113_fu_3565_p3 = ((tmp_53_reg_4706_pp0_iter19_reg[0:0] == 1'b1) ? current_cos_V_112_fu_3546_p2 : current_cos_V_111_fu_3534_p2);

assign current_cos_V_114_fu_3602_p2 = (current_cos_V_113_reg_4948 - select_ln1534_27_fu_3595_p3);

assign current_cos_V_115_fu_3612_p2 = (current_cos_V_113_reg_4948 + select_ln1534_27_fu_3595_p3);

assign current_cos_V_116_fu_3629_p3 = ((tmp_53_reg_4706_pp0_iter20_reg[0:0] == 1'b1) ? current_cos_V_115_fu_3612_p2 : current_cos_V_114_fu_3602_p2);

assign current_cos_V_117_fu_3668_p2 = (current_cos_V_116_fu_3629_p3 - select_ln1534_29_fu_3660_p3);

assign current_cos_V_118_fu_3680_p2 = (current_cos_V_116_fu_3629_p3 + select_ln1534_29_fu_3660_p3);

assign current_cos_V_119_fu_3697_p3 = ((tmp_53_reg_4706_pp0_iter21_reg[0:0] == 1'b1) ? current_cos_V_118_reg_4974 : current_cos_V_117_reg_4964);

assign current_cos_V_11_fu_743_p2 = ($signed(current_cos_V_8_fu_644_p3) + $signed(sext_ln1534_5_fu_675_p1));

assign current_cos_V_120_fu_3734_p2 = (current_cos_V_119_fu_3697_p3 - select_ln1534_31_fu_3726_p3);

assign current_cos_V_121_fu_3746_p2 = (current_cos_V_119_fu_3697_p3 + select_ln1534_31_fu_3726_p3);

assign current_cos_V_122_fu_3765_p3 = ((tmp_53_reg_4706_pp0_iter21_reg[0:0] == 1'b1) ? current_cos_V_121_fu_3746_p2 : current_cos_V_120_fu_3734_p2);

assign current_cos_V_123_fu_3804_p2 = (current_cos_V_122_reg_4990 - select_ln1534_33_reg_5002);

assign current_cos_V_124_fu_3812_p2 = (current_cos_V_122_reg_4990 + select_ln1534_33_reg_5002);

assign current_cos_V_125_fu_3827_p3 = ((tmp_53_reg_4706_pp0_iter22_reg[0:0] == 1'b1) ? current_cos_V_124_fu_3812_p2 : current_cos_V_123_fu_3804_p2);

assign current_cos_V_12_fu_755_p2 = ($signed(current_cos_V_9_fu_687_p3) + $signed(sext_ln1534_7_fu_719_p1));

assign current_cos_V_13_fu_767_p2 = ($signed(current_cos_V_9_fu_687_p3) - $signed(sext_ln1534_7_fu_719_p1));

assign current_cos_V_14_fu_786_p3 = ((tmp_9_reg_4206_pp0_iter5_reg[0:0] == 1'b1) ? current_cos_V_11_fu_743_p2 : current_cos_V_10_fu_731_p2);

assign current_cos_V_15_fu_829_p3 = ((tmp_10_fu_723_p3[0:0] == 1'b1) ? current_cos_V_13_fu_767_p2 : current_cos_V_12_fu_755_p2);

assign current_cos_V_16_fu_911_p2 = ($signed(current_cos_V_14_reg_4312) - $signed(sext_ln1534_9_fu_902_p1));

assign current_cos_V_17_fu_921_p2 = ($signed(current_cos_V_14_reg_4312) + $signed(sext_ln1534_9_fu_902_p1));

assign current_cos_V_18_fu_931_p2 = ($signed(current_cos_V_15_reg_4340) + $signed(sext_ln1534_11_fu_908_p1));

assign current_cos_V_19_fu_941_p2 = ($signed(current_cos_V_15_reg_4340) - $signed(sext_ln1534_11_fu_908_p1));

assign current_cos_V_20_fu_958_p3 = ((tmp_12_reg_4222_pp0_iter6_reg[0:0] == 1'b1) ? current_cos_V_17_fu_921_p2 : current_cos_V_16_fu_911_p2);

assign current_cos_V_21_fu_993_p3 = ((tmp_14_reg_4356[0:0] == 1'b1) ? current_cos_V_19_fu_941_p2 : current_cos_V_18_fu_931_p2);

assign current_cos_V_22_fu_1010_p2 = ($signed(current_cos_V_20_fu_958_p3) - $signed(sext_ln1534_13_fu_989_p1));

assign current_cos_V_23_fu_1022_p2 = ($signed(current_cos_V_20_fu_958_p3) + $signed(sext_ln1534_13_fu_989_p1));

assign current_cos_V_24_fu_1147_p2 = ($signed(current_cos_V_21_reg_4388) + $signed(sext_ln1534_15_fu_1135_p1));

assign current_cos_V_25_fu_1158_p2 = ($signed(current_cos_V_21_reg_4388) - $signed(sext_ln1534_15_fu_1135_p1));

assign current_cos_V_26_fu_1041_p3 = ((tmp_16_reg_4238_pp0_iter6_reg[0:0] == 1'b1) ? current_cos_V_23_fu_1022_p2 : current_cos_V_22_fu_1010_p2);

assign current_cos_V_27_fu_1199_p3 = ((tmp_18_fu_1139_p3[0:0] == 1'b1) ? current_cos_V_25_fu_1158_p2 : current_cos_V_24_fu_1147_p2);

assign current_cos_V_28_fu_1239_p2 = ($signed(current_cos_V_26_reg_4405) - $signed(sext_ln1534_17_fu_1172_p1));

assign current_cos_V_29_fu_1249_p2 = ($signed(current_cos_V_26_reg_4405) + $signed(sext_ln1534_17_fu_1172_p1));

assign current_cos_V_2_fu_510_p3 = ((tmp_2_reg_4167_pp0_iter5_reg[0:0] == 1'b1) ? current_sin_V_129_reg_4265 : current_cos_V_reg_4273);

assign current_cos_V_30_fu_1259_p2 = ($signed(current_cos_V_27_fu_1199_p3) + $signed(sext_ln1534_19_fu_1227_p1));

assign current_cos_V_31_fu_1265_p2 = ($signed(current_cos_V_27_fu_1199_p3) - $signed(sext_ln1534_19_fu_1227_p1));

assign current_cos_V_32_fu_1278_p3 = ((tmp_20_reg_4254_pp0_iter7_reg[0:0] == 1'b1) ? current_cos_V_29_fu_1249_p2 : current_cos_V_28_fu_1239_p2);

assign current_cos_V_33_fu_1329_p3 = ((tmp_22_fu_1231_p3[0:0] == 1'b1) ? current_cos_V_31_fu_1265_p2 : current_cos_V_30_fu_1259_p2);

assign current_cos_V_34_fu_1347_p2 = ($signed(current_cos_V_32_fu_1278_p3) - $signed(sext_ln1534_21_fu_1309_p1));

assign current_cos_V_35_fu_1359_p2 = ($signed(current_cos_V_32_fu_1278_p3) + $signed(sext_ln1534_21_fu_1309_p1));

assign current_cos_V_36_fu_1528_p2 = ($signed(current_cos_V_33_reg_4453) + $signed(sext_ln1534_23_fu_1516_p1));

assign current_cos_V_37_fu_1539_p2 = ($signed(current_cos_V_33_reg_4453) - $signed(sext_ln1534_23_fu_1516_p1));

assign current_cos_V_38_fu_1378_p3 = ((tmp_24_reg_4290_pp0_iter7_reg[0:0] == 1'b1) ? current_cos_V_35_fu_1359_p2 : current_cos_V_34_fu_1347_p2);

assign current_cos_V_39_fu_1564_p3 = ((tmp_26_fu_1520_p3[0:0] == 1'b1) ? current_cos_V_37_fu_1539_p2 : current_cos_V_36_fu_1528_p2);

assign current_cos_V_3_fu_548_p3 = ((tmp_5_reg_4184_pp0_iter5_reg[0:0] == 1'b1) ? current_cos_V_reg_4273 : current_sin_V_129_reg_4265);

assign current_cos_V_40_fu_1582_p2 = ($signed(current_cos_V_38_reg_4470) - $signed(sext_ln1534_25_fu_1553_p1));

assign current_cos_V_41_fu_1592_p2 = ($signed(current_cos_V_38_reg_4470) + $signed(sext_ln1534_25_fu_1553_p1));

assign current_cos_V_42_fu_1781_p2 = ($signed(current_cos_V_39_reg_4527) + $signed(sext_ln1534_27_fu_1769_p1));

assign current_cos_V_43_fu_1792_p2 = ($signed(current_cos_V_39_reg_4527) - $signed(sext_ln1534_27_fu_1769_p1));

assign current_cos_V_44_fu_1609_p3 = ((tmp_28_reg_4367_pp0_iter8_reg[0:0] == 1'b1) ? current_cos_V_41_fu_1592_p2 : current_cos_V_40_fu_1582_p2);

assign current_cos_V_45_fu_1827_p3 = ((tmp_30_fu_1773_p3[0:0] == 1'b1) ? current_cos_V_43_fu_1792_p2 : current_cos_V_42_fu_1781_p2);

assign current_cos_V_46_fu_1644_p2 = ($signed(current_cos_V_44_fu_1609_p3) - $signed(sext_ln1534_29_fu_1640_p1));

assign current_cos_V_47_fu_1656_p2 = ($signed(current_cos_V_44_fu_1609_p3) + $signed(sext_ln1534_29_fu_1640_p1));

assign current_cos_V_48_fu_1871_p2 = ($signed(current_cos_V_45_fu_1827_p3) + $signed(sext_ln1534_31_fu_1859_p1));

assign current_cos_V_49_fu_1883_p2 = ($signed(current_cos_V_45_fu_1827_p3) - $signed(sext_ln1534_31_fu_1859_p1));

assign current_cos_V_4_fu_589_p2 = ($signed(current_cos_V_2_fu_510_p3) - $signed(sext_ln1534_1_fu_539_p1));

assign current_cos_V_50_fu_1675_p3 = ((tmp_32_reg_4426_pp0_iter8_reg[0:0] == 1'b1) ? current_cos_V_47_fu_1656_p2 : current_cos_V_46_fu_1644_p2);

assign current_cos_V_51_fu_1925_p3 = ((tmp_34_fu_1863_p3[0:0] == 1'b1) ? current_cos_V_49_fu_1883_p2 : current_cos_V_48_fu_1871_p2);

assign current_cos_V_52_fu_1961_p2 = ($signed(current_cos_V_50_reg_4544) - $signed(sext_ln1534_33_fu_1898_p1));

assign current_cos_V_53_fu_1971_p2 = ($signed(current_cos_V_50_reg_4544) + $signed(sext_ln1534_33_fu_1898_p1));

assign current_cos_V_54_fu_2127_p2 = ($signed(current_cos_V_51_reg_4588) + $signed(sext_ln1534_35_fu_2124_p1));

assign current_cos_V_55_fu_2137_p2 = ($signed(current_cos_V_51_reg_4588) - $signed(sext_ln1534_35_fu_2124_p1));

assign current_cos_V_56_fu_1988_p3 = ((tmp_36_reg_4491_pp0_iter9_reg[0:0] == 1'b1) ? current_cos_V_53_fu_1971_p2 : current_cos_V_52_fu_1961_p2);

assign current_cos_V_57_fu_2147_p3 = ((tmp_38_reg_4604[0:0] == 1'b1) ? current_cos_V_55_fu_2137_p2 : current_cos_V_54_fu_2127_p2);

assign current_cos_V_58_fu_2023_p2 = ($signed(current_cos_V_56_fu_1988_p3) - $signed(sext_ln1534_37_fu_2019_p1));

assign current_cos_V_59_fu_2035_p2 = ($signed(current_cos_V_56_fu_1988_p3) + $signed(sext_ln1534_37_fu_2019_p1));

assign current_cos_V_5_fu_601_p2 = ($signed(current_cos_V_2_fu_510_p3) + $signed(sext_ln1534_1_fu_539_p1));

assign current_cos_V_60_fu_2379_p2 = ($signed(current_cos_V_57_reg_4663) + $signed(sext_ln1534_39_fu_2367_p1));

assign current_cos_V_61_fu_2390_p2 = ($signed(current_cos_V_57_reg_4663) - $signed(sext_ln1534_39_fu_2367_p1));

assign current_cos_V_62_fu_2054_p3 = ((tmp_40_reg_4565[0:0] == 1'b1) ? current_cos_V_59_fu_2035_p2 : current_cos_V_58_fu_2023_p2);

assign current_cos_V_63_fu_2170_p2 = ($signed(current_cos_V_62_reg_4616) - $signed(sext_ln1534_41_fu_2167_p1));

assign current_cos_V_64_fu_2180_p2 = ($signed(current_cos_V_62_reg_4616) + $signed(sext_ln1534_41_fu_2167_p1));

assign current_cos_V_65_fu_2197_p3 = ((tmp_44_reg_4637[0:0] == 1'b1) ? current_cos_V_64_fu_2180_p2 : current_cos_V_63_fu_2170_p2);

assign current_cos_V_66_fu_2258_p2 = ($signed(current_cos_V_65_fu_2197_p3) - $signed(sext_ln1534_44_fu_2246_p1));

assign current_cos_V_67_fu_2270_p2 = ($signed(current_cos_V_65_fu_2197_p3) + $signed(sext_ln1534_44_fu_2246_p1));

assign current_cos_V_68_fu_2290_p3 = ((tmp_51_fu_2250_p3[0:0] == 1'b1) ? current_cos_V_67_fu_2270_p2 : current_cos_V_66_fu_2258_p2);

assign current_cos_V_69_fu_2541_p2 = ($signed(current_cos_V_68_reg_4685) - $signed(sext_ln1534_46_fu_2530_p1));

assign current_cos_V_6_fu_613_p2 = ($signed(current_cos_V_3_fu_548_p3) + $signed(sext_ln1534_3_fu_577_p1));

assign current_cos_V_70_fu_2551_p2 = ($signed(current_cos_V_68_reg_4685) + $signed(sext_ln1534_46_fu_2530_p1));

assign current_cos_V_71_fu_2569_p3 = ((tmp_53_fu_2533_p3[0:0] == 1'b1) ? current_cos_V_70_fu_2551_p2 : current_cos_V_69_fu_2541_p2);

assign current_cos_V_72_fu_2605_p2 = ($signed(current_cos_V_71_fu_2569_p3) - $signed(sext_ln1534_48_fu_2601_p1));

assign current_cos_V_73_fu_2617_p2 = ($signed(current_cos_V_71_fu_2569_p3) + $signed(sext_ln1534_48_fu_2601_p1));

assign current_cos_V_74_fu_2670_p3 = ((tmp_53_reg_4706[0:0] == 1'b1) ? current_cos_V_73_reg_4756 : current_cos_V_72_reg_4746);

assign current_cos_V_75_fu_2707_p2 = (current_cos_V_74_fu_2670_p3 - select_ln1534_1_fu_2699_p3);

assign current_cos_V_76_fu_2719_p2 = (current_cos_V_74_fu_2670_p3 + select_ln1534_1_fu_2699_p3);

assign current_cos_V_77_fu_2738_p3 = ((tmp_53_reg_4706[0:0] == 1'b1) ? current_cos_V_76_fu_2719_p2 : current_cos_V_75_fu_2707_p2);

assign current_cos_V_78_fu_2795_p2 = (current_cos_V_77_reg_4782 - select_ln1534_3_reg_4794);

assign current_cos_V_79_fu_2803_p2 = (current_cos_V_77_reg_4782 + select_ln1534_3_reg_4794);

assign current_cos_V_7_fu_625_p2 = ($signed(current_cos_V_3_fu_548_p3) - $signed(sext_ln1534_3_fu_577_p1));

assign current_cos_V_80_fu_2818_p3 = ((tmp_53_reg_4706_pp0_iter13_reg[0:0] == 1'b1) ? current_cos_V_79_fu_2803_p2 : current_cos_V_78_fu_2795_p2);

assign current_cos_V_81_fu_2857_p2 = (current_cos_V_80_fu_2818_p3 - select_ln1534_5_fu_2849_p3);

assign current_cos_V_82_fu_2869_p2 = (current_cos_V_80_fu_2818_p3 + select_ln1534_5_fu_2849_p3);

assign current_cos_V_83_fu_2888_p3 = ((tmp_53_reg_4706_pp0_iter13_reg[0:0] == 1'b1) ? current_cos_V_82_fu_2869_p2 : current_cos_V_81_fu_2857_p2);

assign current_cos_V_84_fu_2938_p2 = (current_cos_V_83_reg_4811 - select_ln1534_7_fu_2931_p3);

assign current_cos_V_85_fu_2948_p2 = (current_cos_V_83_reg_4811 + select_ln1534_7_fu_2931_p3);

assign current_cos_V_86_fu_2965_p3 = ((tmp_53_reg_4706_pp0_iter14_reg[0:0] == 1'b1) ? current_cos_V_85_fu_2948_p2 : current_cos_V_84_fu_2938_p2);

assign current_cos_V_87_fu_3004_p2 = (current_cos_V_86_fu_2965_p3 - select_ln1534_9_fu_2996_p3);

assign current_cos_V_88_fu_3016_p2 = (current_cos_V_86_fu_2965_p3 + select_ln1534_9_fu_2996_p3);

assign current_cos_V_89_fu_3033_p3 = ((tmp_53_reg_4706_pp0_iter15_reg[0:0] == 1'b1) ? current_cos_V_88_reg_4842 : current_cos_V_87_reg_4832);

assign current_cos_V_8_fu_644_p3 = ((tmp_4_reg_4178_pp0_iter5_reg[0:0] == 1'b1) ? current_cos_V_5_fu_601_p2 : current_cos_V_4_fu_589_p2);

assign current_cos_V_90_fu_3070_p2 = (current_cos_V_89_fu_3033_p3 - select_ln1534_11_fu_3062_p3);

assign current_cos_V_91_fu_3082_p2 = (current_cos_V_89_fu_3033_p3 + select_ln1534_11_fu_3062_p3);

assign current_cos_V_92_fu_3101_p3 = ((tmp_53_reg_4706_pp0_iter15_reg[0:0] == 1'b1) ? current_cos_V_91_fu_3082_p2 : current_cos_V_90_fu_3070_p2);

assign current_cos_V_93_fu_3140_p2 = (current_cos_V_92_reg_4858 - select_ln1534_13_reg_4870);

assign current_cos_V_94_fu_3148_p2 = (current_cos_V_92_reg_4858 + select_ln1534_13_reg_4870);

assign current_cos_V_95_fu_3163_p3 = ((tmp_53_reg_4706_pp0_iter16_reg[0:0] == 1'b1) ? current_cos_V_94_fu_3148_p2 : current_cos_V_93_fu_3140_p2);

assign current_cos_V_96_fu_3202_p2 = (current_cos_V_95_fu_3163_p3 - select_ln1534_15_fu_3194_p3);

assign current_cos_V_97_fu_3214_p2 = (current_cos_V_95_fu_3163_p3 + select_ln1534_15_fu_3194_p3);

assign current_cos_V_98_fu_3233_p3 = ((tmp_53_reg_4706_pp0_iter16_reg[0:0] == 1'b1) ? current_cos_V_97_fu_3214_p2 : current_cos_V_96_fu_3202_p2);

assign current_cos_V_99_fu_3270_p2 = (current_cos_V_98_reg_4882 - select_ln1534_17_fu_3263_p3);

assign current_cos_V_9_fu_687_p3 = ((tmp_7_fu_581_p3[0:0] == 1'b1) ? current_cos_V_7_fu_625_p2 : current_cos_V_6_fu_613_p2);

assign current_cos_V_fu_463_p2 = (x_read_reg_4152_pp0_iter4_reg - y_read_reg_4145_pp0_iter4_reg);

assign current_sin_V_100_fu_3220_p2 = (current_sin_V_98_fu_3156_p3 - select_ln1534_14_fu_3178_p3);

assign current_sin_V_101_fu_3226_p3 = ((tmp_53_reg_4706_pp0_iter16_reg[0:0] == 1'b1) ? current_sin_V_100_fu_3220_p2 : current_sin_V_99_fu_3208_p2);

assign current_sin_V_102_fu_3275_p2 = (current_sin_V_101_reg_4876 + select_ln1534_16_fu_3256_p3);

assign current_sin_V_103_fu_3285_p2 = (current_sin_V_101_reg_4876 - select_ln1534_16_fu_3256_p3);

assign current_sin_V_104_fu_3290_p3 = ((tmp_53_reg_4706_pp0_iter17_reg[0:0] == 1'b1) ? current_sin_V_103_fu_3285_p2 : current_sin_V_102_fu_3275_p2);

assign current_sin_V_105_fu_3342_p2 = (current_sin_V_104_fu_3290_p3 + select_ln1534_18_fu_3312_p3);

assign current_sin_V_106_fu_3354_p2 = (current_sin_V_104_fu_3290_p3 - select_ln1534_18_fu_3312_p3);

assign current_sin_V_107_fu_3360_p3 = ((tmp_53_reg_4706_pp0_iter18_reg[0:0] == 1'b1) ? current_sin_V_106_reg_4913 : current_sin_V_105_reg_4903);

assign current_sin_V_108_fu_3408_p2 = (current_sin_V_107_fu_3360_p3 + select_ln1534_20_fu_3378_p3);

assign current_sin_V_109_fu_3420_p2 = (current_sin_V_107_fu_3360_p3 - select_ln1534_20_fu_3378_p3);

assign current_sin_V_10_fu_737_p2 = ($signed(current_sin_V_8_fu_637_p3) + $signed(sext_ln1534_4_fu_661_p1));

assign current_sin_V_110_fu_3426_p3 = ((tmp_53_reg_4706_pp0_iter18_reg[0:0] == 1'b1) ? current_sin_V_109_fu_3420_p2 : current_sin_V_108_fu_3408_p2);

assign current_sin_V_111_fu_3476_p2 = (current_sin_V_110_reg_4918 + select_ln1534_22_reg_4930);

assign current_sin_V_112_fu_3484_p2 = (current_sin_V_110_reg_4918 - select_ln1534_22_reg_4930);

assign current_sin_V_113_fu_3488_p3 = ((tmp_53_reg_4706_pp0_iter19_reg[0:0] == 1'b1) ? current_sin_V_112_fu_3484_p2 : current_sin_V_111_fu_3476_p2);

assign current_sin_V_114_fu_3540_p2 = (current_sin_V_113_fu_3488_p3 + select_ln1534_24_fu_3510_p3);

assign current_sin_V_115_fu_3552_p2 = (current_sin_V_113_fu_3488_p3 - select_ln1534_24_fu_3510_p3);

assign current_sin_V_116_fu_3558_p3 = ((tmp_53_reg_4706_pp0_iter19_reg[0:0] == 1'b1) ? current_sin_V_115_fu_3552_p2 : current_sin_V_114_fu_3540_p2);

assign current_sin_V_117_fu_3607_p2 = (current_sin_V_116_reg_4942 + select_ln1534_26_fu_3588_p3);

assign current_sin_V_118_fu_3617_p2 = (current_sin_V_116_reg_4942 - select_ln1534_26_fu_3588_p3);

assign current_sin_V_119_fu_3622_p3 = ((tmp_53_reg_4706_pp0_iter20_reg[0:0] == 1'b1) ? current_sin_V_118_fu_3617_p2 : current_sin_V_117_fu_3607_p2);

assign current_sin_V_11_fu_749_p2 = ($signed(current_sin_V_8_fu_637_p3) - $signed(sext_ln1534_4_fu_661_p1));

assign current_sin_V_120_fu_3674_p2 = (current_sin_V_119_fu_3622_p3 + select_ln1534_28_fu_3644_p3);

assign current_sin_V_121_fu_3686_p2 = (current_sin_V_119_fu_3622_p3 - select_ln1534_28_fu_3644_p3);

assign current_sin_V_122_fu_3692_p3 = ((tmp_53_reg_4706_pp0_iter21_reg[0:0] == 1'b1) ? current_sin_V_121_reg_4979 : current_sin_V_120_reg_4969);

assign current_sin_V_123_fu_3740_p2 = (current_sin_V_122_fu_3692_p3 + select_ln1534_30_fu_3710_p3);

assign current_sin_V_124_fu_3752_p2 = (current_sin_V_122_fu_3692_p3 - select_ln1534_30_fu_3710_p3);

assign current_sin_V_125_fu_3758_p3 = ((tmp_53_reg_4706_pp0_iter21_reg[0:0] == 1'b1) ? current_sin_V_124_fu_3752_p2 : current_sin_V_123_fu_3740_p2);

assign current_sin_V_126_fu_3808_p2 = (current_sin_V_125_reg_4984 + select_ln1534_32_reg_4996);

assign current_sin_V_127_fu_3816_p2 = (current_sin_V_125_reg_4984 - select_ln1534_32_reg_4996);

assign current_sin_V_128_fu_3820_p3 = ((tmp_53_reg_4706_pp0_iter22_reg[0:0] == 1'b1) ? current_sin_V_127_fu_3816_p2 : current_sin_V_126_fu_3808_p2);

assign current_sin_V_129_fu_459_p2 = (y_read_reg_4145_pp0_iter4_reg + x_read_reg_4152_pp0_iter4_reg);

assign current_sin_V_130_fu_467_p2 = (y_read_reg_4145_pp0_iter4_reg - x_read_reg_4152_pp0_iter4_reg);

assign current_sin_V_131_fu_543_p3 = ((tmp_5_reg_4184_pp0_iter5_reg[0:0] == 1'b1) ? current_sin_V_129_reg_4265 : current_sin_V_130_reg_4279);

assign current_sin_V_132_fu_619_p2 = ($signed(current_sin_V_131_fu_543_p3) - $signed(sext_ln1534_2_fu_563_p1));

assign current_sin_V_133_fu_631_p2 = ($signed(current_sin_V_131_fu_543_p3) + $signed(sext_ln1534_2_fu_563_p1));

assign current_sin_V_134_fu_761_p2 = ($signed(y_compare_V_34_fu_679_p3) - $signed(sext_ln1534_6_fu_705_p1));

assign current_sin_V_135_fu_773_p2 = ($signed(y_compare_V_34_fu_679_p3) + $signed(sext_ln1534_6_fu_705_p1));

assign current_sin_V_136_fu_936_p2 = ($signed(y_compare_V_35_reg_4328) - $signed(sext_ln1534_10_fu_905_p1));

assign current_sin_V_137_fu_946_p2 = ($signed(y_compare_V_35_reg_4328) + $signed(sext_ln1534_10_fu_905_p1));

assign current_sin_V_138_fu_1152_p2 = ($signed(y_compare_V_fu_1102_p3) - $signed(sext_ln1534_14_fu_1122_p1));

assign current_sin_V_139_fu_1163_p2 = ($signed(y_compare_V_fu_1102_p3) + $signed(sext_ln1534_14_fu_1122_p1));

assign current_sin_V_140_fu_1486_p2 = ($signed(y_compare_V_36_reg_4437) - $signed(sext_ln1534_18_fu_1483_p1));

assign current_sin_V_141_fu_1491_p2 = ($signed(y_compare_V_36_reg_4437) + $signed(sext_ln1534_18_fu_1483_p1));

assign current_sin_V_142_fu_1533_p2 = ($signed(y_compare_V_37_fu_1496_p3) - $signed(sext_ln1534_22_fu_1503_p1));

assign current_sin_V_143_fu_1544_p2 = ($signed(y_compare_V_37_fu_1496_p3) + $signed(sext_ln1534_22_fu_1503_p1));

assign current_sin_V_144_fu_1786_p2 = ($signed(y_compare_V_38_fu_1751_p3) - $signed(sext_ln1534_26_fu_1756_p1));

assign current_sin_V_145_fu_1797_p2 = ($signed(y_compare_V_38_fu_1751_p3) + $signed(sext_ln1534_26_fu_1756_p1));

assign current_sin_V_146_fu_1877_p2 = ($signed(y_compare_V_39_fu_1803_p3) - $signed(sext_ln1534_30_fu_1845_p1));

assign current_sin_V_147_fu_1889_p2 = ($signed(y_compare_V_39_fu_1803_p3) + $signed(sext_ln1534_30_fu_1845_p1));

assign current_sin_V_148_fu_2132_p2 = ($signed(y_compare_V_40_reg_4581) - $signed(sext_ln1534_34_fu_2121_p1));

assign current_sin_V_149_fu_2142_p2 = ($signed(y_compare_V_40_reg_4581) + $signed(sext_ln1534_34_fu_2121_p1));

assign current_sin_V_14_fu_779_p3 = ((tmp_9_reg_4206_pp0_iter5_reg[0:0] == 1'b1) ? current_sin_V_11_fu_749_p2 : current_sin_V_10_fu_737_p2);

assign current_sin_V_150_fu_2384_p2 = ($signed(y_compare_V_41_fu_2334_p3) - $signed(sext_ln1534_38_fu_2354_p1));

assign current_sin_V_151_fu_2395_p2 = ($signed(y_compare_V_41_fu_2334_p3) + $signed(sext_ln1534_38_fu_2354_p1));

assign current_sin_V_152_fu_2465_p2 = ($signed(y_compare_V_42_fu_2401_p3) - $signed(sext_ln1534_42_fu_2453_p1));

assign current_sin_V_153_fu_2471_p2 = ($signed(y_compare_V_42_fu_2401_p3) + $signed(sext_ln1534_42_fu_2453_p1));

assign current_sin_V_16_fu_916_p2 = ($signed(current_sin_V_14_reg_4306) + $signed(sext_ln1534_8_fu_899_p1));

assign current_sin_V_17_fu_926_p2 = ($signed(current_sin_V_14_reg_4306) - $signed(sext_ln1534_8_fu_899_p1));

assign current_sin_V_20_fu_951_p3 = ((tmp_12_reg_4222_pp0_iter6_reg[0:0] == 1'b1) ? current_sin_V_17_fu_926_p2 : current_sin_V_16_fu_916_p2);

assign current_sin_V_22_fu_1016_p2 = ($signed(current_sin_V_20_fu_951_p3) + $signed(sext_ln1534_12_fu_975_p1));

assign current_sin_V_23_fu_1028_p2 = ($signed(current_sin_V_20_fu_951_p3) - $signed(sext_ln1534_12_fu_975_p1));

assign current_sin_V_26_fu_1034_p3 = ((tmp_16_reg_4238_pp0_iter6_reg[0:0] == 1'b1) ? current_sin_V_23_fu_1028_p2 : current_sin_V_22_fu_1016_p2);

assign current_sin_V_28_fu_1244_p2 = ($signed(current_sin_V_26_reg_4399) + $signed(sext_ln1534_16_fu_1169_p1));

assign current_sin_V_29_fu_1254_p2 = ($signed(current_sin_V_26_reg_4399) - $signed(sext_ln1534_16_fu_1169_p1));

assign current_sin_V_32_fu_1271_p3 = ((tmp_20_reg_4254_pp0_iter7_reg[0:0] == 1'b1) ? current_sin_V_29_fu_1254_p2 : current_sin_V_28_fu_1244_p2);

assign current_sin_V_34_fu_1353_p2 = ($signed(current_sin_V_32_fu_1271_p3) + $signed(sext_ln1534_20_fu_1295_p1));

assign current_sin_V_35_fu_1365_p2 = ($signed(current_sin_V_32_fu_1271_p3) - $signed(sext_ln1534_20_fu_1295_p1));

assign current_sin_V_38_fu_1371_p3 = ((tmp_24_reg_4290_pp0_iter7_reg[0:0] == 1'b1) ? current_sin_V_35_fu_1365_p2 : current_sin_V_34_fu_1353_p2);

assign current_sin_V_3_fu_505_p3 = ((tmp_2_reg_4167_pp0_iter5_reg[0:0] == 1'b1) ? current_sin_V_130_reg_4279 : current_sin_V_129_reg_4265);

assign current_sin_V_40_fu_1587_p2 = ($signed(current_sin_V_38_reg_4464) + $signed(sext_ln1534_24_fu_1550_p1));

assign current_sin_V_41_fu_1597_p2 = ($signed(current_sin_V_38_reg_4464) - $signed(sext_ln1534_24_fu_1550_p1));

assign current_sin_V_44_fu_1602_p3 = ((tmp_28_reg_4367_pp0_iter8_reg[0:0] == 1'b1) ? current_sin_V_41_fu_1597_p2 : current_sin_V_40_fu_1587_p2);

assign current_sin_V_46_fu_1650_p2 = ($signed(current_sin_V_44_fu_1602_p3) + $signed(sext_ln1534_28_fu_1626_p1));

assign current_sin_V_47_fu_1662_p2 = ($signed(current_sin_V_44_fu_1602_p3) - $signed(sext_ln1534_28_fu_1626_p1));

assign current_sin_V_50_fu_1668_p3 = ((tmp_32_reg_4426_pp0_iter8_reg[0:0] == 1'b1) ? current_sin_V_47_fu_1662_p2 : current_sin_V_46_fu_1650_p2);

assign current_sin_V_52_fu_1966_p2 = ($signed(current_sin_V_50_reg_4538) + $signed(sext_ln1534_32_fu_1895_p1));

assign current_sin_V_53_fu_1976_p2 = ($signed(current_sin_V_50_reg_4538) - $signed(sext_ln1534_32_fu_1895_p1));

assign current_sin_V_56_fu_1981_p3 = ((tmp_36_reg_4491_pp0_iter9_reg[0:0] == 1'b1) ? current_sin_V_53_fu_1976_p2 : current_sin_V_52_fu_1966_p2);

assign current_sin_V_58_fu_2029_p2 = ($signed(current_sin_V_56_fu_1981_p3) + $signed(sext_ln1534_36_fu_2005_p1));

assign current_sin_V_59_fu_2041_p2 = ($signed(current_sin_V_56_fu_1981_p3) - $signed(sext_ln1534_36_fu_2005_p1));

assign current_sin_V_5_fu_607_p2 = ($signed(current_sin_V_3_fu_505_p3) - $signed(sext_ln1534_fu_525_p1));

assign current_sin_V_62_fu_2047_p3 = ((tmp_40_reg_4565[0:0] == 1'b1) ? current_sin_V_59_fu_2041_p2 : current_sin_V_58_fu_2029_p2);

assign current_sin_V_66_fu_2175_p2 = ($signed(current_sin_V_62_reg_4610) + $signed(sext_ln1534_40_fu_2164_p1));

assign current_sin_V_67_fu_2185_p2 = ($signed(current_sin_V_62_reg_4610) - $signed(sext_ln1534_40_fu_2164_p1));

assign current_sin_V_68_fu_2190_p3 = ((tmp_44_reg_4637[0:0] == 1'b1) ? current_sin_V_67_fu_2185_p2 : current_sin_V_66_fu_2175_p2);

assign current_sin_V_69_fu_2264_p2 = ($signed(current_sin_V_68_fu_2190_p3) + $signed(sext_ln1534_43_fu_2232_p1));

assign current_sin_V_70_fu_2276_p2 = ($signed(current_sin_V_68_fu_2190_p3) - $signed(sext_ln1534_43_fu_2232_p1));

assign current_sin_V_71_fu_2282_p3 = ((tmp_51_fu_2250_p3[0:0] == 1'b1) ? current_sin_V_70_fu_2276_p2 : current_sin_V_69_fu_2264_p2);

assign current_sin_V_72_fu_2546_p2 = ($signed(current_sin_V_71_reg_4679) + $signed(sext_ln1534_45_fu_2527_p1));

assign current_sin_V_73_fu_2556_p2 = ($signed(current_sin_V_71_reg_4679) - $signed(sext_ln1534_45_fu_2527_p1));

assign current_sin_V_74_fu_2561_p3 = ((tmp_53_fu_2533_p3[0:0] == 1'b1) ? current_sin_V_73_fu_2556_p2 : current_sin_V_72_fu_2546_p2);

assign current_sin_V_75_fu_2611_p2 = ($signed(current_sin_V_74_fu_2561_p3) + $signed(sext_ln1534_47_fu_2587_p1));

assign current_sin_V_76_fu_2623_p2 = ($signed(current_sin_V_74_fu_2561_p3) - $signed(sext_ln1534_47_fu_2587_p1));

assign current_sin_V_77_fu_2665_p3 = ((tmp_53_reg_4706[0:0] == 1'b1) ? current_sin_V_76_reg_4761 : current_sin_V_75_reg_4751);

assign current_sin_V_78_fu_2713_p2 = (current_sin_V_77_fu_2665_p3 + select_ln1534_fu_2683_p3);

assign current_sin_V_79_fu_2725_p2 = (current_sin_V_77_fu_2665_p3 - select_ln1534_fu_2683_p3);

assign current_sin_V_80_fu_2731_p3 = ((tmp_53_reg_4706[0:0] == 1'b1) ? current_sin_V_79_fu_2725_p2 : current_sin_V_78_fu_2713_p2);

assign current_sin_V_81_fu_2799_p2 = (current_sin_V_80_reg_4776 + select_ln1534_2_reg_4788);

assign current_sin_V_82_fu_2807_p2 = (current_sin_V_80_reg_4776 - select_ln1534_2_reg_4788);

assign current_sin_V_83_fu_2811_p3 = ((tmp_53_reg_4706_pp0_iter13_reg[0:0] == 1'b1) ? current_sin_V_82_fu_2807_p2 : current_sin_V_81_fu_2799_p2);

assign current_sin_V_84_fu_2863_p2 = (current_sin_V_83_fu_2811_p3 + select_ln1534_4_fu_2833_p3);

assign current_sin_V_85_fu_2875_p2 = (current_sin_V_83_fu_2811_p3 - select_ln1534_4_fu_2833_p3);

assign current_sin_V_86_fu_2881_p3 = ((tmp_53_reg_4706_pp0_iter13_reg[0:0] == 1'b1) ? current_sin_V_85_fu_2875_p2 : current_sin_V_84_fu_2863_p2);

assign current_sin_V_87_fu_2943_p2 = (current_sin_V_86_reg_4805 + select_ln1534_6_fu_2924_p3);

assign current_sin_V_88_fu_2953_p2 = (current_sin_V_86_reg_4805 - select_ln1534_6_fu_2924_p3);

assign current_sin_V_89_fu_2958_p3 = ((tmp_53_reg_4706_pp0_iter14_reg[0:0] == 1'b1) ? current_sin_V_88_fu_2953_p2 : current_sin_V_87_fu_2943_p2);

assign current_sin_V_8_fu_637_p3 = ((tmp_4_reg_4178_pp0_iter5_reg[0:0] == 1'b1) ? current_sin_V_5_fu_607_p2 : current_sin_V_fu_595_p2);

assign current_sin_V_90_fu_3010_p2 = (current_sin_V_89_fu_2958_p3 + select_ln1534_8_fu_2980_p3);

assign current_sin_V_91_fu_3022_p2 = (current_sin_V_89_fu_2958_p3 - select_ln1534_8_fu_2980_p3);

assign current_sin_V_92_fu_3028_p3 = ((tmp_53_reg_4706_pp0_iter15_reg[0:0] == 1'b1) ? current_sin_V_91_reg_4847 : current_sin_V_90_reg_4837);

assign current_sin_V_93_fu_3076_p2 = (current_sin_V_92_fu_3028_p3 + select_ln1534_10_fu_3046_p3);

assign current_sin_V_94_fu_3088_p2 = (current_sin_V_92_fu_3028_p3 - select_ln1534_10_fu_3046_p3);

assign current_sin_V_95_fu_3094_p3 = ((tmp_53_reg_4706_pp0_iter15_reg[0:0] == 1'b1) ? current_sin_V_94_fu_3088_p2 : current_sin_V_93_fu_3076_p2);

assign current_sin_V_96_fu_3144_p2 = (current_sin_V_95_reg_4852 + select_ln1534_12_reg_4864);

assign current_sin_V_97_fu_3152_p2 = (current_sin_V_95_reg_4852 - select_ln1534_12_reg_4864);

assign current_sin_V_98_fu_3156_p3 = ((tmp_53_reg_4706_pp0_iter16_reg[0:0] == 1'b1) ? current_sin_V_97_fu_3152_p2 : current_sin_V_96_fu_3144_p2);

assign current_sin_V_99_fu_3208_p2 = (current_sin_V_98_fu_3156_p3 + select_ln1534_14_fu_3178_p3);

assign current_sin_V_fu_595_p2 = ($signed(current_sin_V_3_fu_505_p3) + $signed(sext_ln1534_fu_525_p1));

assign current_t_V_1_fu_1462_p3 = ((tmp_6_reg_4190_pp0_iter8_reg[0:0] == 1'b1) ? 15'd22537 : 15'd2635);

assign current_t_V_2_fu_1469_p3 = ((tmp_7_reg_4301_pp0_iter8_reg[0:0] == 1'b1) ? current_t_V_1_fu_1462_p3 : current_t_V_fu_1455_p3);

assign current_t_V_3_fu_2919_p2 = (select_ln1697_63_reg_4771_pp0_iter13_reg + add_ln1697_33_fu_2914_p2);

assign current_t_V_4_fu_4134_p3 = ((state_read_reg_4159_pp0_iter24_reg[0:0] == 1'b1) ? 15'd0 : current_t_V_3_reg_4827_pp0_iter24_reg);

assign current_t_V_fu_1455_p3 = ((tmp_6_reg_4190_pp0_iter8_reg[0:0] == 1'b1) ? 15'd30133 : 15'd10231);

assign or_ln1697_fu_2629_p2 = (state_read_reg_4159_pp0_iter11_reg | select_ln92_fu_2509_p3);

assign r_1_fu_3854_p4 = {{x_s_V_fu_3848_p2[15:2]}};

assign r_V_100_fu_665_p4 = {{current_sin_V_8_fu_637_p3[15:2]}};

assign r_V_101_fu_695_p4 = {{current_cos_V_9_fu_687_p3[15:2]}};

assign r_V_102_fu_709_p4 = {{y_compare_V_34_fu_679_p3[15:2]}};

assign r_V_107_fu_965_p4 = {{current_cos_V_20_fu_958_p3[15:4]}};

assign r_V_108_fu_979_p4 = {{current_sin_V_20_fu_951_p3[15:4]}};

assign r_V_110_fu_1125_p4 = {{y_compare_V_fu_1102_p3[15:4]}};

assign r_V_114_fu_1217_p4 = {{y_compare_V_36_fu_1175_p3[15:5]}};

assign r_V_115_fu_1285_p4 = {{current_cos_V_32_fu_1278_p3[15:6]}};

assign r_V_116_fu_1299_p4 = {{current_sin_V_32_fu_1271_p3[15:6]}};

assign r_V_118_fu_1506_p4 = {{y_compare_V_37_fu_1496_p3[15:6]}};

assign r_V_122_fu_1759_p4 = {{y_compare_V_38_fu_1751_p3[15:7]}};

assign r_V_123_fu_1616_p4 = {{current_cos_V_44_fu_1609_p3[15:8]}};

assign r_V_124_fu_1630_p4 = {{current_sin_V_44_fu_1602_p3[15:8]}};

assign r_V_125_fu_1835_p4 = {{current_cos_V_45_fu_1827_p3[15:8]}};

assign r_V_126_fu_1849_p4 = {{y_compare_V_39_fu_1803_p3[15:8]}};

assign r_V_131_fu_1995_p4 = {{current_cos_V_56_fu_1988_p3[15:10]}};

assign r_V_132_fu_2009_p4 = {{current_sin_V_56_fu_1981_p3[15:10]}};

assign r_V_134_fu_2357_p4 = {{y_compare_V_41_fu_2334_p3[15:10]}};

assign r_V_137_fu_2445_p3 = ((tmp_42_fu_2371_p3[0:0] == 1'b1) ? tmp_1_fu_2435_p4 : tmp_fu_2425_p4);

assign r_V_138_fu_2222_p4 = {{current_cos_V_65_fu_2197_p3[15:12]}};

assign r_V_139_fu_2236_p4 = {{current_sin_V_68_fu_2190_p3[15:12]}};

assign r_V_142_fu_2577_p4 = {{current_cos_V_71_fu_2569_p3[15:14]}};

assign r_V_143_fu_2591_p4 = {{current_sin_V_74_fu_2561_p3[15:14]}};

assign r_V_144_fu_2675_p3 = current_cos_V_74_fu_2670_p3[32'd15];

assign r_V_145_fu_2691_p3 = current_sin_V_77_fu_2665_p3[32'd15];

assign r_V_146_fu_2745_p3 = current_cos_V_77_fu_2738_p3[32'd15];

assign r_V_147_fu_2761_p3 = current_sin_V_80_fu_2731_p3[32'd15];

assign r_V_148_fu_2825_p3 = current_cos_V_80_fu_2818_p3[32'd15];

assign r_V_149_fu_2841_p3 = current_sin_V_83_fu_2811_p3[32'd15];

assign r_V_152_fu_2972_p3 = current_cos_V_86_fu_2965_p3[32'd15];

assign r_V_153_fu_2988_p3 = current_sin_V_89_fu_2958_p3[32'd15];

assign r_V_154_fu_3038_p3 = current_cos_V_89_fu_3033_p3[32'd15];

assign r_V_155_fu_3054_p3 = current_sin_V_92_fu_3028_p3[32'd15];

assign r_V_156_fu_3108_p3 = current_cos_V_92_fu_3101_p3[32'd15];

assign r_V_157_fu_3124_p3 = current_sin_V_95_fu_3094_p3[32'd15];

assign r_V_158_fu_3170_p3 = current_cos_V_95_fu_3163_p3[32'd15];

assign r_V_159_fu_3186_p3 = current_sin_V_98_fu_3156_p3[32'd15];

assign r_V_162_fu_3304_p3 = current_cos_V_101_fu_3297_p3[32'd15];

assign r_V_163_fu_3320_p3 = current_sin_V_104_fu_3290_p3[32'd15];

assign r_V_164_fu_3370_p3 = current_cos_V_104_fu_3365_p3[32'd15];

assign r_V_165_fu_3386_p3 = current_sin_V_107_fu_3360_p3[32'd15];

assign r_V_166_fu_3440_p3 = current_cos_V_107_fu_3433_p3[32'd15];

assign r_V_167_fu_3456_p3 = current_sin_V_110_fu_3426_p3[32'd15];

assign r_V_168_fu_3502_p3 = current_cos_V_110_fu_3495_p3[32'd15];

assign r_V_169_fu_3518_p3 = current_sin_V_113_fu_3488_p3[32'd15];

assign r_V_172_fu_3636_p3 = current_cos_V_116_fu_3629_p3[32'd15];

assign r_V_173_fu_3652_p3 = current_sin_V_119_fu_3622_p3[32'd15];

assign r_V_174_fu_3702_p3 = current_cos_V_119_fu_3697_p3[32'd15];

assign r_V_175_fu_3718_p3 = current_sin_V_122_fu_3692_p3[32'd15];

assign r_V_176_fu_3772_p3 = current_cos_V_122_fu_3765_p3[32'd15];

assign r_V_177_fu_3788_p3 = current_sin_V_125_fu_3758_p3[32'd15];

assign r_V_84_fu_3942_p4 = {{x_s_V_2_fu_3937_p2[15:10]}};

assign r_V_85_fu_3962_p3 = x_s_V_3_fu_3956_p2[32'd15];

assign r_V_86_fu_4034_p3 = x_s_V_4_reg_5028[32'd15];

assign r_V_87_fu_4054_p3 = x_s_V_5_fu_4049_p2[32'd15];

assign r_V_88_fu_3884_p4 = {{current_sin_V_128_fu_3820_p3[15:1]}};

assign r_V_89_fu_3904_p4 = {{y_s_V_fu_3898_p2[15:2]}};

assign r_V_91_fu_3992_p4 = {{y_s_V_2_fu_3987_p2[15:10]}};

assign r_V_92_fu_4012_p3 = y_s_V_3_fu_4006_p2[32'd15];

assign r_V_93_fu_4076_p3 = y_s_V_4_reg_5034[32'd15];

assign r_V_94_fu_4096_p3 = y_s_V_5_fu_4091_p2[32'd15];

assign r_V_95_fu_515_p4 = {{current_cos_V_2_fu_510_p3[15:1]}};

assign r_V_96_fu_529_p4 = {{current_sin_V_3_fu_505_p3[15:1]}};

assign r_V_97_fu_553_p4 = {{current_cos_V_3_fu_548_p3[15:1]}};

assign r_V_98_fu_567_p4 = {{current_sin_V_131_fu_543_p3[15:1]}};

assign r_V_99_fu_651_p4 = {{current_cos_V_8_fu_644_p3[15:2]}};

assign r_fu_3834_p4 = {{current_cos_V_125_fu_3827_p3[15:1]}};

assign s = ((state_read_reg_4159_pp0_iter24_reg[0:0] == 1'b1) ? y_s_V_6_fu_4112_p2 : 16'd0);

assign select_ln1534_10_fu_3046_p3 = ((r_V_154_fu_3038_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_11_fu_3062_p3 = ((r_V_155_fu_3054_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_12_fu_3116_p3 = ((r_V_156_fu_3108_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_13_fu_3132_p3 = ((r_V_157_fu_3124_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_14_fu_3178_p3 = ((r_V_158_fu_3170_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_15_fu_3194_p3 = ((r_V_159_fu_3186_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_16_fu_3256_p3 = ((r_V_160_reg_4888[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_17_fu_3263_p3 = ((r_V_161_reg_4893[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_18_fu_3312_p3 = ((r_V_162_fu_3304_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_19_fu_3328_p3 = ((r_V_163_fu_3320_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_1_fu_2699_p3 = ((r_V_145_fu_2691_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_20_fu_3378_p3 = ((r_V_164_fu_3370_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_21_fu_3394_p3 = ((r_V_165_fu_3386_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_22_fu_3448_p3 = ((r_V_166_fu_3440_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_23_fu_3464_p3 = ((r_V_167_fu_3456_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_24_fu_3510_p3 = ((r_V_168_fu_3502_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_25_fu_3526_p3 = ((r_V_169_fu_3518_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_26_fu_3588_p3 = ((r_V_170_reg_4954[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_27_fu_3595_p3 = ((r_V_171_reg_4959[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_28_fu_3644_p3 = ((r_V_172_fu_3636_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_29_fu_3660_p3 = ((r_V_173_fu_3652_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_2_fu_2753_p3 = ((r_V_146_fu_2745_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_30_fu_3710_p3 = ((r_V_174_fu_3702_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_31_fu_3726_p3 = ((r_V_175_fu_3718_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_32_fu_3780_p3 = ((r_V_176_fu_3772_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_33_fu_3796_p3 = ((r_V_177_fu_3788_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_34_fu_3970_p3 = ((r_V_85_fu_3962_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_35_fu_4041_p3 = ((r_V_86_fu_4034_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_36_fu_4062_p3 = ((r_V_87_fu_4054_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_37_fu_4020_p3 = ((r_V_92_fu_4012_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_38_fu_4083_p3 = ((r_V_93_fu_4076_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_39_fu_4104_p3 = ((r_V_94_fu_4096_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_3_fu_2769_p3 = ((r_V_147_fu_2761_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_4_fu_2833_p3 = ((r_V_148_fu_2825_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_5_fu_2849_p3 = ((r_V_149_fu_2841_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_6_fu_2924_p3 = ((r_V_150_reg_4817[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_7_fu_2931_p3 = ((r_V_151_reg_4822[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_8_fu_2980_p3 = ((r_V_152_fu_2972_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_9_fu_2996_p3 = ((r_V_153_fu_2988_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1534_fu_2683_p3 = ((r_V_144_fu_2675_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln1697_12_fu_391_p3 = ((tmp_15_reg_4228[0:0] == 1'b1) ? 16'd2036 : 16'd0);

assign select_ln1697_14_fu_1114_p3 = ((tmp_17_fu_1107_p3[0:0] == 1'b1) ? 13'd6156 : 13'd0);

assign select_ln1697_18_fu_425_p3 = ((tmp_19_reg_4244[0:0] == 1'b1) ? 16'd1022 : 16'd0);

assign select_ln1697_20_fu_1191_p3 = ((tmp_21_fu_1183_p3[0:0] == 1'b1) ? 12'd3074 : 12'd0);

assign select_ln1697_24_fu_471_p3 = ((tmp_23_reg_4260[0:0] == 1'b1) ? 16'd510 : 16'd0);

assign select_ln1697_26_fu_1321_p3 = ((tmp_25_fu_1313_p3[0:0] == 1'b1) ? 12'd3586 : 12'd0);

assign select_ln1697_30_fu_865_p3 = ((tmp_27_reg_4296[0:0] == 1'b1) ? 16'd254 : 16'd0);

assign select_ln1697_32_fu_2658_p3 = ((tmp_29_reg_4522_pp0_iter12_reg[0:0] == 1'b1) ? 10'd770 : 10'd0);

assign select_ln1697_36_fu_1068_p3 = ((tmp_31_reg_4373[0:0] == 1'b1) ? 16'd126 : 16'd0);

assign select_ln1697_38_fu_1819_p3 = ((tmp_33_fu_1811_p3[0:0] == 1'b1) ? 9'd386 : 9'd0);

assign select_ln1697_42_fu_1405_p3 = ((tmp_35_reg_4432[0:0] == 1'b1) ? 16'd62 : 16'd0);

assign select_ln1697_44_fu_1917_p3 = ((tmp_37_fu_1909_p3[0:0] == 1'b1) ? 9'd450 : 9'd0);

assign select_ln1697_48_fu_1702_p3 = ((tmp_39_reg_4497[0:0] == 1'b1) ? 16'd30 : 16'd0);

assign select_ln1697_50_fu_2346_p3 = ((tmp_41_fu_2339_p3[0:0] == 1'b1) ? 7'd98 : 7'd0);

assign select_ln1697_54_fu_2061_p3 = ((tmp_43_reg_4571[0:0] == 1'b1) ? 16'd14 : 16'd0);

assign select_ln1697_59_fu_2204_p3 = ((tmp_50_reg_4643[0:0] == 1'b1) ? 16'd6 : 16'd0);

assign select_ln1697_62_fu_2306_p3 = ((tmp_52_fu_2298_p3[0:0] == 1'b1) ? 16'd2 : 16'd0);

assign select_ln1697_63_fu_2650_p3 = ((or_ln1697_fu_2629_p2[0:0] == 1'b1) ? 15'd4035 : 15'd4037);

assign select_ln1697_6_fu_357_p3 = ((tmp_11_reg_4212[0:0] == 1'b1) ? 16'd4012 : 16'd0);

assign select_ln1697_8_fu_1476_p3 = ((tmp_13_reg_4335_pp0_iter8_reg[0:0] == 1'b1) ? 15'd28756 : 15'd0);

assign select_ln1697_fu_323_p3 = ((tmp_8_reg_4196[0:0] == 1'b1) ? 16'd7596 : 16'd0);

assign select_ln25_1_fu_2485_p3 = ((tmp_47_fu_2477_p3[0:0] == 1'b1) ? 6'd58 : 6'd0);

assign select_ln25_fu_2417_p3 = ((tmp_45_fu_2409_p3[0:0] == 1'b1) ? 6'd50 : 6'd0);

assign select_ln49_2_fu_277_p3 = ((tmp_3_fu_269_p3[0:0] == 1'b1) ? 16'd6433 : 16'd59103);

assign select_ln92_fu_2509_p3 = ((tmp_46_fu_2457_p3[0:0] == 1'b1) ? tmp_48_fu_2493_p3 : tmp_49_fu_2501_p3);

assign sext_ln1534_10_fu_905_p1 = $signed(r_V_105_reg_4346);

assign sext_ln1534_11_fu_908_p1 = $signed(r_V_106_reg_4351);

assign sext_ln1534_12_fu_975_p1 = $signed(r_V_107_fu_965_p4);

assign sext_ln1534_13_fu_989_p1 = $signed(r_V_108_fu_979_p4);

assign sext_ln1534_14_fu_1122_p1 = $signed(r_V_109_reg_4394);

assign sext_ln1534_15_fu_1135_p1 = $signed(r_V_110_fu_1125_p4);

assign sext_ln1534_16_fu_1169_p1 = $signed(r_V_111_reg_4411);

assign sext_ln1534_17_fu_1172_p1 = $signed(r_V_112_reg_4416);

assign sext_ln1534_18_fu_1483_p1 = $signed(r_V_113_reg_4443);

assign sext_ln1534_19_fu_1227_p1 = $signed(r_V_114_fu_1217_p4);

assign sext_ln1534_1_fu_539_p1 = $signed(r_V_96_fu_529_p4);

assign sext_ln1534_20_fu_1295_p1 = $signed(r_V_115_fu_1285_p4);

assign sext_ln1534_21_fu_1309_p1 = $signed(r_V_116_fu_1299_p4);

assign sext_ln1534_22_fu_1503_p1 = $signed(r_V_117_reg_4459);

assign sext_ln1534_23_fu_1516_p1 = $signed(r_V_118_fu_1506_p4);

assign sext_ln1534_24_fu_1550_p1 = $signed(r_V_119_reg_4476);

assign sext_ln1534_25_fu_1553_p1 = $signed(r_V_120_reg_4481);

assign sext_ln1534_26_fu_1756_p1 = $signed(r_V_121_reg_4533);

assign sext_ln1534_27_fu_1769_p1 = $signed(r_V_122_fu_1759_p4);

assign sext_ln1534_28_fu_1626_p1 = $signed(r_V_123_fu_1616_p4);

assign sext_ln1534_29_fu_1640_p1 = $signed(r_V_124_fu_1630_p4);

assign sext_ln1534_2_fu_563_p1 = $signed(r_V_97_fu_553_p4);

assign sext_ln1534_30_fu_1845_p1 = $signed(r_V_125_fu_1835_p4);

assign sext_ln1534_31_fu_1859_p1 = $signed(r_V_126_fu_1849_p4);

assign sext_ln1534_32_fu_1895_p1 = $signed(r_V_127_reg_4550);

assign sext_ln1534_33_fu_1898_p1 = $signed(r_V_128_reg_4555);

assign sext_ln1534_34_fu_2121_p1 = $signed(r_V_129_reg_4594);

assign sext_ln1534_35_fu_2124_p1 = $signed(r_V_130_reg_4599);

assign sext_ln1534_36_fu_2005_p1 = $signed(r_V_131_fu_1995_p4);

assign sext_ln1534_37_fu_2019_p1 = $signed(r_V_132_fu_2009_p4);

assign sext_ln1534_38_fu_2354_p1 = $signed(r_V_133_reg_4669);

assign sext_ln1534_39_fu_2367_p1 = $signed(r_V_134_fu_2357_p4);

assign sext_ln1534_3_fu_577_p1 = $signed(r_V_98_fu_567_p4);

assign sext_ln1534_40_fu_2164_p1 = $signed(r_V_135_reg_4627);

assign sext_ln1534_41_fu_2167_p1 = $signed(r_V_136_reg_4632);

assign sext_ln1534_42_fu_2453_p1 = $signed(r_V_137_fu_2445_p3);

assign sext_ln1534_43_fu_2232_p1 = $signed(r_V_138_fu_2222_p4);

assign sext_ln1534_44_fu_2246_p1 = $signed(r_V_139_fu_2236_p4);

assign sext_ln1534_45_fu_2527_p1 = $signed(r_V_140_reg_4696);

assign sext_ln1534_46_fu_2530_p1 = $signed(r_V_141_reg_4701);

assign sext_ln1534_47_fu_2587_p1 = $signed(r_V_142_fu_2577_p4);

assign sext_ln1534_48_fu_2601_p1 = $signed(r_V_143_fu_2591_p4);

assign sext_ln1534_49_fu_3844_p1 = $signed(r_fu_3834_p4);

assign sext_ln1534_4_fu_661_p1 = $signed(r_V_99_fu_651_p4);

assign sext_ln1534_50_fu_3864_p1 = $signed(r_1_fu_3854_p4);

assign sext_ln1534_51_fu_3934_p1 = $signed(r_V_reg_5013);

assign sext_ln1534_52_fu_3952_p1 = $signed(r_V_84_fu_3942_p4);

assign sext_ln1534_53_fu_3894_p1 = $signed(r_V_88_fu_3884_p4);

assign sext_ln1534_54_fu_3914_p1 = $signed(r_V_89_fu_3904_p4);

assign sext_ln1534_55_fu_3984_p1 = $signed(r_V_90_reg_5023);

assign sext_ln1534_56_fu_4002_p1 = $signed(r_V_91_fu_3992_p4);

assign sext_ln1534_5_fu_675_p1 = $signed(r_V_100_fu_665_p4);

assign sext_ln1534_6_fu_705_p1 = $signed(r_V_101_fu_695_p4);

assign sext_ln1534_7_fu_719_p1 = $signed(r_V_102_fu_709_p4);

assign sext_ln1534_8_fu_899_p1 = $signed(r_V_103_reg_4318);

assign sext_ln1534_9_fu_902_p1 = $signed(r_V_104_reg_4323);

assign sext_ln1534_fu_525_p1 = $signed(r_V_95_fu_515_p4);

assign sext_ln1697_1_fu_1742_p1 = $signed(add_ln1697_26_reg_4502);

assign sext_ln1697_2_fu_2777_p1 = $signed(add_ln1697_28_reg_4648_pp0_iter12_reg);

assign sext_ln1697_3_fu_2640_p1 = $signed(add_ln1697_30_fu_2634_p2);

assign sext_ln1697_4_fu_2786_p1 = $signed(add_ln1697_31_reg_4766);

assign sext_ln1697_5_fu_2911_p1 = $signed(add_ln1697_32_reg_4800);

assign sext_ln1697_fu_1445_p1 = $signed(add_ln1697_25_fu_1439_p2);

assign t = $signed(current_t_V_4_fu_4134_p3);

assign theta_V_10_fu_2073_p2 = (add_ln1697_18_fu_2068_p2 + select_ln1697_54_fu_2061_p3);

assign theta_V_11_fu_2216_p2 = (add_ln1697_20_fu_2211_p2 + select_ln1697_59_fu_2204_p3);

assign theta_V_12_fu_2522_p2 = (add_ln1697_22_fu_2517_p2 + select_ln1697_62_reg_4691);

assign theta_V_1_fu_335_p2 = (add_ln1697_fu_330_p2 + select_ln1697_fu_323_p3);

assign theta_V_2_fu_369_p2 = (add_ln1697_2_fu_364_p2 + select_ln1697_6_fu_357_p3);

assign theta_V_3_fu_403_p2 = (add_ln1697_4_fu_398_p2 + select_ln1697_12_fu_391_p3);

assign theta_V_4_fu_437_p2 = (add_ln1697_6_fu_432_p2 + select_ln1697_18_fu_425_p3);

assign theta_V_5_fu_483_p2 = (add_ln1697_8_fu_478_p2 + select_ln1697_24_fu_471_p3);

assign theta_V_6_fu_877_p2 = (add_ln1697_10_fu_872_p2 + select_ln1697_30_fu_865_p3);

assign theta_V_7_fu_1080_p2 = (add_ln1697_12_fu_1075_p2 + select_ln1697_36_fu_1068_p3);

assign theta_V_8_fu_1417_p2 = (add_ln1697_14_fu_1412_p2 + select_ln1697_42_fu_1405_p3);

assign theta_V_9_fu_1714_p2 = (add_ln1697_16_fu_1709_p2 + select_ln1697_48_fu_1702_p3);

assign theta_V_fu_285_p2 = (select_ln49_2_fu_277_p3 + theta);

assign tmp_10_fu_723_p3 = y_compare_V_34_fu_679_p3[32'd15];

assign tmp_17_fu_1107_p3 = y_compare_V_35_reg_4328_pp0_iter7_reg[32'd15];

assign tmp_18_fu_1139_p3 = y_compare_V_fu_1102_p3[32'd15];

assign tmp_1_fu_2435_p4 = {{current_cos_V_61_fu_2390_p2[15:11]}};

assign tmp_21_fu_1183_p3 = y_compare_V_fu_1102_p3[32'd15];

assign tmp_22_fu_1231_p3 = y_compare_V_36_fu_1175_p3[32'd15];

assign tmp_25_fu_1313_p3 = y_compare_V_36_fu_1175_p3[32'd15];

assign tmp_26_fu_1520_p3 = y_compare_V_37_fu_1496_p3[32'd15];

assign tmp_30_fu_1773_p3 = y_compare_V_38_fu_1751_p3[32'd15];

assign tmp_33_fu_1811_p3 = y_compare_V_38_fu_1751_p3[32'd15];

assign tmp_34_fu_1863_p3 = y_compare_V_39_fu_1803_p3[32'd15];

assign tmp_37_fu_1909_p3 = y_compare_V_39_fu_1803_p3[32'd15];

assign tmp_3_fu_269_p3 = theta[32'd15];

assign tmp_41_fu_2339_p3 = y_compare_V_40_reg_4581_pp0_iter11_reg[32'd15];

assign tmp_42_fu_2371_p3 = y_compare_V_41_fu_2334_p3[32'd15];

assign tmp_45_fu_2409_p3 = y_compare_V_41_fu_2334_p3[32'd15];

assign tmp_46_fu_2457_p3 = y_compare_V_42_fu_2401_p3[32'd15];

assign tmp_47_fu_2477_p3 = y_compare_V_42_fu_2401_p3[32'd15];

assign tmp_48_fu_2493_p3 = current_sin_V_153_fu_2471_p2[32'd15];

assign tmp_49_fu_2501_p3 = current_sin_V_152_fu_2465_p2[32'd15];

assign tmp_51_fu_2250_p3 = theta_V_11_fu_2216_p2[32'd15];

assign tmp_52_fu_2298_p3 = theta_V_11_fu_2216_p2[32'd15];

assign tmp_53_fu_2533_p3 = theta_V_12_fu_2522_p2[32'd15];

assign tmp_7_fu_581_p3 = current_sin_V_131_fu_543_p3[32'd15];

assign tmp_fu_2425_p4 = {{current_cos_V_60_fu_2379_p2[15:11]}};

assign x_s_V_1_fu_3868_p2 = ($signed(x_s_V_fu_3848_p2) + $signed(sext_ln1534_50_fu_3864_p1));

assign x_s_V_2_fu_3937_p2 = ($signed(x_s_V_1_reg_5008) - $signed(sext_ln1534_51_fu_3934_p1));

assign x_s_V_3_fu_3956_p2 = ($signed(x_s_V_2_fu_3937_p2) + $signed(sext_ln1534_52_fu_3952_p1));

assign x_s_V_4_fu_3978_p2 = (x_s_V_3_fu_3956_p2 + select_ln1534_34_fu_3970_p3);

assign x_s_V_5_fu_4049_p2 = (x_s_V_4_reg_5028 + select_ln1534_35_fu_4041_p3);

assign x_s_V_6_fu_4070_p2 = (x_s_V_5_fu_4049_p2 + select_ln1534_36_fu_4062_p3);

assign x_s_V_fu_3848_p2 = ($signed(current_cos_V_125_fu_3827_p3) - $signed(sext_ln1534_49_fu_3844_p1));

assign y_compare_V_34_fu_679_p3 = ((tmp_7_fu_581_p3[0:0] == 1'b1) ? current_sin_V_133_fu_631_p2 : current_sin_V_132_fu_619_p2);

assign y_compare_V_35_fu_813_p3 = ((tmp_10_fu_723_p3[0:0] == 1'b1) ? current_sin_V_135_fu_773_p2 : current_sin_V_134_fu_761_p2);

assign y_compare_V_36_fu_1175_p3 = ((tmp_18_fu_1139_p3[0:0] == 1'b1) ? current_sin_V_139_fu_1163_p2 : current_sin_V_138_fu_1152_p2);

assign y_compare_V_37_fu_1496_p3 = ((tmp_22_reg_4448[0:0] == 1'b1) ? current_sin_V_141_fu_1491_p2 : current_sin_V_140_fu_1486_p2);

assign y_compare_V_38_fu_1751_p3 = ((tmp_26_reg_4507[0:0] == 1'b1) ? current_sin_V_143_reg_4517 : current_sin_V_142_reg_4512);

assign y_compare_V_39_fu_1803_p3 = ((tmp_30_fu_1773_p3[0:0] == 1'b1) ? current_sin_V_145_fu_1797_p2 : current_sin_V_144_fu_1786_p2);

assign y_compare_V_40_fu_1901_p3 = ((tmp_34_fu_1863_p3[0:0] == 1'b1) ? current_sin_V_147_fu_1889_p2 : current_sin_V_146_fu_1877_p2);

assign y_compare_V_41_fu_2334_p3 = ((tmp_38_reg_4604_pp0_iter11_reg[0:0] == 1'b1) ? current_sin_V_149_reg_4658 : current_sin_V_148_reg_4653);

assign y_compare_V_42_fu_2401_p3 = ((tmp_42_fu_2371_p3[0:0] == 1'b1) ? current_sin_V_151_fu_2395_p2 : current_sin_V_150_fu_2384_p2);

assign y_compare_V_fu_1102_p3 = ((tmp_14_reg_4356_pp0_iter7_reg[0:0] == 1'b1) ? current_sin_V_137_reg_4383 : current_sin_V_136_reg_4378);

assign y_s_V_1_fu_3918_p2 = ($signed(y_s_V_fu_3898_p2) + $signed(sext_ln1534_54_fu_3914_p1));

assign y_s_V_2_fu_3987_p2 = ($signed(y_s_V_1_reg_5018) - $signed(sext_ln1534_55_fu_3984_p1));

assign y_s_V_3_fu_4006_p2 = ($signed(y_s_V_2_fu_3987_p2) + $signed(sext_ln1534_56_fu_4002_p1));

assign y_s_V_4_fu_4028_p2 = (y_s_V_3_fu_4006_p2 + select_ln1534_37_fu_4020_p3);

assign y_s_V_5_fu_4091_p2 = (y_s_V_4_reg_5034 + select_ln1534_38_fu_4083_p3);

assign y_s_V_6_fu_4112_p2 = (y_s_V_5_fu_4091_p2 + select_ln1534_39_fu_4104_p3);

assign y_s_V_fu_3898_p2 = ($signed(current_sin_V_128_fu_3820_p3) - $signed(sext_ln1534_53_fu_3894_p1));

always @ (posedge ap_clk) begin
    add_ln1697_26_reg_4502[0] <= 1'b0;
    add_ln1697_27_reg_4576[0] <= 1'b1;
    add_ln1697_27_reg_4576_pp0_iter10_reg[0] <= 1'b1;
    add_ln1697_27_reg_4576_pp0_iter11_reg[0] <= 1'b1;
    add_ln1697_27_reg_4576_pp0_iter12_reg[0] <= 1'b1;
    add_ln1697_27_reg_4576_pp0_iter13_reg[0] <= 1'b1;
    add_ln1697_28_reg_4648[0] <= 1'b0;
    add_ln1697_28_reg_4648_pp0_iter11_reg[0] <= 1'b0;
    add_ln1697_28_reg_4648_pp0_iter12_reg[0] <= 1'b0;
    select_ln1697_62_reg_4691[0] <= 1'b0;
    select_ln1697_62_reg_4691[15:2] <= 14'b00000000000000;
    add_ln1697_31_reg_4766[0] <= 1'b0;
    select_ln1697_63_reg_4771[0] <= 1'b1;
    select_ln1697_63_reg_4771[14:3] <= 12'b000111111000;
    select_ln1697_63_reg_4771_pp0_iter13_reg[0] <= 1'b1;
    select_ln1697_63_reg_4771_pp0_iter13_reg[14:3] <= 12'b000111111000;
    add_ln1697_32_reg_4800[0] <= 1'b0;
    current_t_V_3_reg_4827[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter15_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter16_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter17_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter18_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter19_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter20_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter21_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter22_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter23_reg[0] <= 1'b0;
    current_t_V_3_reg_4827_pp0_iter24_reg[0] <= 1'b0;
end

endmodule //cordic
