{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529490881620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529490881621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 13:34:41 2018 " "Processing started: Wed Jun 20 13:34:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529490881621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529490881621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529490881622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529490881823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Top_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_sync " "Found entity 1: Top_sync" {  } { { "Top_sync.v" "" { Text "/home/student/2/Top_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529490881907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529490881907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "/home/student/2/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529490881910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529490881910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_sync " "Found entity 1: Counter_sync" {  } { { "Counter_sync.v" "" { Text "/home/student/2/Counter_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529490881912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529490881912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_tb " "Found entity 1: Counter_tb" {  } { { "Counter_tb.v" "" { Text "/home/student/2/Counter_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529490881914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529490881914 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TOP_VGA.v(50) " "Verilog HDL Module Instantiation warning at TOP_VGA.v(50): ignored dangling comma in List of Port Connections" {  } { { "TOP_VGA.v" "" { Text "/home/student/2/TOP_VGA.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1529490881916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA " "Found entity 1: TOP_VGA" {  } { { "TOP_VGA.v" "" { Text "/home/student/2/TOP_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529490881916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529490881916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_sync " "Elaborating entity \"Top_sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529490881984 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mode Top_sync.v(17) " "Verilog HDL warning at Top_sync.v(17): object mode used but never assigned" {  } { { "Top_sync.v" "" { Text "/home/student/2/Top_sync.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1529490881986 "|Top_sync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Xpos 0 Top_sync.v(9) " "Net \"Xpos\" at Top_sync.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Top_sync.v" "" { Text "/home/student/2/Top_sync.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529490881990 "|Top_sync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Ypos 0 Top_sync.v(10) " "Net \"Ypos\" at Top_sync.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Top_sync.v" "" { Text "/home/student/2/Top_sync.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529490881990 "|Top_sync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mode.0101 0 Top_sync.v(17) " "Net \"mode.0101\" at Top_sync.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Top_sync.v" "" { Text "/home/student/2/Top_sync.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529490881990 "|Top_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_sync Counter_sync:DUT1 " "Elaborating entity \"Counter_sync\" for hierarchy \"Counter_sync:DUT1\"" {  } { { "Top_sync.v" "DUT1" { Text "/home/student/2/Top_sync.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529490882005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter_sync.v(29) " "Verilog HDL assignment warning at Counter_sync.v(29): truncated value with size 32 to match size of target (12)" {  } { { "Counter_sync.v" "" { Text "/home/student/2/Counter_sync.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529490882006 "|Top_sync|Counter_sync:DUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter_sync.v(32) " "Verilog HDL assignment warning at Counter_sync.v(32): truncated value with size 32 to match size of target (12)" {  } { { "Counter_sync.v" "" { Text "/home/student/2/Counter_sync.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529490882006 "|Top_sync|Counter_sync:DUT1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529490882049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529490882076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 13:34:42 2018 " "Processing ended: Wed Jun 20 13:34:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529490882076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529490882076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529490882076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529490882076 ""}
