// Seed: 1218080921
module module_0;
  reg [-1 : -1] id_1;
  assign module_1.id_5 = 0;
  always @(id_1)
    if (1'b0 && 1) id_1 <= 1;
    else begin : LABEL_0
      id_1 <= -1'h0;
    end
  timeunit 1ps;
  assign id_1 = id_1;
endmodule
module module_0 (
    input wor id_0,
    output logic id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 module_1
);
  always @(posedge id_8 or posedge 1) id_6 = -1;
  module_0 modCall_1 ();
  always @(posedge id_2 or negedge id_2) begin : LABEL_0
    id_1 <= id_5;
  end
endmodule
