
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d92c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005410  0800dbd0  0800dbd0  0001dbd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012fe0  08012fe0  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  08012fe0  08012fe0  00022fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012fe8  08012fe8  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012fe8  08012fe8  00022fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012fec  08012fec  00022fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d8  24000000  08012ff0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d288  240003e0  080133c8  000303e0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2400d668  080133c8  0003d668  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   000368ad  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000053a2  00000000  00000000  000858db  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001c6b6  00000000  00000000  0008ac7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001348  00000000  00000000  000a7338  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00004510  00000000  00000000  000a8680  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0003acc9  00000000  00000000  000acb90  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   0001a17d  00000000  00000000  000e7859  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    0017de7b  00000000  00000000  001019d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      000000e9  00000000  00000000  0027f851  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000054e0  00000000  00000000  0027f93c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240003e0 	.word	0x240003e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800dbb4 	.word	0x0800dbb4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240003e4 	.word	0x240003e4
 80002dc:	0800dbb4 	.word	0x0800dbb4

080002e0 <arm_bitreversal_32>:
 80002e0:	1c4b      	adds	r3, r1, #1
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	bf98      	it	ls
 80002e6:	4770      	bxls	lr
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002ec:	1c91      	adds	r1, r2, #2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f8:	880a      	ldrh	r2, [r1, #0]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002fe:	4480      	add	r8, r0
 8000300:	4481      	add	r9, r0
 8000302:	4402      	add	r2, r0
 8000304:	4484      	add	ip, r0
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
 800030e:	6815      	ldr	r5, [r2, #0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
 8000314:	f8c9 6000 	str.w	r6, [r9]
 8000318:	f8c8 7000 	str.w	r7, [r8]
 800031c:	f8cc 5000 	str.w	r5, [ip]
 8000320:	6014      	str	r4, [r2, #0]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800032a:	6855      	ldr	r5, [r2, #4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
 800033c:	6054      	str	r4, [r2, #4]
 800033e:	3108      	adds	r1, #8
 8000340:	3b01      	subs	r3, #1
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
 800034a:	1c4b      	adds	r3, r1, #1
 800034c:	2b01      	cmp	r3, #1
 800034e:	bf98      	it	ls
 8000350:	4770      	bxls	lr
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000356:	1c91      	adds	r1, r2, #2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000362:	880a      	ldrh	r2, [r1, #0]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
 8000380:	6815      	ldr	r5, [r2, #0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
 8000386:	f8c9 6000 	str.w	r6, [r9]
 800038a:	f8c8 7000 	str.w	r7, [r8]
 800038e:	f8cc 5000 	str.w	r5, [ip]
 8000392:	6014      	str	r4, [r2, #0]
 8000394:	3108      	adds	r1, #8
 8000396:	3b01      	subs	r3, #1
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800039e:	4770      	bx	lr

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <memchr>:
 80003b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003b4:	2a10      	cmp	r2, #16
 80003b6:	db2b      	blt.n	8000410 <memchr+0x60>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	d008      	beq.n	80003d0 <memchr+0x20>
 80003be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003c2:	3a01      	subs	r2, #1
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d02d      	beq.n	8000424 <memchr+0x74>
 80003c8:	f010 0f07 	tst.w	r0, #7
 80003cc:	b342      	cbz	r2, 8000420 <memchr+0x70>
 80003ce:	d1f6      	bne.n	80003be <memchr+0xe>
 80003d0:	b4f0      	push	{r4, r5, r6, r7}
 80003d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003da:	f022 0407 	bic.w	r4, r2, #7
 80003de:	f07f 0700 	mvns.w	r7, #0
 80003e2:	2300      	movs	r3, #0
 80003e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003e8:	3c08      	subs	r4, #8
 80003ea:	ea85 0501 	eor.w	r5, r5, r1
 80003ee:	ea86 0601 	eor.w	r6, r6, r1
 80003f2:	fa85 f547 	uadd8	r5, r5, r7
 80003f6:	faa3 f587 	sel	r5, r3, r7
 80003fa:	fa86 f647 	uadd8	r6, r6, r7
 80003fe:	faa5 f687 	sel	r6, r5, r7
 8000402:	b98e      	cbnz	r6, 8000428 <memchr+0x78>
 8000404:	d1ee      	bne.n	80003e4 <memchr+0x34>
 8000406:	bcf0      	pop	{r4, r5, r6, r7}
 8000408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800040c:	f002 0207 	and.w	r2, r2, #7
 8000410:	b132      	cbz	r2, 8000420 <memchr+0x70>
 8000412:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000416:	3a01      	subs	r2, #1
 8000418:	ea83 0301 	eor.w	r3, r3, r1
 800041c:	b113      	cbz	r3, 8000424 <memchr+0x74>
 800041e:	d1f8      	bne.n	8000412 <memchr+0x62>
 8000420:	2000      	movs	r0, #0
 8000422:	4770      	bx	lr
 8000424:	3801      	subs	r0, #1
 8000426:	4770      	bx	lr
 8000428:	2d00      	cmp	r5, #0
 800042a:	bf06      	itte	eq
 800042c:	4635      	moveq	r5, r6
 800042e:	3803      	subeq	r0, #3
 8000430:	3807      	subne	r0, #7
 8000432:	f015 0f01 	tst.w	r5, #1
 8000436:	d107      	bne.n	8000448 <memchr+0x98>
 8000438:	3001      	adds	r0, #1
 800043a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800043e:	bf02      	ittt	eq
 8000440:	3001      	addeq	r0, #1
 8000442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000446:	3001      	addeq	r0, #1
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	3801      	subs	r0, #1
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b972 	b.w	800074c <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9e08      	ldr	r6, [sp, #32]
 8000486:	4604      	mov	r4, r0
 8000488:	4688      	mov	r8, r1
 800048a:	2b00      	cmp	r3, #0
 800048c:	d14b      	bne.n	8000526 <__udivmoddi4+0xa6>
 800048e:	428a      	cmp	r2, r1
 8000490:	4615      	mov	r5, r2
 8000492:	d967      	bls.n	8000564 <__udivmoddi4+0xe4>
 8000494:	fab2 f282 	clz	r2, r2
 8000498:	b14a      	cbz	r2, 80004ae <__udivmoddi4+0x2e>
 800049a:	f1c2 0720 	rsb	r7, r2, #32
 800049e:	fa01 f302 	lsl.w	r3, r1, r2
 80004a2:	fa20 f707 	lsr.w	r7, r0, r7
 80004a6:	4095      	lsls	r5, r2
 80004a8:	ea47 0803 	orr.w	r8, r7, r3
 80004ac:	4094      	lsls	r4, r2
 80004ae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004b2:	0c23      	lsrs	r3, r4, #16
 80004b4:	fbb8 f7fe 	udiv	r7, r8, lr
 80004b8:	fa1f fc85 	uxth.w	ip, r5
 80004bc:	fb0e 8817 	mls	r8, lr, r7, r8
 80004c0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004c4:	fb07 f10c 	mul.w	r1, r7, ip
 80004c8:	4299      	cmp	r1, r3
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x60>
 80004cc:	18eb      	adds	r3, r5, r3
 80004ce:	f107 30ff 	add.w	r0, r7, #4294967295
 80004d2:	f080 811b 	bcs.w	800070c <__udivmoddi4+0x28c>
 80004d6:	4299      	cmp	r1, r3
 80004d8:	f240 8118 	bls.w	800070c <__udivmoddi4+0x28c>
 80004dc:	3f02      	subs	r7, #2
 80004de:	442b      	add	r3, r5
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e8:	fb0e 3310 	mls	r3, lr, r0, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb00 fc0c 	mul.w	ip, r0, ip
 80004f4:	45a4      	cmp	ip, r4
 80004f6:	d909      	bls.n	800050c <__udivmoddi4+0x8c>
 80004f8:	192c      	adds	r4, r5, r4
 80004fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80004fe:	f080 8107 	bcs.w	8000710 <__udivmoddi4+0x290>
 8000502:	45a4      	cmp	ip, r4
 8000504:	f240 8104 	bls.w	8000710 <__udivmoddi4+0x290>
 8000508:	3802      	subs	r0, #2
 800050a:	442c      	add	r4, r5
 800050c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000510:	eba4 040c 	sub.w	r4, r4, ip
 8000514:	2700      	movs	r7, #0
 8000516:	b11e      	cbz	r6, 8000520 <__udivmoddi4+0xa0>
 8000518:	40d4      	lsrs	r4, r2
 800051a:	2300      	movs	r3, #0
 800051c:	e9c6 4300 	strd	r4, r3, [r6]
 8000520:	4639      	mov	r1, r7
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	428b      	cmp	r3, r1
 8000528:	d909      	bls.n	800053e <__udivmoddi4+0xbe>
 800052a:	2e00      	cmp	r6, #0
 800052c:	f000 80eb 	beq.w	8000706 <__udivmoddi4+0x286>
 8000530:	2700      	movs	r7, #0
 8000532:	e9c6 0100 	strd	r0, r1, [r6]
 8000536:	4638      	mov	r0, r7
 8000538:	4639      	mov	r1, r7
 800053a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053e:	fab3 f783 	clz	r7, r3
 8000542:	2f00      	cmp	r7, #0
 8000544:	d147      	bne.n	80005d6 <__udivmoddi4+0x156>
 8000546:	428b      	cmp	r3, r1
 8000548:	d302      	bcc.n	8000550 <__udivmoddi4+0xd0>
 800054a:	4282      	cmp	r2, r0
 800054c:	f200 80fa 	bhi.w	8000744 <__udivmoddi4+0x2c4>
 8000550:	1a84      	subs	r4, r0, r2
 8000552:	eb61 0303 	sbc.w	r3, r1, r3
 8000556:	2001      	movs	r0, #1
 8000558:	4698      	mov	r8, r3
 800055a:	2e00      	cmp	r6, #0
 800055c:	d0e0      	beq.n	8000520 <__udivmoddi4+0xa0>
 800055e:	e9c6 4800 	strd	r4, r8, [r6]
 8000562:	e7dd      	b.n	8000520 <__udivmoddi4+0xa0>
 8000564:	b902      	cbnz	r2, 8000568 <__udivmoddi4+0xe8>
 8000566:	deff      	udf	#255	; 0xff
 8000568:	fab2 f282 	clz	r2, r2
 800056c:	2a00      	cmp	r2, #0
 800056e:	f040 808f 	bne.w	8000690 <__udivmoddi4+0x210>
 8000572:	1b49      	subs	r1, r1, r5
 8000574:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000578:	fa1f f885 	uxth.w	r8, r5
 800057c:	2701      	movs	r7, #1
 800057e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000582:	0c23      	lsrs	r3, r4, #16
 8000584:	fb0e 111c 	mls	r1, lr, ip, r1
 8000588:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058c:	fb08 f10c 	mul.w	r1, r8, ip
 8000590:	4299      	cmp	r1, r3
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x124>
 8000594:	18eb      	adds	r3, r5, r3
 8000596:	f10c 30ff 	add.w	r0, ip, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x122>
 800059c:	4299      	cmp	r1, r3
 800059e:	f200 80cd 	bhi.w	800073c <__udivmoddi4+0x2bc>
 80005a2:	4684      	mov	ip, r0
 80005a4:	1a59      	subs	r1, r3, r1
 80005a6:	b2a3      	uxth	r3, r4
 80005a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ac:	fb0e 1410 	mls	r4, lr, r0, r1
 80005b0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80005b4:	fb08 f800 	mul.w	r8, r8, r0
 80005b8:	45a0      	cmp	r8, r4
 80005ba:	d907      	bls.n	80005cc <__udivmoddi4+0x14c>
 80005bc:	192c      	adds	r4, r5, r4
 80005be:	f100 33ff 	add.w	r3, r0, #4294967295
 80005c2:	d202      	bcs.n	80005ca <__udivmoddi4+0x14a>
 80005c4:	45a0      	cmp	r8, r4
 80005c6:	f200 80b6 	bhi.w	8000736 <__udivmoddi4+0x2b6>
 80005ca:	4618      	mov	r0, r3
 80005cc:	eba4 0408 	sub.w	r4, r4, r8
 80005d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80005d4:	e79f      	b.n	8000516 <__udivmoddi4+0x96>
 80005d6:	f1c7 0c20 	rsb	ip, r7, #32
 80005da:	40bb      	lsls	r3, r7
 80005dc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80005e0:	ea4e 0e03 	orr.w	lr, lr, r3
 80005e4:	fa01 f407 	lsl.w	r4, r1, r7
 80005e8:	fa20 f50c 	lsr.w	r5, r0, ip
 80005ec:	fa21 f30c 	lsr.w	r3, r1, ip
 80005f0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80005f4:	4325      	orrs	r5, r4
 80005f6:	fbb3 f9f8 	udiv	r9, r3, r8
 80005fa:	0c2c      	lsrs	r4, r5, #16
 80005fc:	fb08 3319 	mls	r3, r8, r9, r3
 8000600:	fa1f fa8e 	uxth.w	sl, lr
 8000604:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000608:	fb09 f40a 	mul.w	r4, r9, sl
 800060c:	429c      	cmp	r4, r3
 800060e:	fa02 f207 	lsl.w	r2, r2, r7
 8000612:	fa00 f107 	lsl.w	r1, r0, r7
 8000616:	d90b      	bls.n	8000630 <__udivmoddi4+0x1b0>
 8000618:	eb1e 0303 	adds.w	r3, lr, r3
 800061c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000620:	f080 8087 	bcs.w	8000732 <__udivmoddi4+0x2b2>
 8000624:	429c      	cmp	r4, r3
 8000626:	f240 8084 	bls.w	8000732 <__udivmoddi4+0x2b2>
 800062a:	f1a9 0902 	sub.w	r9, r9, #2
 800062e:	4473      	add	r3, lr
 8000630:	1b1b      	subs	r3, r3, r4
 8000632:	b2ad      	uxth	r5, r5
 8000634:	fbb3 f0f8 	udiv	r0, r3, r8
 8000638:	fb08 3310 	mls	r3, r8, r0, r3
 800063c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000640:	fb00 fa0a 	mul.w	sl, r0, sl
 8000644:	45a2      	cmp	sl, r4
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x1da>
 8000648:	eb1e 0404 	adds.w	r4, lr, r4
 800064c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000650:	d26b      	bcs.n	800072a <__udivmoddi4+0x2aa>
 8000652:	45a2      	cmp	sl, r4
 8000654:	d969      	bls.n	800072a <__udivmoddi4+0x2aa>
 8000656:	3802      	subs	r0, #2
 8000658:	4474      	add	r4, lr
 800065a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800065e:	fba0 8902 	umull	r8, r9, r0, r2
 8000662:	eba4 040a 	sub.w	r4, r4, sl
 8000666:	454c      	cmp	r4, r9
 8000668:	46c2      	mov	sl, r8
 800066a:	464b      	mov	r3, r9
 800066c:	d354      	bcc.n	8000718 <__udivmoddi4+0x298>
 800066e:	d051      	beq.n	8000714 <__udivmoddi4+0x294>
 8000670:	2e00      	cmp	r6, #0
 8000672:	d069      	beq.n	8000748 <__udivmoddi4+0x2c8>
 8000674:	ebb1 050a 	subs.w	r5, r1, sl
 8000678:	eb64 0403 	sbc.w	r4, r4, r3
 800067c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000680:	40fd      	lsrs	r5, r7
 8000682:	40fc      	lsrs	r4, r7
 8000684:	ea4c 0505 	orr.w	r5, ip, r5
 8000688:	e9c6 5400 	strd	r5, r4, [r6]
 800068c:	2700      	movs	r7, #0
 800068e:	e747      	b.n	8000520 <__udivmoddi4+0xa0>
 8000690:	f1c2 0320 	rsb	r3, r2, #32
 8000694:	fa20 f703 	lsr.w	r7, r0, r3
 8000698:	4095      	lsls	r5, r2
 800069a:	fa01 f002 	lsl.w	r0, r1, r2
 800069e:	fa21 f303 	lsr.w	r3, r1, r3
 80006a2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006a6:	4338      	orrs	r0, r7
 80006a8:	0c01      	lsrs	r1, r0, #16
 80006aa:	fbb3 f7fe 	udiv	r7, r3, lr
 80006ae:	fa1f f885 	uxth.w	r8, r5
 80006b2:	fb0e 3317 	mls	r3, lr, r7, r3
 80006b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ba:	fb07 f308 	mul.w	r3, r7, r8
 80006be:	428b      	cmp	r3, r1
 80006c0:	fa04 f402 	lsl.w	r4, r4, r2
 80006c4:	d907      	bls.n	80006d6 <__udivmoddi4+0x256>
 80006c6:	1869      	adds	r1, r5, r1
 80006c8:	f107 3cff 	add.w	ip, r7, #4294967295
 80006cc:	d22f      	bcs.n	800072e <__udivmoddi4+0x2ae>
 80006ce:	428b      	cmp	r3, r1
 80006d0:	d92d      	bls.n	800072e <__udivmoddi4+0x2ae>
 80006d2:	3f02      	subs	r7, #2
 80006d4:	4429      	add	r1, r5
 80006d6:	1acb      	subs	r3, r1, r3
 80006d8:	b281      	uxth	r1, r0
 80006da:	fbb3 f0fe 	udiv	r0, r3, lr
 80006de:	fb0e 3310 	mls	r3, lr, r0, r3
 80006e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006e6:	fb00 f308 	mul.w	r3, r0, r8
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d907      	bls.n	80006fe <__udivmoddi4+0x27e>
 80006ee:	1869      	adds	r1, r5, r1
 80006f0:	f100 3cff 	add.w	ip, r0, #4294967295
 80006f4:	d217      	bcs.n	8000726 <__udivmoddi4+0x2a6>
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d915      	bls.n	8000726 <__udivmoddi4+0x2a6>
 80006fa:	3802      	subs	r0, #2
 80006fc:	4429      	add	r1, r5
 80006fe:	1ac9      	subs	r1, r1, r3
 8000700:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000704:	e73b      	b.n	800057e <__udivmoddi4+0xfe>
 8000706:	4637      	mov	r7, r6
 8000708:	4630      	mov	r0, r6
 800070a:	e709      	b.n	8000520 <__udivmoddi4+0xa0>
 800070c:	4607      	mov	r7, r0
 800070e:	e6e7      	b.n	80004e0 <__udivmoddi4+0x60>
 8000710:	4618      	mov	r0, r3
 8000712:	e6fb      	b.n	800050c <__udivmoddi4+0x8c>
 8000714:	4541      	cmp	r1, r8
 8000716:	d2ab      	bcs.n	8000670 <__udivmoddi4+0x1f0>
 8000718:	ebb8 0a02 	subs.w	sl, r8, r2
 800071c:	eb69 020e 	sbc.w	r2, r9, lr
 8000720:	3801      	subs	r0, #1
 8000722:	4613      	mov	r3, r2
 8000724:	e7a4      	b.n	8000670 <__udivmoddi4+0x1f0>
 8000726:	4660      	mov	r0, ip
 8000728:	e7e9      	b.n	80006fe <__udivmoddi4+0x27e>
 800072a:	4618      	mov	r0, r3
 800072c:	e795      	b.n	800065a <__udivmoddi4+0x1da>
 800072e:	4667      	mov	r7, ip
 8000730:	e7d1      	b.n	80006d6 <__udivmoddi4+0x256>
 8000732:	4681      	mov	r9, r0
 8000734:	e77c      	b.n	8000630 <__udivmoddi4+0x1b0>
 8000736:	3802      	subs	r0, #2
 8000738:	442c      	add	r4, r5
 800073a:	e747      	b.n	80005cc <__udivmoddi4+0x14c>
 800073c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000740:	442b      	add	r3, r5
 8000742:	e72f      	b.n	80005a4 <__udivmoddi4+0x124>
 8000744:	4638      	mov	r0, r7
 8000746:	e708      	b.n	800055a <__udivmoddi4+0xda>
 8000748:	4637      	mov	r7, r6
 800074a:	e6e9      	b.n	8000520 <__udivmoddi4+0xa0>

0800074c <__aeabi_idiv0>:
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <Load_Presets>:



// Load from the Presets table
void Load_Presets(void)
{
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <Load_Presets+0x40>)
 8000752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000756:	4c0f      	ldr	r4, [pc, #60]	; (8000794 <Load_Presets+0x44>)
 8000758:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 800075c:	4f0e      	ldr	r7, [pc, #56]	; (8000798 <Load_Presets+0x48>)
 800075e:	4e0f      	ldr	r6, [pc, #60]	; (800079c <Load_Presets+0x4c>)
 8000760:	4d0f      	ldr	r5, [pc, #60]	; (80007a0 <Load_Presets+0x50>)
	int k;

	for(k=0; k<MAXPRESETS; k++)
	{
		strcpy(psets[k].name, pNames[k]);
 8000762:	4621      	mov	r1, r4
 8000764:	4618      	mov	r0, r3
 8000766:	f00a f943 	bl	800a9f0 <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 800076a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 800076e:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000770:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 8000774:	f857 0b04 	ldr.w	r0, [r7], #4
 8000778:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 800077a:	7519      	strb	r1, [r3, #20]
 800077c:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 800077e:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000782:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000786:	4543      	cmp	r3, r8
 8000788:	d1eb      	bne.n	8000762 <Load_Presets+0x12>
	}
}
 800078a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800078e:	bf00      	nop
 8000790:	24008760 	.word	0x24008760
 8000794:	24000000 	.word	0x24000000
 8000798:	0800fbe0 	.word	0x0800fbe0
 800079c:	0800fc17 	.word	0x0800fc17
 80007a0:	0800fbcf 	.word	0x0800fbcf

080007a4 <Tune_Preset>:
//-----------------------------------------------------------------------------
// Tune to the chosen preset
void Tune_Preset(uint8_t Idx)
{
 80007a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int kHz, Hz;

	LOfreq = psets[Idx].freq;
 80007a8:	0044      	lsls	r4, r0, #1
 80007aa:	4e5e      	ldr	r6, [pc, #376]	; (8000924 <Tune_Preset+0x180>)
 80007ac:	4a5e      	ldr	r2, [pc, #376]	; (8000928 <Tune_Preset+0x184>)
{
 80007ae:	4605      	mov	r5, r0
	LOfreq = psets[Idx].freq;
 80007b0:	1823      	adds	r3, r4, r0
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 80007b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8000958 <Tune_Preset+0x1b4>
	LOfreq = psets[Idx].freq;
 80007b6:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80007ba:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 80007bc:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 80007be:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 80007c0:	f888 3000 	strb.w	r3, [r8]

	switch(CurrentMode)
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	d812      	bhi.n	80007ee <Tune_Preset+0x4a>
 80007c8:	e8df f003 	tbb	[pc, r3]
 80007cc:	02205031 	.word	0x02205031
		//     ChangeColor(ptr, hUSB, GUI_RED);
		//     ChangeColor(ptr, hCW,  GUI_BLACK);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80007d0:	4b56      	ldr	r3, [pc, #344]	; (800092c <Tune_Preset+0x188>)
	Decay[CW]   = AGC_decay[newAGC];
 80007d2:	4a57      	ldr	r2, [pc, #348]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80007d4:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007d6:	4957      	ldr	r1, [pc, #348]	; (8000934 <Tune_Preset+0x190>)
	Decay[CW]   = AGC_decay[newAGC];
 80007d8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 80007dc:	4f56      	ldr	r7, [pc, #344]	; (8000938 <Tune_Preset+0x194>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007de:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80007e2:	6810      	ldr	r0, [r2, #0]
	CurrentAGC =newAGC;
 80007e4:	703b      	strb	r3, [r7, #0]
	Decay[CW]   = AGC_decay[newAGC];
 80007e6:	4a55      	ldr	r2, [pc, #340]	; (800093c <Tune_Preset+0x198>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007e8:	4b55      	ldr	r3, [pc, #340]	; (8000940 <Tune_Preset+0x19c>)
	Decay[CW]   = AGC_decay[newAGC];
 80007ea:	60d0      	str	r0, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007ec:	80d9      	strh	r1, [r3, #6]
 80007ee:	4f55      	ldr	r7, [pc, #340]	; (8000944 <Tune_Preset+0x1a0>)
	SetBW( psets[Idx].bw);
 80007f0:	442c      	add	r4, r5
 80007f2:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
	CurrentBW = newbw;
 80007f6:	7d63      	ldrb	r3, [r4, #21]
 80007f8:	703b      	strb	r3, [r7, #0]
	strcpy(msg, psets[Idx].name);
 80007fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80007fe:	4852      	ldr	r0, [pc, #328]	; (8000948 <Tune_Preset+0x1a4>)
 8000800:	eb06 01c5 	add.w	r1, r6, r5, lsl #3
}
 8000804:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	strcpy(msg, psets[Idx].name);
 8000808:	f00a b8f2 	b.w	800a9f0 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 800080c:	4b47      	ldr	r3, [pc, #284]	; (800092c <Tune_Preset+0x188>)
	Decay[USB]  = AGC_decay[newAGC];
 800080e:	4a48      	ldr	r2, [pc, #288]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000810:	789b      	ldrb	r3, [r3, #2]
	CurrentAGC =newAGC;
 8000812:	4f49      	ldr	r7, [pc, #292]	; (8000938 <Tune_Preset+0x194>)
	Decay[USB]  = AGC_decay[newAGC];
 8000814:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[USB] = Hangcount[newAGC]; break;
 8000818:	4946      	ldr	r1, [pc, #280]	; (8000934 <Tune_Preset+0x190>)
	CurrentAGC =newAGC;
 800081a:	703b      	strb	r3, [r7, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 800081c:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000820:	6810      	ldr	r0, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000822:	4b47      	ldr	r3, [pc, #284]	; (8000940 <Tune_Preset+0x19c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000824:	4a45      	ldr	r2, [pc, #276]	; (800093c <Tune_Preset+0x198>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000826:	8099      	strh	r1, [r3, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8000828:	6090      	str	r0, [r2, #8]
 800082a:	4f46      	ldr	r7, [pc, #280]	; (8000944 <Tune_Preset+0x1a0>)
 800082c:	e7e0      	b.n	80007f0 <Tune_Preset+0x4c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800082e:	f8df a12c 	ldr.w	sl, [pc, #300]	; 800095c <Tune_Preset+0x1b8>
		AMindex = 0; // TODO toglimi
 8000832:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000836:	4f43      	ldr	r7, [pc, #268]	; (8000944 <Tune_Preset+0x1a0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000838:	f44f 6380 	mov.w	r3, #1024	; 0x400
	CurrentBW = newbw;
 800083c:	f89a 0000 	ldrb.w	r0, [sl]
		AMindex = 0; // TODO toglimi
 8000840:	f8df 911c 	ldr.w	r9, [pc, #284]	; 8000960 <Tune_Preset+0x1bc>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000844:	4a41      	ldr	r2, [pc, #260]	; (800094c <Tune_Preset+0x1a8>)
 8000846:	4942      	ldr	r1, [pc, #264]	; (8000950 <Tune_Preset+0x1ac>)
	CurrentBW = newbw;
 8000848:	7038      	strb	r0, [r7, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800084a:	4842      	ldr	r0, [pc, #264]	; (8000954 <Tune_Preset+0x1b0>)
		AMindex = 0; // TODO toglimi
 800084c:	f8a9 c000 	strh.w	ip, [r9]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000850:	f001 f900 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000854:	4935      	ldr	r1, [pc, #212]	; (800092c <Tune_Preset+0x188>)
	CurrentAGC =newAGC;
 8000856:	4838      	ldr	r0, [pc, #224]	; (8000938 <Tune_Preset+0x194>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000858:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 800085a:	f898 2000 	ldrb.w	r2, [r8]
	CurrentAGC =newAGC;
 800085e:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000860:	2a03      	cmp	r2, #3
 8000862:	d8c5      	bhi.n	80007f0 <Tune_Preset+0x4c>
 8000864:	e8df f002 	tbb	[pc, r2]
 8000868:	314f4013 	.word	0x314f4013
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800086c:	4b2f      	ldr	r3, [pc, #188]	; (800092c <Tune_Preset+0x188>)
	Decay[LSB]  = AGC_decay[newAGC];
 800086e:	4a30      	ldr	r2, [pc, #192]	; (8000930 <Tune_Preset+0x18c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000870:	785b      	ldrb	r3, [r3, #1]
	CurrentAGC =newAGC;
 8000872:	4f31      	ldr	r7, [pc, #196]	; (8000938 <Tune_Preset+0x194>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000874:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000878:	492e      	ldr	r1, [pc, #184]	; (8000934 <Tune_Preset+0x190>)
	CurrentAGC =newAGC;
 800087a:	703b      	strb	r3, [r7, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 800087c:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000880:	6810      	ldr	r0, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000882:	4b2f      	ldr	r3, [pc, #188]	; (8000940 <Tune_Preset+0x19c>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000884:	4a2d      	ldr	r2, [pc, #180]	; (800093c <Tune_Preset+0x198>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000886:	8059      	strh	r1, [r3, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8000888:	6050      	str	r0, [r2, #4]
 800088a:	4f2e      	ldr	r7, [pc, #184]	; (8000944 <Tune_Preset+0x1a0>)
 800088c:	e7b0      	b.n	80007f0 <Tune_Preset+0x4c>
	SetBW( psets[Idx].bw);
 800088e:	442c      	add	r4, r5
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000890:	4928      	ldr	r1, [pc, #160]	; (8000934 <Tune_Preset+0x190>)
	Decay[AM]   = AGC_decay[newAGC];
 8000892:	4a27      	ldr	r2, [pc, #156]	; (8000930 <Tune_Preset+0x18c>)
	SetBW( psets[Idx].bw);
 8000894:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000898:	f831 c013 	ldrh.w	ip, [r1, r3, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 800089c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
	SetBW( psets[Idx].bw);
 80008a4:	7d61      	ldrb	r1, [r4, #21]
		AMindex = 0; // TODO toglimi
 80008a6:	2400      	movs	r4, #0
	Decay[AM]   = AGC_decay[newAGC];
 80008a8:	6810      	ldr	r0, [r2, #0]
	CurrentBW = newbw;
 80008aa:	7039      	strb	r1, [r7, #0]
		bw[AM] = newbw;
 80008ac:	f88a 1000 	strb.w	r1, [sl]
	Decay[AM]   = AGC_decay[newAGC];
 80008b0:	4922      	ldr	r1, [pc, #136]	; (800093c <Tune_Preset+0x198>)
		AMindex = 0; // TODO toglimi
 80008b2:	f8a9 4000 	strh.w	r4, [r9]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008b6:	4c22      	ldr	r4, [pc, #136]	; (8000940 <Tune_Preset+0x19c>)
	Decay[AM]   = AGC_decay[newAGC];
 80008b8:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008ba:	4a24      	ldr	r2, [pc, #144]	; (800094c <Tune_Preset+0x1a8>)
 80008bc:	4924      	ldr	r1, [pc, #144]	; (8000950 <Tune_Preset+0x1ac>)
 80008be:	4825      	ldr	r0, [pc, #148]	; (8000954 <Tune_Preset+0x1b0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008c0:	f8a4 c000 	strh.w	ip, [r4]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008c4:	f001 f8c6 	bl	8001a54 <SDR_2R_toC_f32>
 80008c8:	e797      	b.n	80007fa <Tune_Preset+0x56>
	Decay[CW]   = AGC_decay[newAGC];
 80008ca:	4a19      	ldr	r2, [pc, #100]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008cc:	4819      	ldr	r0, [pc, #100]	; (8000934 <Tune_Preset+0x190>)
	Decay[CW]   = AGC_decay[newAGC];
 80008ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 80008d2:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 80008d4:	4919      	ldr	r1, [pc, #100]	; (800093c <Tune_Preset+0x198>)
 80008d6:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008da:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <Tune_Preset+0x19c>)
	Decay[CW]   = AGC_decay[newAGC];
 80008e0:	f8c1 c00c 	str.w	ip, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80008e4:	80da      	strh	r2, [r3, #6]
 80008e6:	e783      	b.n	80007f0 <Tune_Preset+0x4c>
	Decay[LSB]  = AGC_decay[newAGC];
 80008e8:	4a11      	ldr	r2, [pc, #68]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008ea:	4812      	ldr	r0, [pc, #72]	; (8000934 <Tune_Preset+0x190>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008ec:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 80008f0:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 80008f2:	4912      	ldr	r1, [pc, #72]	; (800093c <Tune_Preset+0x198>)
 80008f4:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008f8:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80008fc:	4b10      	ldr	r3, [pc, #64]	; (8000940 <Tune_Preset+0x19c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008fe:	f8c1 c004 	str.w	ip, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000902:	805a      	strh	r2, [r3, #2]
 8000904:	e774      	b.n	80007f0 <Tune_Preset+0x4c>
	Decay[USB]  = AGC_decay[newAGC];
 8000906:	4a0a      	ldr	r2, [pc, #40]	; (8000930 <Tune_Preset+0x18c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000908:	480a      	ldr	r0, [pc, #40]	; (8000934 <Tune_Preset+0x190>)
	Decay[USB]  = AGC_decay[newAGC];
 800090a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 800090e:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000910:	490a      	ldr	r1, [pc, #40]	; (800093c <Tune_Preset+0x198>)
 8000912:	f8d2 c000 	ldr.w	ip, [r2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000916:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 800091a:	4b09      	ldr	r3, [pc, #36]	; (8000940 <Tune_Preset+0x19c>)
	Decay[USB]  = AGC_decay[newAGC];
 800091c:	f8c1 c008 	str.w	ip, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000920:	809a      	strh	r2, [r3, #4]
 8000922:	e765      	b.n	80007f0 <Tune_Preset+0x4c>
 8000924:	24008760 	.word	0x24008760
 8000928:	24009d28 	.word	0x24009d28
 800092c:	24007688 	.word	0x24007688
 8000930:	2400c24c 	.word	0x2400c24c
 8000934:	24009d24 	.word	0x24009d24
 8000938:	24000500 	.word	0x24000500
 800093c:	24002918 	.word	0x24002918
 8000940:	24007ec8 	.word	0x24007ec8
 8000944:	24000910 	.word	0x24000910
 8000948:	240042dc 	.word	0x240042dc
 800094c:	20004000 	.word	0x20004000
 8000950:	0800dbd0 	.word	0x0800dbd0
 8000954:	0800ebd0 	.word	0x0800ebd0
 8000958:	2400c25c 	.word	0x2400c25c
 800095c:	24008d18 	.word	0x24008d18
 8000960:	2400d662 	.word	0x2400d662

08000964 <SetBW>:
	switch(CurrentMode)
 8000964:	4a09      	ldr	r2, [pc, #36]	; (800098c <SetBW+0x28>)
	CurrentBW = newbw;
 8000966:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <SetBW+0x2c>)
{
 8000968:	b430      	push	{r4, r5}
	switch(CurrentMode)
 800096a:	7814      	ldrb	r4, [r2, #0]
	CurrentBW = newbw;
 800096c:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 800096e:	b10c      	cbz	r4, 8000974 <SetBW+0x10>
}	
 8000970:	bc30      	pop	{r4, r5}
 8000972:	4770      	bx	lr
		bw[AM] = newbw;
 8000974:	4907      	ldr	r1, [pc, #28]	; (8000994 <SetBW+0x30>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000976:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 800097a:	4d07      	ldr	r5, [pc, #28]	; (8000998 <SetBW+0x34>)
		bw[AM] = newbw;
 800097c:	7008      	strb	r0, [r1, #0]
		AMindex = 0; // TODO toglimi
 800097e:	802c      	strh	r4, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000980:	4a06      	ldr	r2, [pc, #24]	; (800099c <SetBW+0x38>)
 8000982:	4907      	ldr	r1, [pc, #28]	; (80009a0 <SetBW+0x3c>)
 8000984:	4807      	ldr	r0, [pc, #28]	; (80009a4 <SetBW+0x40>)
}	
 8000986:	bc30      	pop	{r4, r5}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000988:	f001 b864 	b.w	8001a54 <SDR_2R_toC_f32>
 800098c:	2400c25c 	.word	0x2400c25c
 8000990:	24000910 	.word	0x24000910
 8000994:	24008d18 	.word	0x24008d18
 8000998:	2400d662 	.word	0x2400d662
 800099c:	20004000 	.word	0x20004000
 80009a0:	0800dbd0 	.word	0x0800dbd0
 80009a4:	0800ebd0 	.word	0x0800ebd0

080009a8 <SetAGC>:
	switch(CurrentMode)
 80009a8:	4b23      	ldr	r3, [pc, #140]	; (8000a38 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 80009aa:	4a24      	ldr	r2, [pc, #144]	; (8000a3c <SetAGC+0x94>)
	switch(CurrentMode)
 80009ac:	781b      	ldrb	r3, [r3, #0]
{
 80009ae:	b430      	push	{r4, r5}
	CurrentAGC =newAGC;
 80009b0:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80009b2:	2b03      	cmp	r3, #3
 80009b4:	d810      	bhi.n	80009d8 <SetAGC+0x30>
 80009b6:	e8df f003 	tbb	[pc, r3]
 80009ba:	202f      	.short	0x202f
 80009bc:	0211      	.short	0x0211
	Decay[CW]   = AGC_decay[newAGC];
 80009be:	4b20      	ldr	r3, [pc, #128]	; (8000a40 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009c0:	4a20      	ldr	r2, [pc, #128]	; (8000a44 <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 80009c2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009c6:	4c20      	ldr	r4, [pc, #128]	; (8000a48 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009c8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80009cc:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009ce:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 80009d0:	4b1f      	ldr	r3, [pc, #124]	; (8000a50 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 80009d2:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80009d4:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 80009d6:	70d8      	strb	r0, [r3, #3]
}	
 80009d8:	bc30      	pop	{r4, r5}
 80009da:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80009de:	4a19      	ldr	r2, [pc, #100]	; (8000a44 <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 80009e0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80009e4:	4c18      	ldr	r4, [pc, #96]	; (8000a48 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80009e6:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 80009ea:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 80009ec:	4a17      	ldr	r2, [pc, #92]	; (8000a4c <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 80009ee:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 80009f0:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 80009f2:	8091      	strh	r1, [r2, #4]
	case USB :      agc[USB] = newAGC;
 80009f4:	7098      	strb	r0, [r3, #2]
}	
 80009f6:	bc30      	pop	{r4, r5}
 80009f8:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80009fc:	4a11      	ldr	r2, [pc, #68]	; (8000a44 <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80009fe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a02:	4c11      	ldr	r4, [pc, #68]	; (8000a48 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a04:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000a08:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a0a:	4a10      	ldr	r2, [pc, #64]	; (8000a4c <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000a0e:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000a10:	8051      	strh	r1, [r2, #2]
	case LSB :      agc[LSB] = newAGC;
 8000a12:	7058      	strb	r0, [r3, #1]
}	
 8000a14:	bc30      	pop	{r4, r5}
 8000a16:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	; (8000a44 <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a1c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a20:	4c09      	ldr	r4, [pc, #36]	; (8000a48 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a22:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000a26:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a28:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000a2c:	6025      	str	r5, [r4, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000a2e:	8011      	strh	r1, [r2, #0]
	case AM :       agc[AM] = newAGC;
 8000a30:	7018      	strb	r0, [r3, #0]
}	
 8000a32:	bc30      	pop	{r4, r5}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2400c25c 	.word	0x2400c25c
 8000a3c:	24000500 	.word	0x24000500
 8000a40:	2400c24c 	.word	0x2400c24c
 8000a44:	24009d24 	.word	0x24009d24
 8000a48:	24002918 	.word	0x24002918
 8000a4c:	24007ec8 	.word	0x24007ec8
 8000a50:	24007688 	.word	0x24007688

08000a54 <SetMode>:
{
 8000a54:	b538      	push	{r3, r4, r5, lr}
	CurrentMode = newmode;
 8000a56:	4c48      	ldr	r4, [pc, #288]	; (8000b78 <SetMode+0x124>)
 8000a58:	7020      	strb	r0, [r4, #0]
	switch(CurrentMode)
 8000a5a:	2803      	cmp	r0, #3
 8000a5c:	d816      	bhi.n	8000a8c <SetMode+0x38>
 8000a5e:	e8df f000 	tbb	[pc, r0]
 8000a62:	2a3e      	.short	0x2a3e
 8000a64:	0216      	.short	0x0216
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000a66:	4b45      	ldr	r3, [pc, #276]	; (8000b7c <SetMode+0x128>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a68:	4a45      	ldr	r2, [pc, #276]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000a6a:	78db      	ldrb	r3, [r3, #3]
 8000a6c:	4c45      	ldr	r4, [pc, #276]	; (8000b84 <SetMode+0x130>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a6e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000a72:	4945      	ldr	r1, [pc, #276]	; (8000b88 <SetMode+0x134>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a74:	4845      	ldr	r0, [pc, #276]	; (8000b8c <SetMode+0x138>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a76:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a78:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000a7c:	78e2      	ldrb	r2, [r4, #3]
	CurrentAGC =newAGC;
 8000a7e:	700b      	strb	r3, [r1, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000a80:	4c43      	ldr	r4, [pc, #268]	; (8000b90 <SetMode+0x13c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a82:	4944      	ldr	r1, [pc, #272]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000a84:	4b44      	ldr	r3, [pc, #272]	; (8000b98 <SetMode+0x144>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a86:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a88:	80c8      	strh	r0, [r1, #6]
	CurrentBW = newbw;
 8000a8a:	701a      	strb	r2, [r3, #0]
		break;

	default :
		break;
	}
}	
 8000a8c:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a8e:	4b3b      	ldr	r3, [pc, #236]	; (8000b7c <SetMode+0x128>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a90:	4a3b      	ldr	r2, [pc, #236]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a92:	789b      	ldrb	r3, [r3, #2]
 8000a94:	4c3b      	ldr	r4, [pc, #236]	; (8000b84 <SetMode+0x130>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a96:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000a9a:	493b      	ldr	r1, [pc, #236]	; (8000b88 <SetMode+0x134>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000a9c:	483b      	ldr	r0, [pc, #236]	; (8000b8c <SetMode+0x138>)
	Decay[USB]  = AGC_decay[newAGC];
 8000a9e:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000aa0:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000aa4:	78a2      	ldrb	r2, [r4, #2]
	CurrentAGC =newAGC;
 8000aa6:	700b      	strb	r3, [r1, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000aa8:	4c39      	ldr	r4, [pc, #228]	; (8000b90 <SetMode+0x13c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000aaa:	493a      	ldr	r1, [pc, #232]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000aac:	4b3a      	ldr	r3, [pc, #232]	; (8000b98 <SetMode+0x144>)
	Decay[USB]  = AGC_decay[newAGC];
 8000aae:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ab0:	8088      	strh	r0, [r1, #4]
	CurrentBW = newbw;
 8000ab2:	701a      	strb	r2, [r3, #0]
}	
 8000ab4:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000ab6:	4b31      	ldr	r3, [pc, #196]	; (8000b7c <SetMode+0x128>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ab8:	4a31      	ldr	r2, [pc, #196]	; (8000b80 <SetMode+0x12c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000aba:	785b      	ldrb	r3, [r3, #1]
 8000abc:	4c31      	ldr	r4, [pc, #196]	; (8000b84 <SetMode+0x130>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000abe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	CurrentAGC =newAGC;
 8000ac2:	4931      	ldr	r1, [pc, #196]	; (8000b88 <SetMode+0x134>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac4:	4831      	ldr	r0, [pc, #196]	; (8000b8c <SetMode+0x138>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ac6:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ac8:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	CurrentBW = newbw;
 8000acc:	7862      	ldrb	r2, [r4, #1]
	CurrentAGC =newAGC;
 8000ace:	700b      	strb	r3, [r1, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad0:	4c2f      	ldr	r4, [pc, #188]	; (8000b90 <SetMode+0x13c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ad2:	4930      	ldr	r1, [pc, #192]	; (8000b94 <SetMode+0x140>)
	CurrentBW = newbw;
 8000ad4:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <SetMode+0x144>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad6:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ad8:	8048      	strh	r0, [r1, #2]
	CurrentBW = newbw;
 8000ada:	701a      	strb	r2, [r3, #0]
}	
 8000adc:	bd38      	pop	{r3, r4, r5, pc}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000ade:	4929      	ldr	r1, [pc, #164]	; (8000b84 <SetMode+0x130>)
		AMindex = 0; // TODO toglimi
 8000ae0:	2500      	movs	r5, #0
	CurrentBW = newbw;
 8000ae2:	4a2d      	ldr	r2, [pc, #180]	; (8000b98 <SetMode+0x144>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
	CurrentBW = newbw;
 8000ae8:	7809      	ldrb	r1, [r1, #0]
		AMindex = 0; // TODO toglimi
 8000aea:	482c      	ldr	r0, [pc, #176]	; (8000b9c <SetMode+0x148>)
	CurrentBW = newbw;
 8000aec:	7011      	strb	r1, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000aee:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000af0:	4a2b      	ldr	r2, [pc, #172]	; (8000ba0 <SetMode+0x14c>)
 8000af2:	492c      	ldr	r1, [pc, #176]	; (8000ba4 <SetMode+0x150>)
 8000af4:	482c      	ldr	r0, [pc, #176]	; (8000ba8 <SetMode+0x154>)
 8000af6:	f000 ffad 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000afa:	4920      	ldr	r1, [pc, #128]	; (8000b7c <SetMode+0x128>)
	CurrentAGC =newAGC;
 8000afc:	4822      	ldr	r0, [pc, #136]	; (8000b88 <SetMode+0x134>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000afe:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000b00:	7822      	ldrb	r2, [r4, #0]
	CurrentAGC =newAGC;
 8000b02:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000b04:	2a03      	cmp	r2, #3
 8000b06:	d8c1      	bhi.n	8000a8c <SetMode+0x38>
 8000b08:	e8df f002 	tbb	[pc, r2]
 8000b0c:	02281b0f 	.word	0x02281b0f
	Decay[CW]   = AGC_decay[newAGC];
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <SetMode+0x12c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b12:	481e      	ldr	r0, [pc, #120]	; (8000b8c <SetMode+0x138>)
	Decay[CW]   = AGC_decay[newAGC];
 8000b14:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b18:	4c1d      	ldr	r4, [pc, #116]	; (8000b90 <SetMode+0x13c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b1a:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000b1e:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b20:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <SetMode+0x140>)
	case CW :       agc[CW] = newAGC;
 8000b22:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000b24:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000b26:	80d0      	strh	r0, [r2, #6]
}	
 8000b28:	bd38      	pop	{r3, r4, r5, pc}
	Decay[AM]   = AGC_decay[newAGC];
 8000b2a:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <SetMode+0x12c>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b2c:	4917      	ldr	r1, [pc, #92]	; (8000b8c <SetMode+0x138>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b32:	4817      	ldr	r0, [pc, #92]	; (8000b90 <SetMode+0x13c>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b34:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000b38:	6812      	ldr	r2, [r2, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b3a:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <SetMode+0x140>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b3c:	6002      	str	r2, [r0, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b3e:	8019      	strh	r1, [r3, #0]
}	
 8000b40:	bd38      	pop	{r3, r4, r5, pc}
	Decay[LSB]  = AGC_decay[newAGC];
 8000b42:	4a0f      	ldr	r2, [pc, #60]	; (8000b80 <SetMode+0x12c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b44:	4811      	ldr	r0, [pc, #68]	; (8000b8c <SetMode+0x138>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000b46:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b4a:	4c11      	ldr	r4, [pc, #68]	; (8000b90 <SetMode+0x13c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b4c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000b50:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b52:	4a10      	ldr	r2, [pc, #64]	; (8000b94 <SetMode+0x140>)
	case LSB :      agc[LSB] = newAGC;
 8000b54:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000b56:	6065      	str	r5, [r4, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000b58:	8050      	strh	r0, [r2, #2]
}	
 8000b5a:	bd38      	pop	{r3, r4, r5, pc}
	Decay[USB]  = AGC_decay[newAGC];
 8000b5c:	4a08      	ldr	r2, [pc, #32]	; (8000b80 <SetMode+0x12c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b5e:	480b      	ldr	r0, [pc, #44]	; (8000b8c <SetMode+0x138>)
	Decay[USB]  = AGC_decay[newAGC];
 8000b60:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000b64:	4c0a      	ldr	r4, [pc, #40]	; (8000b90 <SetMode+0x13c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b66:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000b6a:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b6c:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <SetMode+0x140>)
	case USB :      agc[USB] = newAGC;
 8000b6e:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000b70:	60a5      	str	r5, [r4, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000b72:	8090      	strh	r0, [r2, #4]
}	
 8000b74:	bd38      	pop	{r3, r4, r5, pc}
 8000b76:	bf00      	nop
 8000b78:	2400c25c 	.word	0x2400c25c
 8000b7c:	24007688 	.word	0x24007688
 8000b80:	2400c24c 	.word	0x2400c24c
 8000b84:	24008d18 	.word	0x24008d18
 8000b88:	24000500 	.word	0x24000500
 8000b8c:	24009d24 	.word	0x24009d24
 8000b90:	24002918 	.word	0x24002918
 8000b94:	24007ec8 	.word	0x24007ec8
 8000b98:	24000910 	.word	0x24000910
 8000b9c:	2400d662 	.word	0x2400d662
 8000ba0:	20004000 	.word	0x20004000
 8000ba4:	0800dbd0 	.word	0x0800dbd0
 8000ba8:	0800ebd0 	.word	0x0800ebd0

08000bac <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	Fstep = pow(10, 5 - idx);
 8000bac:	f1c0 0005 	rsb	r0, r0, #5
 8000bb0:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8000bb4:	ee07 0a90 	vmov	s15, r0
{
 8000bb8:	b508      	push	{r3, lr}
	Fstep = pow(10, 5 - idx);
 8000bba:	eeb8 1be7 	vcvt.f64.s32	d1, s15
 8000bbe:	f00b fb5b 	bl	800c278 <pow>
 8000bc2:	eebc 0bc0 	vcvt.u32.f64	s0, d0
 8000bc6:	4b02      	ldr	r3, [pc, #8]	; (8000bd0 <SetFstep+0x24>)
 8000bc8:	ed83 0a00 	vstr	s0, [r3]
}	
 8000bcc:	bd08      	pop	{r3, pc}
 8000bce:	bf00      	nop
 8000bd0:	2400c254 	.word	0x2400c254

08000bd4 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked()
{	
	LOfreq += Fstep;
 8000bd4:	4b5f      	ldr	r3, [pc, #380]	; (8000d54 <FplusClicked+0x180>)
 8000bd6:	4960      	ldr	r1, [pc, #384]	; (8000d58 <FplusClicked+0x184>)
 8000bd8:	edd3 7a00 	vldr	s15, [r3]
 8000bdc:	ed91 7a00 	vldr	s14, [r1]
 8000be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
{	
 8000be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000be8:	4f5c      	ldr	r7, [pc, #368]	; (8000d5c <FplusClicked+0x188>)
	LOfreq += Fstep;
 8000bea:	ee77 7a87 	vadd.f32	s15, s15, s14
	psets[0].bw = bw[CurrentMode];
 8000bee:	4d5c      	ldr	r5, [pc, #368]	; (8000d60 <FplusClicked+0x18c>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000bf0:	783b      	ldrb	r3, [r7, #0]
 8000bf2:	4c5c      	ldr	r4, [pc, #368]	; (8000d64 <FplusClicked+0x190>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000bf4:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8000d68 <FplusClicked+0x194>
	psets[0].bw = bw[CurrentMode];
 8000bf8:	5cea      	ldrb	r2, [r5, r3]
	LOfreq  = min(LOfreq, 50000000.f);
 8000bfa:	fec7 7ac7 	vminnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000bfe:	7523      	strb	r3, [r4, #20]
	LOfreq  = min(LOfreq, 50000000.f);
 8000c00:	edc1 7a00 	vstr	s15, [r1]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000c04:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000c08:	7562      	strb	r2, [r4, #21]
	switch(CurrentMode)
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d812      	bhi.n	8000c34 <FplusClicked+0x60>
 8000c0e:	e8df f003 	tbb	[pc, r3]
 8000c12:	452a      	.short	0x452a
 8000c14:	0219      	.short	0x0219
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c16:	4b55      	ldr	r3, [pc, #340]	; (8000d6c <FplusClicked+0x198>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c18:	4955      	ldr	r1, [pc, #340]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000c1a:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c1c:	4855      	ldr	r0, [pc, #340]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c1e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000c22:	4d55      	ldr	r5, [pc, #340]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c24:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000c28:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000c2a:	702b      	strb	r3, [r5, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000c2c:	4953      	ldr	r1, [pc, #332]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c2e:	4b54      	ldr	r3, [pc, #336]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[CW]   = AGC_decay[newAGC];
 8000c30:	60cc      	str	r4, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000c32:	80d8      	strh	r0, [r3, #6]
 8000c34:	4e53      	ldr	r6, [pc, #332]	; (8000d84 <FplusClicked+0x1b0>)
	CurrentBW = newbw;
 8000c36:	7032      	strb	r2, [r6, #0]
	strcpy(msg, psets[Idx].name);
 8000c38:	494a      	ldr	r1, [pc, #296]	; (8000d64 <FplusClicked+0x190>)
 8000c3a:	4853      	ldr	r0, [pc, #332]	; (8000d88 <FplusClicked+0x1b4>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000c3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000c40:	f009 bed6 	b.w	800a9f0 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c44:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <FplusClicked+0x198>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c46:	494a      	ldr	r1, [pc, #296]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c48:	789b      	ldrb	r3, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c4a:	484a      	ldr	r0, [pc, #296]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c4c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000c50:	4d49      	ldr	r5, [pc, #292]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c52:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000c56:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000c58:	702b      	strb	r3, [r5, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000c5a:	4948      	ldr	r1, [pc, #288]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c5c:	4b48      	ldr	r3, [pc, #288]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[USB]  = AGC_decay[newAGC];
 8000c5e:	608c      	str	r4, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000c60:	8098      	strh	r0, [r3, #4]
 8000c62:	4e48      	ldr	r6, [pc, #288]	; (8000d84 <FplusClicked+0x1b0>)
 8000c64:	e7e7      	b.n	8000c36 <FplusClicked+0x62>
	CurrentBW = newbw;
 8000c66:	7828      	ldrb	r0, [r5, #0]
		AMindex = 0; // TODO toglimi
 8000c68:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000c6c:	4e45      	ldr	r6, [pc, #276]	; (8000d84 <FplusClicked+0x1b0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000c72:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8000d98 <FplusClicked+0x1c4>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c76:	4a45      	ldr	r2, [pc, #276]	; (8000d8c <FplusClicked+0x1b8>)
 8000c78:	4945      	ldr	r1, [pc, #276]	; (8000d90 <FplusClicked+0x1bc>)
	CurrentBW = newbw;
 8000c7a:	7030      	strb	r0, [r6, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c7c:	4845      	ldr	r0, [pc, #276]	; (8000d94 <FplusClicked+0x1c0>)
		AMindex = 0; // TODO toglimi
 8000c7e:	f8a8 c000 	strh.w	ip, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000c82:	f000 fee7 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c86:	4939      	ldr	r1, [pc, #228]	; (8000d6c <FplusClicked+0x198>)
	CurrentAGC =newAGC;
 8000c88:	483b      	ldr	r0, [pc, #236]	; (8000d78 <FplusClicked+0x1a4>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c8a:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000c8c:	783a      	ldrb	r2, [r7, #0]
	CurrentAGC =newAGC;
 8000c8e:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000c90:	2a03      	cmp	r2, #3
 8000c92:	d85c      	bhi.n	8000d4e <FplusClicked+0x17a>
 8000c94:	e8df f002 	tbb	[pc, r2]
 8000c98:	314d3f13 	.word	0x314d3f13
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000c9c:	4b33      	ldr	r3, [pc, #204]	; (8000d6c <FplusClicked+0x198>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000c9e:	4934      	ldr	r1, [pc, #208]	; (8000d70 <FplusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000ca0:	785b      	ldrb	r3, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ca2:	4834      	ldr	r0, [pc, #208]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ca4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000ca8:	4d33      	ldr	r5, [pc, #204]	; (8000d78 <FplusClicked+0x1a4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000caa:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000cae:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000cb0:	702b      	strb	r3, [r5, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000cb2:	4932      	ldr	r1, [pc, #200]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000cb4:	4b32      	ldr	r3, [pc, #200]	; (8000d80 <FplusClicked+0x1ac>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000cb6:	604c      	str	r4, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000cb8:	8058      	strh	r0, [r3, #2]
 8000cba:	4e32      	ldr	r6, [pc, #200]	; (8000d84 <FplusClicked+0x1b0>)
 8000cbc:	e7bb      	b.n	8000c36 <FplusClicked+0x62>
	Decay[AM]   = AGC_decay[newAGC];
 8000cbe:	4a2c      	ldr	r2, [pc, #176]	; (8000d70 <FplusClicked+0x19c>)
 8000cc0:	7d61      	ldrb	r1, [r4, #21]
 8000cc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cc6:	4c2b      	ldr	r4, [pc, #172]	; (8000d74 <FplusClicked+0x1a0>)
	CurrentBW = newbw;
 8000cc8:	7031      	strb	r1, [r6, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000cca:	6810      	ldr	r0, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000ccc:	2200      	movs	r2, #0
		bw[AM] = newbw;
 8000cce:	7029      	strb	r1, [r5, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000cd0:	492a      	ldr	r1, [pc, #168]	; (8000d7c <FplusClicked+0x1a8>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cd2:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000cd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000cda:	4c29      	ldr	r4, [pc, #164]	; (8000d80 <FplusClicked+0x1ac>)
		AMindex = 0; // TODO toglimi
 8000cdc:	f8a8 2000 	strh.w	r2, [r8]
	Decay[AM]   = AGC_decay[newAGC];
 8000ce0:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000ce2:	4a2a      	ldr	r2, [pc, #168]	; (8000d8c <FplusClicked+0x1b8>)
 8000ce4:	492a      	ldr	r1, [pc, #168]	; (8000d90 <FplusClicked+0x1bc>)
 8000ce6:	482b      	ldr	r0, [pc, #172]	; (8000d94 <FplusClicked+0x1c0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000ce8:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000cea:	f000 feb3 	bl	8001a54 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000cee:	491d      	ldr	r1, [pc, #116]	; (8000d64 <FplusClicked+0x190>)
 8000cf0:	4825      	ldr	r0, [pc, #148]	; (8000d88 <FplusClicked+0x1b4>)
}	
 8000cf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000cf6:	f009 be7b 	b.w	800a9f0 <strcpy>
	Decay[CW]   = AGC_decay[newAGC];
 8000cfa:	4a1d      	ldr	r2, [pc, #116]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000cfc:	4f1d      	ldr	r7, [pc, #116]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000cfe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 8000d02:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000d04:	481d      	ldr	r0, [pc, #116]	; (8000d7c <FplusClicked+0x1a8>)
 8000d06:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000d08:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d0c:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <FplusClicked+0x1ac>)
 8000d0e:	7d62      	ldrb	r2, [r4, #21]
	Decay[CW]   = AGC_decay[newAGC];
 8000d10:	60c5      	str	r5, [r0, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000d12:	80d9      	strh	r1, [r3, #6]
 8000d14:	e78f      	b.n	8000c36 <FplusClicked+0x62>
	Decay[LSB]  = AGC_decay[newAGC];
 8000d16:	4a16      	ldr	r2, [pc, #88]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d18:	4f16      	ldr	r7, [pc, #88]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000d1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8000d1e:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000d20:	4816      	ldr	r0, [pc, #88]	; (8000d7c <FplusClicked+0x1a8>)
 8000d22:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d24:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d28:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <FplusClicked+0x1ac>)
 8000d2a:	7d62      	ldrb	r2, [r4, #21]
	Decay[LSB]  = AGC_decay[newAGC];
 8000d2c:	6045      	str	r5, [r0, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000d2e:	8059      	strh	r1, [r3, #2]
 8000d30:	e781      	b.n	8000c36 <FplusClicked+0x62>
	Decay[USB]  = AGC_decay[newAGC];
 8000d32:	4a0f      	ldr	r2, [pc, #60]	; (8000d70 <FplusClicked+0x19c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d34:	4f0f      	ldr	r7, [pc, #60]	; (8000d74 <FplusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000d36:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 8000d3a:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000d3c:	480f      	ldr	r0, [pc, #60]	; (8000d7c <FplusClicked+0x1a8>)
 8000d3e:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d40:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000d44:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <FplusClicked+0x1ac>)
 8000d46:	7d62      	ldrb	r2, [r4, #21]
	Decay[USB]  = AGC_decay[newAGC];
 8000d48:	6085      	str	r5, [r0, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000d4a:	8099      	strh	r1, [r3, #4]
 8000d4c:	e773      	b.n	8000c36 <FplusClicked+0x62>
 8000d4e:	7d62      	ldrb	r2, [r4, #21]
 8000d50:	e771      	b.n	8000c36 <FplusClicked+0x62>
 8000d52:	bf00      	nop
 8000d54:	2400c254 	.word	0x2400c254
 8000d58:	24009d28 	.word	0x24009d28
 8000d5c:	2400c25c 	.word	0x2400c25c
 8000d60:	24008d18 	.word	0x24008d18
 8000d64:	24008760 	.word	0x24008760
 8000d68:	4c3ebc20 	.word	0x4c3ebc20
 8000d6c:	24007688 	.word	0x24007688
 8000d70:	2400c24c 	.word	0x2400c24c
 8000d74:	24009d24 	.word	0x24009d24
 8000d78:	24000500 	.word	0x24000500
 8000d7c:	24002918 	.word	0x24002918
 8000d80:	24007ec8 	.word	0x24007ec8
 8000d84:	24000910 	.word	0x24000910
 8000d88:	240042dc 	.word	0x240042dc
 8000d8c:	20004000 	.word	0x20004000
 8000d90:	0800dbd0 	.word	0x0800dbd0
 8000d94:	0800ebd0 	.word	0x0800ebd0
 8000d98:	2400d662 	.word	0x2400d662

08000d9c <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked()
{	
	LOfreq -= Fstep;
 8000d9c:	4b5f      	ldr	r3, [pc, #380]	; (8000f1c <FminusClicked+0x180>)
 8000d9e:	4960      	ldr	r1, [pc, #384]	; (8000f20 <FminusClicked+0x184>)
 8000da0:	ed93 7a00 	vldr	s14, [r3]
 8000da4:	edd1 7a00 	vldr	s15, [r1]
 8000da8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
{	
 8000dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000db0:	4f5c      	ldr	r7, [pc, #368]	; (8000f24 <FminusClicked+0x188>)
	LOfreq -= Fstep;
 8000db2:	ee77 7ac7 	vsub.f32	s15, s15, s14
	psets[0].bw = bw[CurrentMode];
 8000db6:	4d5c      	ldr	r5, [pc, #368]	; (8000f28 <FminusClicked+0x18c>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000db8:	783b      	ldrb	r3, [r7, #0]
 8000dba:	4c5c      	ldr	r4, [pc, #368]	; (8000f2c <FminusClicked+0x190>)
	LOfreq  = max(LOfreq, 8000.f);
 8000dbc:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8000f30 <FminusClicked+0x194>
	psets[0].bw = bw[CurrentMode];
 8000dc0:	5cea      	ldrb	r2, [r5, r3]
	LOfreq  = max(LOfreq, 8000.f);
 8000dc2:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000dc6:	7523      	strb	r3, [r4, #20]
	LOfreq  = max(LOfreq, 8000.f);
 8000dc8:	edc1 7a00 	vstr	s15, [r1]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000dcc:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000dd0:	7562      	strb	r2, [r4, #21]
	switch(CurrentMode)
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d812      	bhi.n	8000dfc <FminusClicked+0x60>
 8000dd6:	e8df f003 	tbb	[pc, r3]
 8000dda:	452a      	.short	0x452a
 8000ddc:	0219      	.short	0x0219
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000dde:	4b55      	ldr	r3, [pc, #340]	; (8000f34 <FminusClicked+0x198>)
	Decay[CW]   = AGC_decay[newAGC];
 8000de0:	4955      	ldr	r1, [pc, #340]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000de2:	78db      	ldrb	r3, [r3, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000de4:	4855      	ldr	r0, [pc, #340]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000de6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000dea:	4d55      	ldr	r5, [pc, #340]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000dec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000df0:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000df2:	702b      	strb	r3, [r5, #0]
	Decay[CW]   = AGC_decay[newAGC];
 8000df4:	4953      	ldr	r1, [pc, #332]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000df6:	4b54      	ldr	r3, [pc, #336]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[CW]   = AGC_decay[newAGC];
 8000df8:	60cc      	str	r4, [r1, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000dfa:	80d8      	strh	r0, [r3, #6]
 8000dfc:	4e53      	ldr	r6, [pc, #332]	; (8000f4c <FminusClicked+0x1b0>)
	CurrentBW = newbw;
 8000dfe:	7032      	strb	r2, [r6, #0]
	strcpy(msg, psets[Idx].name);
 8000e00:	494a      	ldr	r1, [pc, #296]	; (8000f2c <FminusClicked+0x190>)
 8000e02:	4853      	ldr	r0, [pc, #332]	; (8000f50 <FminusClicked+0x1b4>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000e04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000e08:	f009 bdf2 	b.w	800a9f0 <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e0c:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <FminusClicked+0x198>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e0e:	494a      	ldr	r1, [pc, #296]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000e10:	789b      	ldrb	r3, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e12:	484a      	ldr	r0, [pc, #296]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e14:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000e18:	4d49      	ldr	r5, [pc, #292]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e1a:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000e1e:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000e20:	702b      	strb	r3, [r5, #0]
	Decay[USB]  = AGC_decay[newAGC];
 8000e22:	4948      	ldr	r1, [pc, #288]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e24:	4b48      	ldr	r3, [pc, #288]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[USB]  = AGC_decay[newAGC];
 8000e26:	608c      	str	r4, [r1, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000e28:	8098      	strh	r0, [r3, #4]
 8000e2a:	4e48      	ldr	r6, [pc, #288]	; (8000f4c <FminusClicked+0x1b0>)
 8000e2c:	e7e7      	b.n	8000dfe <FminusClicked+0x62>
	CurrentBW = newbw;
 8000e2e:	7828      	ldrb	r0, [r5, #0]
		AMindex = 0; // TODO toglimi
 8000e30:	f04f 0c00 	mov.w	ip, #0
	CurrentBW = newbw;
 8000e34:	4e45      	ldr	r6, [pc, #276]	; (8000f4c <FminusClicked+0x1b0>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e36:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000e3a:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8000f60 <FminusClicked+0x1c4>
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e3e:	4a45      	ldr	r2, [pc, #276]	; (8000f54 <FminusClicked+0x1b8>)
 8000e40:	4945      	ldr	r1, [pc, #276]	; (8000f58 <FminusClicked+0x1bc>)
	CurrentBW = newbw;
 8000e42:	7030      	strb	r0, [r6, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e44:	4845      	ldr	r0, [pc, #276]	; (8000f5c <FminusClicked+0x1c0>)
		AMindex = 0; // TODO toglimi
 8000e46:	f8a8 c000 	strh.w	ip, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e4a:	f000 fe03 	bl	8001a54 <SDR_2R_toC_f32>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e4e:	4939      	ldr	r1, [pc, #228]	; (8000f34 <FminusClicked+0x198>)
	CurrentAGC =newAGC;
 8000e50:	483b      	ldr	r0, [pc, #236]	; (8000f40 <FminusClicked+0x1a4>)
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000e52:	780b      	ldrb	r3, [r1, #0]
	switch(CurrentMode)
 8000e54:	783a      	ldrb	r2, [r7, #0]
	CurrentAGC =newAGC;
 8000e56:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8000e58:	2a03      	cmp	r2, #3
 8000e5a:	d85c      	bhi.n	8000f16 <FminusClicked+0x17a>
 8000e5c:	e8df f002 	tbb	[pc, r2]
 8000e60:	314d3f13 	.word	0x314d3f13
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e64:	4b33      	ldr	r3, [pc, #204]	; (8000f34 <FminusClicked+0x198>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e66:	4934      	ldr	r1, [pc, #208]	; (8000f38 <FminusClicked+0x19c>)
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000e68:	785b      	ldrb	r3, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e6a:	4834      	ldr	r0, [pc, #208]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e6c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
	CurrentAGC =newAGC;
 8000e70:	4d33      	ldr	r5, [pc, #204]	; (8000f40 <FminusClicked+0x1a4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e72:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000e76:	680c      	ldr	r4, [r1, #0]
	CurrentAGC =newAGC;
 8000e78:	702b      	strb	r3, [r5, #0]
	Decay[LSB]  = AGC_decay[newAGC];
 8000e7a:	4932      	ldr	r1, [pc, #200]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e7c:	4b32      	ldr	r3, [pc, #200]	; (8000f48 <FminusClicked+0x1ac>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000e7e:	604c      	str	r4, [r1, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000e80:	8058      	strh	r0, [r3, #2]
 8000e82:	4e32      	ldr	r6, [pc, #200]	; (8000f4c <FminusClicked+0x1b0>)
 8000e84:	e7bb      	b.n	8000dfe <FminusClicked+0x62>
	Decay[AM]   = AGC_decay[newAGC];
 8000e86:	4a2c      	ldr	r2, [pc, #176]	; (8000f38 <FminusClicked+0x19c>)
 8000e88:	7d61      	ldrb	r1, [r4, #21]
 8000e8a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000e8e:	4c2b      	ldr	r4, [pc, #172]	; (8000f3c <FminusClicked+0x1a0>)
	CurrentBW = newbw;
 8000e90:	7031      	strb	r1, [r6, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000e92:	6810      	ldr	r0, [r2, #0]
		AMindex = 0; // TODO toglimi
 8000e94:	2200      	movs	r2, #0
		bw[AM] = newbw;
 8000e96:	7029      	strb	r1, [r5, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000e98:	492a      	ldr	r1, [pc, #168]	; (8000f44 <FminusClicked+0x1a8>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000e9a:	f834 6013 	ldrh.w	r6, [r4, r3, lsl #1]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000e9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000ea2:	4c29      	ldr	r4, [pc, #164]	; (8000f48 <FminusClicked+0x1ac>)
		AMindex = 0; // TODO toglimi
 8000ea4:	f8a8 2000 	strh.w	r2, [r8]
	Decay[AM]   = AGC_decay[newAGC];
 8000ea8:	6008      	str	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000eaa:	4a2a      	ldr	r2, [pc, #168]	; (8000f54 <FminusClicked+0x1b8>)
 8000eac:	492a      	ldr	r1, [pc, #168]	; (8000f58 <FminusClicked+0x1bc>)
 8000eae:	482b      	ldr	r0, [pc, #172]	; (8000f5c <FminusClicked+0x1c0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000eb0:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000eb2:	f000 fdcf 	bl	8001a54 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000eb6:	491d      	ldr	r1, [pc, #116]	; (8000f2c <FminusClicked+0x190>)
 8000eb8:	4825      	ldr	r0, [pc, #148]	; (8000f50 <FminusClicked+0x1b4>)
}
 8000eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000ebe:	f009 bd97 	b.w	800a9f0 <strcpy>
	Decay[CW]   = AGC_decay[newAGC];
 8000ec2:	4a1d      	ldr	r2, [pc, #116]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000ec4:	4f1d      	ldr	r7, [pc, #116]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000ec6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case CW :       agc[CW] = newAGC;
 8000eca:	70cb      	strb	r3, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8000ecc:	481d      	ldr	r0, [pc, #116]	; (8000f44 <FminusClicked+0x1a8>)
 8000ece:	6815      	ldr	r5, [r2, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000ed0:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	; (8000f48 <FminusClicked+0x1ac>)
 8000ed6:	7d62      	ldrb	r2, [r4, #21]
	Decay[CW]   = AGC_decay[newAGC];
 8000ed8:	60c5      	str	r5, [r0, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000eda:	80d9      	strh	r1, [r3, #6]
 8000edc:	e78f      	b.n	8000dfe <FminusClicked+0x62>
	Decay[LSB]  = AGC_decay[newAGC];
 8000ede:	4a16      	ldr	r2, [pc, #88]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ee0:	4f16      	ldr	r7, [pc, #88]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ee2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8000ee6:	704b      	strb	r3, [r1, #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ee8:	4816      	ldr	r0, [pc, #88]	; (8000f44 <FminusClicked+0x1a8>)
 8000eea:	6815      	ldr	r5, [r2, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000eec:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000ef0:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <FminusClicked+0x1ac>)
 8000ef2:	7d62      	ldrb	r2, [r4, #21]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ef4:	6045      	str	r5, [r0, #4]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ef6:	8059      	strh	r1, [r3, #2]
 8000ef8:	e781      	b.n	8000dfe <FminusClicked+0x62>
	Decay[USB]  = AGC_decay[newAGC];
 8000efa:	4a0f      	ldr	r2, [pc, #60]	; (8000f38 <FminusClicked+0x19c>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000efc:	4f0f      	ldr	r7, [pc, #60]	; (8000f3c <FminusClicked+0x1a0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000efe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	case USB :      agc[USB] = newAGC;
 8000f02:	708b      	strb	r3, [r1, #2]
	Decay[USB]  = AGC_decay[newAGC];
 8000f04:	480f      	ldr	r0, [pc, #60]	; (8000f44 <FminusClicked+0x1a8>)
 8000f06:	6815      	ldr	r5, [r2, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000f08:	f837 1013 	ldrh.w	r1, [r7, r3, lsl #1]
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <FminusClicked+0x1ac>)
 8000f0e:	7d62      	ldrb	r2, [r4, #21]
	Decay[USB]  = AGC_decay[newAGC];
 8000f10:	6085      	str	r5, [r0, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000f12:	8099      	strh	r1, [r3, #4]
 8000f14:	e773      	b.n	8000dfe <FminusClicked+0x62>
 8000f16:	7d62      	ldrb	r2, [r4, #21]
 8000f18:	e771      	b.n	8000dfe <FminusClicked+0x62>
 8000f1a:	bf00      	nop
 8000f1c:	2400c254 	.word	0x2400c254
 8000f20:	24009d28 	.word	0x24009d28
 8000f24:	2400c25c 	.word	0x2400c25c
 8000f28:	24008d18 	.word	0x24008d18
 8000f2c:	24008760 	.word	0x24008760
 8000f30:	45fa0000 	.word	0x45fa0000
 8000f34:	24007688 	.word	0x24007688
 8000f38:	2400c24c 	.word	0x2400c24c
 8000f3c:	24009d24 	.word	0x24009d24
 8000f40:	24000500 	.word	0x24000500
 8000f44:	24002918 	.word	0x24002918
 8000f48:	24007ec8 	.word	0x24007ec8
 8000f4c:	24000910 	.word	0x24000910
 8000f50:	240042dc 	.word	0x240042dc
 8000f54:	20004000 	.word	0x20004000
 8000f58:	0800dbd0 	.word	0x0800dbd0
 8000f5c:	0800ebd0 	.word	0x0800ebd0
 8000f60:	2400d662 	.word	0x2400d662

08000f64 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000f68:	b510      	push	{r4, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000f6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f6e:	493b      	ldr	r1, [pc, #236]	; (800105c <HAL_GPIO_EXTI_Callback+0xf4>)
 8000f70:	483b      	ldr	r0, [pc, #236]	; (8001060 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f72:	f000 fe7d 	bl	8001c70 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000f76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f7a:	493a      	ldr	r1, [pc, #232]	; (8001064 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000f7c:	483a      	ldr	r0, [pc, #232]	; (8001068 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f7e:	f000 fe77 	bl	8001c70 <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000f82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f86:	4a39      	ldr	r2, [pc, #228]	; (800106c <HAL_GPIO_EXTI_Callback+0x104>)
 8000f88:	4935      	ldr	r1, [pc, #212]	; (8001060 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f8a:	4839      	ldr	r0, [pc, #228]	; (8001070 <HAL_GPIO_EXTI_Callback+0x108>)
 8000f8c:	f008 fb56 	bl	800963c <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000f90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f94:	4a37      	ldr	r2, [pc, #220]	; (8001074 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000f96:	4934      	ldr	r1, [pc, #208]	; (8001068 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f98:	4837      	ldr	r0, [pc, #220]	; (8001078 <HAL_GPIO_EXTI_Callback+0x110>)
 8000f9a:	f008 fb4f 	bl	800963c <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f9e:	4937      	ldr	r1, [pc, #220]	; (800107c <HAL_GPIO_EXTI_Callback+0x114>)
 8000fa0:	f44f 6280 	mov.w	r2, #1024	; 0x400

	// compute the direct FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);

	// if LSB, copy the LSB in the lower half (USB)
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000fa4:	4c36      	ldr	r4, [pc, #216]	; (8001080 <HAL_GPIO_EXTI_Callback+0x118>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000fa6:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 8000faa:	f000 fe61 	bl	8001c70 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb2:	4a32      	ldr	r2, [pc, #200]	; (800107c <HAL_GPIO_EXTI_Callback+0x114>)
 8000fb4:	492f      	ldr	r1, [pc, #188]	; (8001074 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000fb6:	482d      	ldr	r0, [pc, #180]	; (800106c <HAL_GPIO_EXTI_Callback+0x104>)
 8000fb8:	f000 fd4c 	bl	8001a54 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000fbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000fc0:	4930      	ldr	r1, [pc, #192]	; (8001084 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000fc2:	4831      	ldr	r0, [pc, #196]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fc4:	f000 fe54 	bl	8001c70 <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000fc8:	2301      	movs	r3, #1
 8000fca:	2200      	movs	r2, #0
 8000fcc:	492e      	ldr	r1, [pc, #184]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fce:	482f      	ldr	r0, [pc, #188]	; (800108c <HAL_GPIO_EXTI_Callback+0x124>)
 8000fd0:	f008 fa9e 	bl	8009510 <arm_cfft_f32>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000fd4:	7823      	ldrb	r3, [r4, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d039      	beq.n	800104e <HAL_GPIO_EXTI_Callback+0xe6>
	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8000fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fde:	4a2c      	ldr	r2, [pc, #176]	; (8001090 <HAL_GPIO_EXTI_Callback+0x128>)
 8000fe0:	492c      	ldr	r1, [pc, #176]	; (8001094 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000fe2:	4829      	ldr	r0, [pc, #164]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8000fe4:	f008 fce6 	bl	80099b4 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8000fe8:	2301      	movs	r3, #1
 8000fea:	4929      	ldr	r1, [pc, #164]	; (8001090 <HAL_GPIO_EXTI_Callback+0x128>)
 8000fec:	461a      	mov	r2, r3
 8000fee:	4827      	ldr	r0, [pc, #156]	; (800108c <HAL_GPIO_EXTI_Callback+0x124>)
 8000ff0:	f008 fa8e 	bl	8009510 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8000ff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ff8:	4927      	ldr	r1, [pc, #156]	; (8001098 <HAL_GPIO_EXTI_Callback+0x130>)
 8000ffa:	4828      	ldr	r0, [pc, #160]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8000ffc:	f000 fe38 	bl	8001c70 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8001000:	7823      	ldrb	r3, [r4, #0]
 8001002:	2b03      	cmp	r3, #3
 8001004:	d807      	bhi.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
 8001006:	e8df f003 	tbb	[pc, r3]
 800100a:	1d02      	.short	0x1d02
 800100c:	0f1d      	.short	0x0f1d
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800100e:	4924      	ldr	r1, [pc, #144]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 8001010:	4822      	ldr	r0, [pc, #136]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8001012:	f000 ff7d 	bl	8001f10 <SDR_demodAM_AGC>


	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001016:	4b23      	ldr	r3, [pc, #140]	; (80010a4 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800101c:	4820      	ldr	r0, [pc, #128]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800101e:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001024:	f000 bdba 	b.w	8001b9c <SDR_float_to_DAC_audio>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001028:	491d      	ldr	r1, [pc, #116]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800102a:	481c      	ldr	r0, [pc, #112]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 800102c:	f000 ffec 	bl	8002008 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 8001030:	4b1d      	ldr	r3, [pc, #116]	; (80010a8 <HAL_GPIO_EXTI_Callback+0x140>)
 8001032:	78db      	ldrb	r3, [r3, #3]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1ee      	bne.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
			SDR_CWPeak(fAudio, BSIZE);
 8001038:	f44f 7100 	mov.w	r1, #512	; 0x200
 800103c:	4818      	ldr	r0, [pc, #96]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 800103e:	f000 fedd 	bl	8001dfc <SDR_CWPeak>
 8001042:	e7e8      	b.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8001044:	4916      	ldr	r1, [pc, #88]	; (80010a0 <HAL_GPIO_EXTI_Callback+0x138>)
 8001046:	4815      	ldr	r0, [pc, #84]	; (800109c <HAL_GPIO_EXTI_Callback+0x134>)
 8001048:	f000 ffde 	bl	8002008 <SDR_demodSSB_CW_AGC>
 800104c:	e7e3      	b.n	8001016 <HAL_GPIO_EXTI_Callback+0xae>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800104e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <HAL_GPIO_EXTI_Callback+0x120>)
 8001054:	f000 fe28 	bl	8001ca8 <SDR_mirror_LSB>
 8001058:	e7bf      	b.n	8000fda <HAL_GPIO_EXTI_Callback+0x72>
 800105a:	bf00      	nop
 800105c:	2000d000 	.word	0x2000d000
 8001060:	20009000 	.word	0x20009000
 8001064:	2000b000 	.word	0x2000b000
 8001068:	20007000 	.word	0x20007000
 800106c:	20006800 	.word	0x20006800
 8001070:	24000504 	.word	0x24000504
 8001074:	20006000 	.word	0x20006000
 8001078:	24008754 	.word	0x24008754
 800107c:	24001918 	.word	0x24001918
 8001080:	2400c25c 	.word	0x2400c25c
 8001084:	24000918 	.word	0x24000918
 8001088:	20002000 	.word	0x20002000
 800108c:	0800fd3c 	.word	0x0800fd3c
 8001090:	20000000 	.word	0x20000000
 8001094:	20004000 	.word	0x20004000
 8001098:	20001000 	.word	0x20001000
 800109c:	24002a2c 	.word	0x24002a2c
 80010a0:	2400c260 	.word	0x2400c260
 80010a4:	24004308 	.word	0x24004308
 80010a8:	24008d18 	.word	0x24008d18

080010ac <ADC_Stream0_Handler>:

//-----------------------------------------------------------------------------  
// This the handler of the highest priority task interrupts, those generated
// by DMA2 Stream when a new ADC buffer is just filled
void ADC_Stream0_Handler(uint8_t FullConversion)
{
 80010ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
}
#endif


// compute the new NCO buffer, with the CWpitch offset if receiving CW  
if(CurrentMode == CW)
 80010b0:	4b7c      	ldr	r3, [pc, #496]	; (80012a4 <ADC_Stream0_Handler+0x1f8>)
	pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
 80010b2:	4c7d      	ldr	r4, [pc, #500]	; (80012a8 <ADC_Stream0_Handler+0x1fc>)
if(CurrentMode == CW)
 80010b4:	781b      	ldrb	r3, [r3, #0]
	pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
 80010b6:	f504 6180 	add.w	r1, r4, #1024	; 0x400
 80010ba:	4a7c      	ldr	r2, [pc, #496]	; (80012ac <ADC_Stream0_Handler+0x200>)
 80010bc:	2800      	cmp	r0, #0
 80010be:	bf18      	it	ne
 80010c0:	460c      	movne	r4, r1
if(CurrentMode == CW)
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	ed92 0a00 	vldr	s0, [r2]
{
 80010c8:	ed2d 8b10 	vpush	{d8-d15}
 80010cc:	b095      	sub	sp, #84	; 0x54
if(CurrentMode == CW)
 80010ce:	f000 837c 	beq.w	80017ca <ADC_Stream0_Handler+0x71e>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
else
	SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 80010d2:	f000 fc03 	bl	80018dc <SDR_ComputeLO>
 80010d6:	f204 33fe 	addw	r3, r4, #1022	; 0x3fe
 80010da:	1ea2      	subs	r2, r4, #2

// compute the smoothed average value of the buffer, to be used as offset
// in the short words to floating point conversion routine  
sum = 0; k = BSIZE;
 80010dc:	ed9f 5a74 	vldr	s10, [pc, #464]	; 80012b0 <ADC_Stream0_Handler+0x204>
while(k)
{
	sum += pR[k-1];
 80010e0:	8819      	ldrh	r1, [r3, #0]
 80010e2:	3b08      	subs	r3, #8
 80010e4:	ee07 1a90 	vmov	s15, r1
	sum += pR[k-2];
 80010e8:	88d9      	ldrh	r1, [r3, #6]
 80010ea:	ee07 1a10 	vmov	s14, r1
	sum += pR[k-3];
 80010ee:	8899      	ldrh	r1, [r3, #4]
	sum += pR[k-1];
 80010f0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
	sum += pR[k-4];
 80010f4:	8858      	ldrh	r0, [r3, #2]
	sum += pR[k-3];
 80010f6:	ee07 1a90 	vmov	s15, r1
	sum += pR[k-2];
 80010fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	sum += pR[k-4];
 80010fe:	ee06 0a90 	vmov	s13, r0
while(k)
 8001102:	429a      	cmp	r2, r3
	sum += pR[k-3];
 8001104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sum += pR[k-4];
 8001108:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001114:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001118:	ee35 5a27 	vadd.f32	s10, s10, s15
while(k)
 800111c:	d1e0      	bne.n	80010e0 <ADC_Stream0_Handler+0x34>
	k-=4;
}

TestSampledValue=pR[BSIZE/2];
 800111e:	f8b4 2200 	ldrh.w	r2, [r4, #512]	; 0x200
 8001122:	2300      	movs	r3, #0

meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001124:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80012b4 <ADC_Stream0_Handler+0x208>

// downconvert to zero IF, by multiplication by the exp(-jwt) signal
// generated by the NCO, and at the same time convert to floating point  
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001128:	4620      	mov	r0, r4
TestSampledValue=pR[BSIZE/2];
 800112a:	ee07 2a90 	vmov	s15, r2
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 800112e:	4e62      	ldr	r6, [pc, #392]	; (80012b8 <ADC_Stream0_Handler+0x20c>)
 8001130:	ee25 5a07 	vmul.f32	s10, s10, s14
TestSampledValue=pR[BSIZE/2];
 8001134:	4c61      	ldr	r4, [pc, #388]	; (80012bc <ADC_Stream0_Handler+0x210>)
 8001136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113a:	4d61      	ldr	r5, [pc, #388]	; (80012c0 <ADC_Stream0_Handler+0x214>)
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800113c:	4a61      	ldr	r2, [pc, #388]	; (80012c4 <ADC_Stream0_Handler+0x218>)
 800113e:	eeb0 0a45 	vmov.f32	s0, s10
 8001142:	4961      	ldr	r1, [pc, #388]	; (80012c8 <ADC_Stream0_Handler+0x21c>)
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001144:	ed86 5a00 	vstr	s10, [r6]
TestSampledValue=pR[BSIZE/2];
 8001148:	edc4 7a00 	vstr	s15, [r4]
 800114c:	802b      	strh	r3, [r5, #0]
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800114e:	f000 fcb3 	bl	8001ab8 <SDR_downconvert_f32>
// A dividing by 16, order 4, CIC is used. Then a 4096-entry buffer is filled, and
// passed to the baseband interrupt routine, where it is additionally filtered with a
// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
//-------------------------------------------------------------------------

k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 8001152:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001156:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8001350 <ADC_Stream0_Handler+0x2a4>
 800115a:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 8001354 <ADC_Stream0_Handler+0x2a8>
while(k--)
 800115e:	23ff      	movs	r3, #255	; 0xff
k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 8001160:	8029      	strh	r1, [r5, #0]
	//        which being separated in even and odd samples in advance becomes
	// (1 + 6z^-1 + z^-2) for odd samples and (4 + 4z^-1) for even samples, which, when summed, give :
	// odd + 6odd_old + odd_old2 + 4even + 4even_old =	odd + 6odd_old + odd_old2 + 4(even + even_old)

	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001162:	eeb1 5a08 	vmov.f32	s10, #24	; 0x40c00000  6.0
 8001166:	4959      	ldr	r1, [pc, #356]	; (80012cc <ADC_Stream0_Handler+0x220>)
 8001168:	eef1 5a00 	vmov.f32	s11, #16	; 0x40800000  4.0
 800116c:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8001358 <ADC_Stream0_Handler+0x2ac>
 8001170:	ed91 4a00 	vldr	s8, [r1]
 8001174:	4956      	ldr	r1, [pc, #344]	; (80012d0 <ADC_Stream0_Handler+0x224>)
 8001176:	f8df c1e4 	ldr.w	ip, [pc, #484]	; 800135c <ADC_Stream0_Handler+0x2b0>
 800117a:	edd1 4a00 	vldr	s9, [r1]
 800117e:	4955      	ldr	r1, [pc, #340]	; (80012d4 <ADC_Stream0_Handler+0x228>)
 8001180:	ed9c fa00 	vldr	s30, [ip]
 8001184:	ed91 7a00 	vldr	s14, [r1]
 8001188:	4953      	ldr	r1, [pc, #332]	; (80012d8 <ADC_Stream0_Handler+0x22c>)
 800118a:	edde ea00 	vldr	s29, [lr]
 800118e:	ed91 2a00 	vldr	s4, [r1]
 8001192:	4952      	ldr	r1, [pc, #328]	; (80012dc <ADC_Stream0_Handler+0x230>)
 8001194:	edd8 9a00 	vldr	s19, [r8]
 8001198:	edd1 7a00 	vldr	s15, [r1]
 800119c:	4950      	ldr	r1, [pc, #320]	; (80012e0 <ADC_Stream0_Handler+0x234>)
 800119e:	edd9 fa00 	vldr	s31, [r9]
 80011a2:	edd1 2a00 	vldr	s5, [r1]
 80011a6:	494f      	ldr	r1, [pc, #316]	; (80012e4 <ADC_Stream0_Handler+0x238>)
 80011a8:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8001360 <ADC_Stream0_Handler+0x2b4>
 80011ac:	ed91 1a00 	vldr	s2, [r1]
 80011b0:	494d      	ldr	r1, [pc, #308]	; (80012e8 <ADC_Stream0_Handler+0x23c>)
 80011b2:	4c4e      	ldr	r4, [pc, #312]	; (80012ec <ADC_Stream0_Handler+0x240>)
 80011b4:	edd1 1a00 	vldr	s3, [r1]
 80011b8:	494d      	ldr	r1, [pc, #308]	; (80012f0 <ADC_Stream0_Handler+0x244>)
 80011ba:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 8001364 <ADC_Stream0_Handler+0x2b8>
 80011be:	ed91 6a00 	vldr	s12, [r1]
 80011c2:	494c      	ldr	r1, [pc, #304]	; (80012f4 <ADC_Stream0_Handler+0x248>)
 80011c4:	4a4c      	ldr	r2, [pc, #304]	; (80012f8 <ADC_Stream0_Handler+0x24c>)
 80011c6:	edd1 aa00 	vldr	s21, [r1]
 80011ca:	494c      	ldr	r1, [pc, #304]	; (80012fc <ADC_Stream0_Handler+0x250>)
 80011cc:	f502 6000 	add.w	r0, r2, #2048	; 0x800
 80011d0:	edd1 6a00 	vldr	s13, [r1]
 80011d4:	494a      	ldr	r1, [pc, #296]	; (8001300 <ADC_Stream0_Handler+0x254>)
 80011d6:	ed91 aa00 	vldr	s20, [r1]
 80011da:	494a      	ldr	r1, [pc, #296]	; (8001304 <ADC_Stream0_Handler+0x258>)
 80011dc:	edd1 ba00 	vldr	s23, [r1]
 80011e0:	4949      	ldr	r1, [pc, #292]	; (8001308 <ADC_Stream0_Handler+0x25c>)
 80011e2:	ed91 ba00 	vldr	s22, [r1]
 80011e6:	4949      	ldr	r1, [pc, #292]	; (800130c <ADC_Stream0_Handler+0x260>)
 80011e8:	ed91 3a00 	vldr	s6, [r1]
 80011ec:	4948      	ldr	r1, [pc, #288]	; (8001310 <ADC_Stream0_Handler+0x264>)
 80011ee:	edd1 ca00 	vldr	s25, [r1]
 80011f2:	4948      	ldr	r1, [pc, #288]	; (8001314 <ADC_Stream0_Handler+0x268>)
 80011f4:	edd1 3a00 	vldr	s7, [r1]
 80011f8:	4947      	ldr	r1, [pc, #284]	; (8001318 <ADC_Stream0_Handler+0x26c>)
 80011fa:	ed91 ca00 	vldr	s24, [r1]
 80011fe:	4947      	ldr	r1, [pc, #284]	; (800131c <ADC_Stream0_Handler+0x270>)
 8001200:	ed91 ea00 	vldr	s28, [r1]
 8001204:	4946      	ldr	r1, [pc, #280]	; (8001320 <ADC_Stream0_Handler+0x274>)
 8001206:	ed91 9a00 	vldr	s18, [r1]
 800120a:	4946      	ldr	r1, [pc, #280]	; (8001324 <ADC_Stream0_Handler+0x278>)
 800120c:	edd1 0a00 	vldr	s1, [r1]
 8001210:	4945      	ldr	r1, [pc, #276]	; (8001328 <ADC_Stream0_Handler+0x27c>)
 8001212:	edcd 0a05 	vstr	s1, [sp, #20]
 8001216:	edd1 0a00 	vldr	s1, [r1]
 800121a:	4944      	ldr	r1, [pc, #272]	; (800132c <ADC_Stream0_Handler+0x280>)
 800121c:	edcd 0a07 	vstr	s1, [sp, #28]
 8001220:	edd1 0a00 	vldr	s1, [r1]
 8001224:	4942      	ldr	r1, [pc, #264]	; (8001330 <ADC_Stream0_Handler+0x284>)
 8001226:	edcd 0a04 	vstr	s1, [sp, #16]
 800122a:	edd1 0a00 	vldr	s1, [r1]
 800122e:	4941      	ldr	r1, [pc, #260]	; (8001334 <ADC_Stream0_Handler+0x288>)
 8001230:	edcd 0a02 	vstr	s1, [sp, #8]
 8001234:	edd1 0a00 	vldr	s1, [r1]
 8001238:	493f      	ldr	r1, [pc, #252]	; (8001338 <ADC_Stream0_Handler+0x28c>)
 800123a:	edcd 0a06 	vstr	s1, [sp, #24]
 800123e:	edd1 0a00 	vldr	s1, [r1]
 8001242:	493e      	ldr	r1, [pc, #248]	; (800133c <ADC_Stream0_Handler+0x290>)
 8001244:	edcd 0a03 	vstr	s1, [sp, #12]
 8001248:	edd1 0a00 	vldr	s1, [r1]
 800124c:	493c      	ldr	r1, [pc, #240]	; (8001340 <ADC_Stream0_Handler+0x294>)
 800124e:	edcd 0a0d 	vstr	s1, [sp, #52]	; 0x34
 8001252:	edda 0a00 	vldr	s1, [sl]
 8001256:	edcd 0a0f 	vstr	s1, [sp, #60]	; 0x3c
 800125a:	edd4 0a00 	vldr	s1, [r4]
 800125e:	4c39      	ldr	r4, [pc, #228]	; (8001344 <ADC_Stream0_Handler+0x298>)
 8001260:	edcd 0a0c 	vstr	s1, [sp, #48]	; 0x30
 8001264:	edd4 0a00 	vldr	s1, [r4]
 8001268:	4c37      	ldr	r4, [pc, #220]	; (8001348 <ADC_Stream0_Handler+0x29c>)
 800126a:	edcd 0a08 	vstr	s1, [sp, #32]
 800126e:	edd4 0a00 	vldr	s1, [r4]
 8001272:	4c36      	ldr	r4, [pc, #216]	; (800134c <ADC_Stream0_Handler+0x2a0>)
 8001274:	edcd 0a0e 	vstr	s1, [sp, #56]	; 0x38
 8001278:	edd4 0a00 	vldr	s1, [r4]
 800127c:	f9bb 4000 	ldrsh.w	r4, [fp]
 8001280:	edcd 0a09 	vstr	s1, [sp, #36]	; 0x24
 8001284:	eef0 0a64 	vmov.f32	s1, s9
 8001288:	4626      	mov	r6, r4
 800128a:	eef0 4a61 	vmov.f32	s9, s3
 800128e:	460c      	mov	r4, r1
 8001290:	eef0 1a4f 	vmov.f32	s3, s30
 8001294:	eeb0 fa4c 	vmov.f32	s30, s24
 8001298:	eeb0 ca6d 	vmov.f32	s24, s27
 800129c:	eef0 da4d 	vmov.f32	s27, s26
while(k--)
 80012a0:	e160      	b.n	8001564 <ADC_Stream0_Handler+0x4b8>
 80012a2:	bf00      	nop
 80012a4:	2400c25c 	.word	0x2400c25c
 80012a8:	2400ca60 	.word	0x2400ca60
 80012ac:	24009d28 	.word	0x24009d28
 80012b0:	00000000 	.word	0x00000000
 80012b4:	3b000000 	.word	0x3b000000
 80012b8:	2400c240 	.word	0x2400c240
 80012bc:	2400c258 	.word	0x2400c258
 80012c0:	24000490 	.word	0x24000490
 80012c4:	24007ed8 	.word	0x24007ed8
 80012c8:	240076c8 	.word	0x240076c8
 80012cc:	24000404 	.word	0x24000404
 80012d0:	24000400 	.word	0x24000400
 80012d4:	2400043c 	.word	0x2400043c
 80012d8:	24000438 	.word	0x24000438
 80012dc:	24000434 	.word	0x24000434
 80012e0:	24000430 	.word	0x24000430
 80012e4:	2400040c 	.word	0x2400040c
 80012e8:	24000408 	.word	0x24000408
 80012ec:	2400048c 	.word	0x2400048c
 80012f0:	2400044c 	.word	0x2400044c
 80012f4:	24000448 	.word	0x24000448
 80012f8:	240076d0 	.word	0x240076d0
 80012fc:	24000444 	.word	0x24000444
 8001300:	24000440 	.word	0x24000440
 8001304:	24000414 	.word	0x24000414
 8001308:	24000410 	.word	0x24000410
 800130c:	2400045c 	.word	0x2400045c
 8001310:	24000458 	.word	0x24000458
 8001314:	24000454 	.word	0x24000454
 8001318:	24000450 	.word	0x24000450
 800131c:	24000418 	.word	0x24000418
 8001320:	24000464 	.word	0x24000464
 8001324:	24000424 	.word	0x24000424
 8001328:	24000420 	.word	0x24000420
 800132c:	2400047c 	.word	0x2400047c
 8001330:	24000478 	.word	0x24000478
 8001334:	24000474 	.word	0x24000474
 8001338:	24000470 	.word	0x24000470
 800133c:	2400042c 	.word	0x2400042c
 8001340:	24007ee0 	.word	0x24007ee0
 8001344:	24000488 	.word	0x24000488
 8001348:	24000484 	.word	0x24000484
 800134c:	24000480 	.word	0x24000480
 8001350:	2400041c 	.word	0x2400041c
 8001354:	2400046c 	.word	0x2400046c
 8001358:	24000468 	.word	0x24000468
 800135c:	24000460 	.word	0x24000460
 8001360:	24000428 	.word	0x24000428
 8001364:	240003fc 	.word	0x240003fc
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 2
	// now compute the couple of elements for the next step

	inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001368:	eeaa 6a85 	vfma.f32	s12, s21, s10

	inE2Rold = inER;                           inE2Iold = inEI;
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800136c:	0799      	lsls	r1, r3, #30
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800136e:	eeea 6a05 	vfma.f32	s13, s20, s10
 8001372:	ee3d 4aa4 	vadd.f32	s8, s27, s9
 8001376:	ee31 1a0c 	vadd.f32	s2, s2, s24
 800137a:	eea1 6a25 	vfma.f32	s12, s2, s11
 800137e:	eee4 6a25 	vfma.f32	s13, s8, s11
 8001382:	ee76 4a07 	vadd.f32	s9, s12, s14
 8001386:	ee36 4aa7 	vadd.f32	s8, s13, s15
	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800138a:	f100 810d 	bmi.w	80015a8 <ADC_Stream0_Handler+0x4fc>
	// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800138e:	eeac 3a85 	vfma.f32	s6, s25, s10
 8001392:	eddd 6a00 	vldr	s13, [sp]
 8001396:	eeef 3a05 	vfma.f32	s7, s30, s10
 800139a:	ed9d 6a01 	vldr	s12, [sp, #4]
 800139e:	ee76 baab 	vadd.f32	s23, s13, s23

	inE3Rold  = inER;                          inE3Iold  = inEI;
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80013a2:	075f      	lsls	r7, r3, #29
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80013a4:	ee36 ba0b 	vadd.f32	s22, s12, s22
 80013a8:	eeab 3aa5 	vfma.f32	s6, s23, s11
 80013ac:	eeeb 3a25 	vfma.f32	s7, s22, s11
 80013b0:	ee33 1a24 	vadd.f32	s2, s6, s9
 80013b4:	ee73 0a84 	vadd.f32	s1, s7, s8
	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80013b8:	f100 8196 	bmi.w	80016e8 <ADC_Stream0_Handler+0x63c>
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 8
	// now compute the couple of elements for the next step

	inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80013bc:	eeef 9a85 	vfma.f32	s19, s31, s10
 80013c0:	eddd 3a0b 	vldr	s7, [sp, #44]	; 0x2c
 80013c4:	eea1 9a85 	vfma.f32	s18, s3, s10
 80013c8:	ed9d 3a0a 	vldr	s6, [sp, #40]	; 0x28
 80013cc:	ee7e eaa3 	vadd.f32	s29, s29, s7

	inE4Rold = inER;                           inE4Iold = inEI;
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80013d0:	0719      	lsls	r1, r3, #28
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80013d2:	ee3e ea03 	vadd.f32	s28, s28, s6
 80013d6:	eeee 9aa5 	vfma.f32	s19, s29, s11
 80013da:	eeae 9a25 	vfma.f32	s18, s28, s11
 80013de:	ee39 ba81 	vadd.f32	s22, s19, s2
 80013e2:	ee79 ba20 	vadd.f32	s23, s18, s1
	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80013e6:	f100 819c 	bmi.w	8001722 <ADC_Stream0_Handler+0x676>
	// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80013ea:	ed9d ea04 	vldr	s28, [sp, #16]

	inE5Rold  = inER;                          inE5Iold  = inEI;
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80013ee:	f013 0110 	ands.w	r1, r3, #16
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80013f2:	ed9d 9a02 	vldr	s18, [sp, #8]
 80013f6:	eddd ea06 	vldr	s29, [sp, #24]
 80013fa:	eddd 9a03 	vldr	s19, [sp, #12]
 80013fe:	eea9 ea05 	vfma.f32	s28, s18, s10
 8001402:	ed9d 3a05 	vldr	s6, [sp, #20]
 8001406:	eddd 3a11 	vldr	s7, [sp, #68]	; 0x44
 800140a:	eee9 ea85 	vfma.f32	s29, s19, s10
 800140e:	eddd 6a07 	vldr	s13, [sp, #28]
 8001412:	ee33 6a83 	vadd.f32	s12, s7, s6
 8001416:	ed9d 3a10 	vldr	s6, [sp, #64]	; 0x40
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800141a:	9105      	str	r1, [sp, #20]
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800141c:	ee73 6a26 	vadd.f32	s13, s6, s13
 8001420:	eea6 ea25 	vfma.f32	s28, s12, s11
 8001424:	eee6 eaa5 	vfma.f32	s29, s13, s11
 8001428:	ee3e ea0b 	vadd.f32	s28, s28, s22
 800142c:	ee7e eaab 	vadd.f32	s29, s29, s23
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001430:	f040 81a0 	bne.w	8001774 <ADC_Stream0_Handler+0x6c8>
	// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
	// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
	// a decimation by 16. Now compute the couple of elements for the next step

	inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001434:	ed9d 6a08 	vldr	s12, [sp, #32]
	// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
	// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

	// create a block of BSIZE*4 entries, which will be then decimated by 4

	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001438:	00b1      	lsls	r1, r6, #2
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800143a:	eddd 6a0c 	vldr	s13, [sp, #48]	; 0x30
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800143e:	3601      	adds	r6, #1
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001440:	eddd 3a09 	vldr	s7, [sp, #36]	; 0x24
 8001444:	eee6 6a05 	vfma.f32	s13, s12, s10
 8001448:	ed9d 6a0e 	vldr	s12, [sp, #56]	; 0x38
 800144c:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001450:	b236      	sxth	r6, r6
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001452:	eea3 6a85 	vfma.f32	s12, s7, s10
 8001456:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 800145a:	ed9d 9a0f 	vldr	s18, [sp, #60]	; 0x3c
	//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

	if(idx < BSIZE*4)
 800145e:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001462:	ee73 3a23 	vadd.f32	s7, s6, s7
 8001466:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800146a:	4fdc      	ldr	r7, [pc, #880]	; (80017dc <ADC_Stream0_Handler+0x730>)
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800146c:	ee33 3a09 	vadd.f32	s6, s6, s18
 8001470:	eee3 6aa5 	vfma.f32	s13, s7, s11
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001474:	440f      	add	r7, r1
 8001476:	eddf 3ada 	vldr	s7, [pc, #872]	; 80017e0 <ADC_Stream0_Handler+0x734>
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800147a:	eea3 6a25 	vfma.f32	s12, s6, s11
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800147e:	9704      	str	r7, [sp, #16]
 8001480:	4fd8      	ldr	r7, [pc, #864]	; (80017e4 <ADC_Stream0_Handler+0x738>)
 8001482:	4439      	add	r1, r7
 8001484:	9f04      	ldr	r7, [sp, #16]
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001486:	ee76 6a8e 	vadd.f32	s13, s13, s28
 800148a:	ee36 6a2e 	vadd.f32	s12, s12, s29
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800148e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8001492:	ee26 6a23 	vmul.f32	s12, s12, s7
 8001496:	edc7 6a00 	vstr	s13, [r7]
 800149a:	ed81 6a00 	vstr	s12, [r1]
	if(idx < BSIZE*4)
 800149e:	f2c0 81e3 	blt.w	8001868 <ADC_Stream0_Handler+0x7bc>

#endif

		// generate now an interrupt to signal the base band processing routine that it has a new buffer

		EXTI->SWIER1 |= GPIO_PIN_14;
 80014a2:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 80014a6:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 80014aa:	ed9d 9a02 	vldr	s18, [sp, #8]
 80014ae:	eef0 3a4f 	vmov.f32	s7, s30
 80014b2:	68b9      	ldr	r1, [r7, #8]
 80014b4:	eeb0 3a6c 	vmov.f32	s6, s25
 80014b8:	ed9d 6a08 	vldr	s12, [sp, #32]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014bc:	eeb0 fa44 	vmov.f32	s30, s8
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014c0:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 80014c4:	eef0 6a4a 	vmov.f32	s13, s20
 80014c8:	edcd 9a06 	vstr	s19, [sp, #24]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80014cc:	eeb0 aa67 	vmov.f32	s20, s15
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014d0:	ed8d 9a04 	vstr	s18, [sp, #16]
 80014d4:	eef0 9a6f 	vmov.f32	s19, s31
 80014d8:	eeb0 9a61 	vmov.f32	s18, s3
 80014dc:	ed8d 6a0c 	vstr	s12, [sp, #48]	; 0x30
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80014e0:	eef0 1a60 	vmov.f32	s3, s1
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014e4:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80014e8:	eef0 fa41 	vmov.f32	s31, s2
	inE6Rold = inER;                           inE6Iold = inEI;
 80014ec:	ed9d 4a13 	vldr	s8, [sp, #76]	; 0x4c
		EXTI->SWIER1 |= GPIO_PIN_14;
 80014f0:	eeb0 6a6a 	vmov.f32	s12, s21
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80014f4:	edcd ea09 	vstr	s29, [sp, #36]	; 0x24
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014f8:	eef0 ca64 	vmov.f32	s25, s9
	inE6Rold = inER;                           inE6Iold = inEI;
 80014fc:	eddd 4a12 	vldr	s9, [sp, #72]	; 0x48
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001500:	eef0 aa47 	vmov.f32	s21, s14
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001504:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001508:	ed8d ea08 	vstr	s28, [sp, #32]
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800150c:	edcd ba03 	vstr	s23, [sp, #12]
 8001510:	ed8d ba02 	vstr	s22, [sp, #8]
	idx = 0;
 8001514:	9e05      	ldr	r6, [sp, #20]
		EXTI->SWIER1 |= GPIO_PIN_14;
 8001516:	60b9      	str	r1, [r7, #8]
	inE6Rold = inER;                           inE6Iold = inEI;
 8001518:	ed8d 4a0f 	vstr	s8, [sp, #60]	; 0x3c
 800151c:	edcd 4a0d 	vstr	s9, [sp, #52]	; 0x34
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001520:	ed8d 7a07 	vstr	s14, [sp, #28]
	inE2Rold = inER;                           inE2Iold = inEI;
 8001524:	eef0 4a6d 	vmov.f32	s9, s27
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001528:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
	inE2Rold = inER;                           inE2Iold = inEI;
 800152c:	eeb0 1a4c 	vmov.f32	s2, s24
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001530:	ed9d ba01 	vldr	s22, [sp, #4]
 8001534:	eddd ba00 	vldr	s23, [sp]
	inE4Rold = inER;                           inE4Iold = inEI;
 8001538:	ed9d ea0a 	vldr	s28, [sp, #40]	; 0x28
 800153c:	eddd ea0b 	vldr	s29, [sp, #44]	; 0x2c
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001540:	edcd 7a05 	vstr	s15, [sp, #20]
 8001544:	3b01      	subs	r3, #1
	inE1Rold = inER;                           inE1Iold = inEI;
 8001546:	eef0 7a62 	vmov.f32	s15, s5
 800154a:	eeb0 7a42 	vmov.f32	s14, s4
 800154e:	3208      	adds	r2, #8
 8001550:	eef0 0a4d 	vmov.f32	s1, s26
 8001554:	b29b      	uxth	r3, r3
	inO1Rold2 = inO1Rold; inO1Rold = inOR;     inO1Iold2 = inO1Iold; inO1Iold = inOI;
 8001556:	eef0 2a68 	vmov.f32	s5, s17
 800155a:	3408      	adds	r4, #8
	inE1Rold = inER;                           inE1Iold = inEI;
 800155c:	eeb0 4a48 	vmov.f32	s8, s16
	inO1Rold2 = inO1Rold; inO1Rold = inOR;     inO1Iold2 = inO1Iold; inO1Iold = inOI;
 8001560:	eeb0 2a40 	vmov.f32	s4, s0
while(k--)
 8001564:	4290      	cmp	r0, r2
 8001566:	d030      	beq.n	80015ca <ADC_Stream0_Handler+0x51e>
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001568:	eea2 7a05 	vfma.f32	s14, s4, s10
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800156c:	ed12 0a01 	vldr	s0, [r2, #-4]
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001570:	eee2 7a85 	vfma.f32	s15, s5, s10
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001574:	ed12 8a02 	vldr	s16, [r2, #-8]
 8001578:	ed54 8a01 	vldr	s17, [r4, #-4]
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800157c:	07df      	lsls	r7, r3, #31
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800157e:	ed14 da02 	vldr	s26, [r4, #-8]
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001582:	ee34 4a08 	vadd.f32	s8, s8, s16
 8001586:	ee70 0a8d 	vadd.f32	s1, s1, s26
 800158a:	ee37 7a00 	vadd.f32	s14, s14, s0
 800158e:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8001592:	eea4 7a25 	vfma.f32	s14, s8, s11
 8001596:	eee0 7aa5 	vfma.f32	s15, s1, s11
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800159a:	f57f aee5 	bpl.w	8001368 <ADC_Stream0_Handler+0x2bc>
		tmp1R = outR; tmp1I = outI;  // save the even element produced
 800159e:	eef0 da67 	vmov.f32	s27, s15
 80015a2:	eeb0 ca47 	vmov.f32	s24, s14
 80015a6:	e7cd      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 80015a8:	eef0 6a4a 	vmov.f32	s13, s20
		tmp2R = outR; tmp2I = outI;  // save the even element produced
 80015ac:	edcd 4a00 	vstr	s9, [sp]
 80015b0:	eeb0 6a6a 	vmov.f32	s12, s21
 80015b4:	ed8d 4a01 	vstr	s8, [sp, #4]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015b8:	eeb0 aa67 	vmov.f32	s20, s15
 80015bc:	eef0 aa47 	vmov.f32	s21, s14
	inE2Rold = inER;                           inE2Iold = inEI;
 80015c0:	eef0 4a6d 	vmov.f32	s9, s27
 80015c4:	eeb0 1a4c 	vmov.f32	s2, s24
 80015c8:	e7bc      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 80015ca:	4a87      	ldr	r2, [pc, #540]	; (80017e8 <ADC_Stream0_Handler+0x73c>)
 80015cc:	eeb0 ca4f 	vmov.f32	s24, s30
 80015d0:	eeb0 fa61 	vmov.f32	s30, s3
 80015d4:	edc9 fa00 	vstr	s31, [r9]
 80015d8:	ed82 9a00 	vstr	s18, [r2]
 80015dc:	eef0 1a64 	vmov.f32	s3, s9
 80015e0:	4a82      	ldr	r2, [pc, #520]	; (80017ec <ADC_Stream0_Handler+0x740>)
 80015e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e6:	edc8 9a00 	vstr	s19, [r8]
 80015ea:	ed82 ea00 	vstr	s28, [r2]
 80015ee:	4a80      	ldr	r2, [pc, #512]	; (80017f0 <ADC_Stream0_Handler+0x744>)
 80015f0:	edce ea00 	vstr	s29, [lr]
 80015f4:	ed82 2a00 	vstr	s4, [r2]
 80015f8:	4a7e      	ldr	r2, [pc, #504]	; (80017f4 <ADC_Stream0_Handler+0x748>)
 80015fa:	ed8c fa00 	vstr	s30, [ip]
 80015fe:	ed82 7a00 	vstr	s14, [r2]
 8001602:	4a7d      	ldr	r2, [pc, #500]	; (80017f8 <ADC_Stream0_Handler+0x74c>)
 8001604:	ed82 4a00 	vstr	s8, [r2]
 8001608:	4a7c      	ldr	r2, [pc, #496]	; (80017fc <ADC_Stream0_Handler+0x750>)
 800160a:	edc2 2a00 	vstr	s5, [r2]
 800160e:	4a7c      	ldr	r2, [pc, #496]	; (8001800 <ADC_Stream0_Handler+0x754>)
 8001610:	edc2 7a00 	vstr	s15, [r2]
 8001614:	4a7b      	ldr	r2, [pc, #492]	; (8001804 <ADC_Stream0_Handler+0x758>)
 8001616:	eddd 7a02 	vldr	s15, [sp, #8]
 800161a:	edc2 0a00 	vstr	s1, [r2]
 800161e:	4a7a      	ldr	r2, [pc, #488]	; (8001808 <ADC_Stream0_Handler+0x75c>)
 8001620:	edc2 aa00 	vstr	s21, [r2]
 8001624:	4a79      	ldr	r2, [pc, #484]	; (800180c <ADC_Stream0_Handler+0x760>)
 8001626:	ed82 6a00 	vstr	s12, [r2]
 800162a:	4a79      	ldr	r2, [pc, #484]	; (8001810 <ADC_Stream0_Handler+0x764>)
 800162c:	ed82 1a00 	vstr	s2, [r2]
 8001630:	4a78      	ldr	r2, [pc, #480]	; (8001814 <ADC_Stream0_Handler+0x768>)
 8001632:	ed82 aa00 	vstr	s20, [r2]
 8001636:	4a78      	ldr	r2, [pc, #480]	; (8001818 <ADC_Stream0_Handler+0x76c>)
 8001638:	edc2 6a00 	vstr	s13, [r2]
 800163c:	4a77      	ldr	r2, [pc, #476]	; (800181c <ADC_Stream0_Handler+0x770>)
 800163e:	edc2 1a00 	vstr	s3, [r2]
 8001642:	4a77      	ldr	r2, [pc, #476]	; (8001820 <ADC_Stream0_Handler+0x774>)
 8001644:	edc2 ca00 	vstr	s25, [r2]
 8001648:	4a76      	ldr	r2, [pc, #472]	; (8001824 <ADC_Stream0_Handler+0x778>)
 800164a:	ed82 3a00 	vstr	s6, [r2]
 800164e:	4a76      	ldr	r2, [pc, #472]	; (8001828 <ADC_Stream0_Handler+0x77c>)
 8001650:	edc2 ba00 	vstr	s23, [r2]
 8001654:	4a75      	ldr	r2, [pc, #468]	; (800182c <ADC_Stream0_Handler+0x780>)
 8001656:	ed82 ca00 	vstr	s24, [r2]
 800165a:	4a75      	ldr	r2, [pc, #468]	; (8001830 <ADC_Stream0_Handler+0x784>)
 800165c:	edc2 3a00 	vstr	s7, [r2]
 8001660:	4a74      	ldr	r2, [pc, #464]	; (8001834 <ADC_Stream0_Handler+0x788>)
 8001662:	ed82 ba00 	vstr	s22, [r2]
 8001666:	4a74      	ldr	r2, [pc, #464]	; (8001838 <ADC_Stream0_Handler+0x78c>)
 8001668:	edc2 7a00 	vstr	s15, [r2]
 800166c:	eddd 7a04 	vldr	s15, [sp, #16]
 8001670:	4a72      	ldr	r2, [pc, #456]	; (800183c <ADC_Stream0_Handler+0x790>)
 8001672:	edc2 7a00 	vstr	s15, [r2]
 8001676:	eddd 7a05 	vldr	s15, [sp, #20]
 800167a:	4a71      	ldr	r2, [pc, #452]	; (8001840 <ADC_Stream0_Handler+0x794>)
 800167c:	edc2 7a00 	vstr	s15, [r2]
 8001680:	eddd 7a03 	vldr	s15, [sp, #12]
 8001684:	4a6f      	ldr	r2, [pc, #444]	; (8001844 <ADC_Stream0_Handler+0x798>)
 8001686:	edc2 7a00 	vstr	s15, [r2]
 800168a:	eddd 7a06 	vldr	s15, [sp, #24]
 800168e:	4a6e      	ldr	r2, [pc, #440]	; (8001848 <ADC_Stream0_Handler+0x79c>)
 8001690:	802b      	strh	r3, [r5, #0]
 8001692:	edc2 7a00 	vstr	s15, [r2]
 8001696:	eddd 7a07 	vldr	s15, [sp, #28]
 800169a:	4a6c      	ldr	r2, [pc, #432]	; (800184c <ADC_Stream0_Handler+0x7a0>)
 800169c:	4b6c      	ldr	r3, [pc, #432]	; (8001850 <ADC_Stream0_Handler+0x7a4>)
 800169e:	edc2 7a00 	vstr	s15, [r2]
 80016a2:	eddd 7a08 	vldr	s15, [sp, #32]
 80016a6:	4a6b      	ldr	r2, [pc, #428]	; (8001854 <ADC_Stream0_Handler+0x7a8>)
 80016a8:	f8ab 6000 	strh.w	r6, [fp]
 80016ac:	edc2 7a00 	vstr	s15, [r2]
 80016b0:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80016b4:	edc3 7a00 	vstr	s15, [r3]
 80016b8:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80016bc:	4b66      	ldr	r3, [pc, #408]	; (8001858 <ADC_Stream0_Handler+0x7ac>)
 80016be:	edc3 7a00 	vstr	s15, [r3]
 80016c2:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80016c6:	4b65      	ldr	r3, [pc, #404]	; (800185c <ADC_Stream0_Handler+0x7b0>)
 80016c8:	edc3 7a00 	vstr	s15, [r3]
 80016cc:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80016d0:	4b63      	ldr	r3, [pc, #396]	; (8001860 <ADC_Stream0_Handler+0x7b4>)
 80016d2:	edc3 7a00 	vstr	s15, [r3]
 80016d6:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80016da:	edca 7a00 	vstr	s15, [sl]
	}

	// LED_YELLOW_OFF;

}
 80016de:	b015      	add	sp, #84	; 0x54
 80016e0:	ecbd 8b10 	vpop	{d8-d15}
 80016e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016e8:	eeb0 ba46 	vmov.f32	s22, s12
		tmp3R = outR; tmp3I = outI;  // save the even element produced
 80016ec:	ed8d 1a0b 	vstr	s2, [sp, #44]	; 0x2c
 80016f0:	eef0 ba66 	vmov.f32	s23, s13
 80016f4:	edcd 0a0a 	vstr	s1, [sp, #40]	; 0x28
 80016f8:	eef0 3a4f 	vmov.f32	s7, s30
 80016fc:	eeb0 3a6c 	vmov.f32	s6, s25
 8001700:	eef0 6a4a 	vmov.f32	s13, s20
 8001704:	eeb0 6a6a 	vmov.f32	s12, s21
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001708:	eef0 ca64 	vmov.f32	s25, s9
 800170c:	eeb0 fa44 	vmov.f32	s30, s8
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001710:	eeb0 aa67 	vmov.f32	s20, s15
 8001714:	eef0 aa47 	vmov.f32	s21, s14
	inE2Rold = inER;                           inE2Iold = inEI;
 8001718:	eef0 4a6d 	vmov.f32	s9, s27
 800171c:	eeb0 1a4c 	vmov.f32	s2, s24
 8001720:	e710      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 8001722:	eeb0 ea43 	vmov.f32	s28, s6
		tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001726:	edcd ba10 	vstr	s23, [sp, #64]	; 0x40
 800172a:	eef0 ea63 	vmov.f32	s29, s7
 800172e:	ed8d ba11 	vstr	s22, [sp, #68]	; 0x44
 8001732:	eef0 3a4f 	vmov.f32	s7, s30
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001736:	ed9d ba01 	vldr	s22, [sp, #4]
 800173a:	eeb0 3a6c 	vmov.f32	s6, s25
 800173e:	eddd ba00 	vldr	s23, [sp]
 8001742:	eef0 6a4a 	vmov.f32	s13, s20
 8001746:	eeb0 6a6a 	vmov.f32	s12, s21
 800174a:	eeb0 9a61 	vmov.f32	s18, s3
 800174e:	eef0 9a6f 	vmov.f32	s19, s31
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001752:	eef0 ca64 	vmov.f32	s25, s9
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001756:	eef0 fa41 	vmov.f32	s31, s2
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800175a:	eeb0 fa44 	vmov.f32	s30, s8
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800175e:	eeb0 aa67 	vmov.f32	s20, s15
 8001762:	eef0 aa47 	vmov.f32	s21, s14
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001766:	eef0 1a60 	vmov.f32	s3, s1
	inE2Rold = inER;                           inE2Iold = inEI;
 800176a:	eef0 4a6d 	vmov.f32	s9, s27
 800176e:	eeb0 1a4c 	vmov.f32	s2, s24
 8001772:	e6e7      	b.n	8001544 <ADC_Stream0_Handler+0x498>
 8001774:	eddd 6a02 	vldr	s13, [sp, #8]
 8001778:	eef0 3a4f 	vmov.f32	s7, s30
 800177c:	edcd 9a06 	vstr	s19, [sp, #24]
 8001780:	eeb0 3a6c 	vmov.f32	s6, s25
 8001784:	edcd 6a04 	vstr	s13, [sp, #16]
 8001788:	eeb0 6a6a 	vmov.f32	s12, s21
 800178c:	eef0 6a4a 	vmov.f32	s13, s20
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001790:	edcd ba03 	vstr	s23, [sp, #12]
 8001794:	eeb0 9a61 	vmov.f32	s18, s3
 8001798:	ed8d ba02 	vstr	s22, [sp, #8]
 800179c:	eef0 9a6f 	vmov.f32	s19, s31
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 80017a0:	edcd ea13 	vstr	s29, [sp, #76]	; 0x4c
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017a4:	eeb0 fa44 	vmov.f32	s30, s8
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 80017a8:	ed8d ea12 	vstr	s28, [sp, #72]	; 0x48
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017ac:	eef0 ca64 	vmov.f32	s25, s9
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017b0:	eeb0 aa67 	vmov.f32	s20, s15
 80017b4:	eef0 aa47 	vmov.f32	s21, s14
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017b8:	eef0 1a60 	vmov.f32	s3, s1
 80017bc:	eef0 fa41 	vmov.f32	s31, s2
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80017c0:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80017c4:	edcd 7a07 	vstr	s15, [sp, #28]
 80017c8:	e6ac      	b.n	8001524 <ADC_Stream0_Handler+0x478>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
 80017ca:	4b26      	ldr	r3, [pc, #152]	; (8001864 <ADC_Stream0_Handler+0x7b8>)
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80017d4:	f000 f882 	bl	80018dc <SDR_ComputeLO>
 80017d8:	e47d      	b.n	80010d6 <ADC_Stream0_Handler+0x2a>
 80017da:	bf00      	nop
 80017dc:	2000d000 	.word	0x2000d000
 80017e0:	34000000 	.word	0x34000000
 80017e4:	2000b000 	.word	0x2000b000
 80017e8:	24000464 	.word	0x24000464
 80017ec:	24000418 	.word	0x24000418
 80017f0:	24000438 	.word	0x24000438
 80017f4:	2400043c 	.word	0x2400043c
 80017f8:	24000404 	.word	0x24000404
 80017fc:	24000430 	.word	0x24000430
 8001800:	24000434 	.word	0x24000434
 8001804:	24000400 	.word	0x24000400
 8001808:	24000448 	.word	0x24000448
 800180c:	2400044c 	.word	0x2400044c
 8001810:	2400040c 	.word	0x2400040c
 8001814:	24000440 	.word	0x24000440
 8001818:	24000444 	.word	0x24000444
 800181c:	24000408 	.word	0x24000408
 8001820:	24000458 	.word	0x24000458
 8001824:	2400045c 	.word	0x2400045c
 8001828:	24000414 	.word	0x24000414
 800182c:	24000450 	.word	0x24000450
 8001830:	24000454 	.word	0x24000454
 8001834:	24000410 	.word	0x24000410
 8001838:	24000478 	.word	0x24000478
 800183c:	2400047c 	.word	0x2400047c
 8001840:	24000424 	.word	0x24000424
 8001844:	24000470 	.word	0x24000470
 8001848:	24000474 	.word	0x24000474
 800184c:	24000420 	.word	0x24000420
 8001850:	2400048c 	.word	0x2400048c
 8001854:	24000488 	.word	0x24000488
 8001858:	2400042c 	.word	0x2400042c
 800185c:	24000480 	.word	0x24000480
 8001860:	24000484 	.word	0x24000484
 8001864:	24009d20 	.word	0x24009d20
 8001868:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 800186c:	eef0 3a4f 	vmov.f32	s7, s30
 8001870:	eeb0 3a6c 	vmov.f32	s6, s25
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001874:	edcd ea09 	vstr	s29, [sp, #36]	; 0x24
 8001878:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 800187c:	eeb0 6a6a 	vmov.f32	s12, s21
 8001880:	eddd 6a08 	vldr	s13, [sp, #32]
 8001884:	eeb0 9a61 	vmov.f32	s18, s3
 8001888:	eef0 9a6f 	vmov.f32	s19, s31
 800188c:	ed8d ea08 	vstr	s28, [sp, #32]
 8001890:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001894:	eeb0 fa44 	vmov.f32	s30, s8
 8001898:	eddd 6a03 	vldr	s13, [sp, #12]
 800189c:	eef0 ca64 	vmov.f32	s25, s9
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018a0:	edcd ba03 	vstr	s23, [sp, #12]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018a4:	eef0 aa47 	vmov.f32	s21, s14
 80018a8:	edcd 6a06 	vstr	s13, [sp, #24]
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80018ac:	eef0 1a60 	vmov.f32	s3, s1
 80018b0:	eddd 6a02 	vldr	s13, [sp, #8]
 80018b4:	eef0 fa41 	vmov.f32	s31, s2
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80018b8:	ed8d ba02 	vstr	s22, [sp, #8]
 80018bc:	edcd 6a04 	vstr	s13, [sp, #16]
 80018c0:	eef0 6a4a 	vmov.f32	s13, s20
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80018c4:	eeb0 aa67 	vmov.f32	s20, s15
	inE6Rold = inER;                           inE6Iold = inEI;
 80018c8:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
 80018cc:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 80018d0:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 80018d4:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80018d8:	e772      	b.n	80017c0 <ADC_Stream0_Handler+0x714>
 80018da:	bf00      	nop

080018dc <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 80018dc:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 80018de:	4b4f      	ldr	r3, [pc, #316]	; (8001a1c <SDR_ComputeLO+0x140>)
 80018e0:	edd3 7a00 	vldr	s15, [r3]
 80018e4:	eef4 7a40 	vcmp.f32	s15, s0
{
 80018e8:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	d171      	bne.n	80019d6 <SDR_ComputeLO+0xfa>
 80018f2:	4a4b      	ldr	r2, [pc, #300]	; (8001a20 <SDR_ComputeLO+0x144>)
 80018f4:	4b4b      	ldr	r3, [pc, #300]	; (8001a24 <SDR_ComputeLO+0x148>)
 80018f6:	ed92 8a00 	vldr	s16, [r2]
 80018fa:	ed93 6a00 	vldr	s12, [r3]
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80018fe:	484a      	ldr	r0, [pc, #296]	; (8001a28 <SDR_ComputeLO+0x14c>)
 8001900:	4c4a      	ldr	r4, [pc, #296]	; (8001a2c <SDR_ComputeLO+0x150>)
 8001902:	4d4b      	ldr	r5, [pc, #300]	; (8001a30 <SDR_ComputeLO+0x154>)
 8001904:	4b4b      	ldr	r3, [pc, #300]	; (8001a34 <SDR_ComputeLO+0x158>)
 8001906:	edd0 5a00 	vldr	s11, [r0]
 800190a:	edd4 7a00 	vldr	s15, [r4]
 800190e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8001912:	ed95 5a00 	vldr	s10, [r5]
 8001916:	4a48      	ldr	r2, [pc, #288]	; (8001a38 <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001918:	ee27 7a88 	vmul.f32	s14, s15, s16
 800191c:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800191e:	ee66 7a67 	vnmul.f32	s15, s12, s15
 8001922:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001924:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001928:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800192c:	ee27 7a25 	vmul.f32	s14, s14, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001930:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001934:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001938:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800193c:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001940:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001944:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001948:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800194c:	ee67 7aa5 	vmul.f32	s15, s15, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001950:	ee27 7a25 	vmul.f32	s14, s14, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001954:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001958:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800195c:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001960:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001964:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001968:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800196c:	ee26 7aa5 	vmul.f32	s14, s13, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001970:	ee67 7aa5 	vmul.f32	s15, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001974:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001978:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800197c:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001980:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001984:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001988:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800198c:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001990:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001994:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001998:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800199a:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 800199e:	d1bb      	bne.n	8001918 <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80019a0:	ee67 5a07 	vmul.f32	s11, s14, s14
 80019a4:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001a3c <SDR_ComputeLO+0x160>
 80019a8:	edc4 7a00 	vstr	s15, [r4]
 80019ac:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001a40 <SDR_ComputeLO+0x164>
 80019b0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80019b4:	4a23      	ldr	r2, [pc, #140]	; (8001a44 <SDR_ComputeLO+0x168>)
 80019b6:	4b24      	ldr	r3, [pc, #144]	; (8001a48 <SDR_ComputeLO+0x16c>)
 80019b8:	ed85 5a00 	vstr	s10, [r5]
 80019bc:	edc2 6a00 	vstr	s13, [r2]
 80019c0:	ed83 7a00 	vstr	s14, [r3]
 80019c4:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 80019c8:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80019cc:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80019d0:	edc0 7a00 	vstr	s15, [r0]
}	
 80019d4:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80019d6:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001a4c <SDR_ComputeLO+0x170>
 80019da:	4a1d      	ldr	r2, [pc, #116]	; (8001a50 <SDR_ComputeLO+0x174>)
 80019dc:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 80019e0:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80019e4:	ed92 7a00 	vldr	s14, [r2]
 80019e8:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80019ec:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80019f0:	eeb0 0b49 	vmov.f64	d0, d9
 80019f4:	f00a fb58 	bl	800c0a8 <cos>
 80019f8:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 80019fe:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a02:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001a06:	f00a fb8b 	bl	800c120 <sin>
 8001a0a:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 8001a0e:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SDR_ComputeLO+0x148>)
 8001a10:	eeb1 6a46 	vneg.f32	s12, s12
 8001a14:	ed83 6a00 	vstr	s12, [r3]
 8001a18:	e771      	b.n	80018fe <SDR_ComputeLO+0x22>
 8001a1a:	bf00      	nop
 8001a1c:	240000e4 	.word	0x240000e4
 8001a20:	24000494 	.word	0x24000494
 8001a24:	240004a4 	.word	0x240004a4
 8001a28:	240000e0 	.word	0x240000e0
 8001a2c:	240004bc 	.word	0x240004bc
 8001a30:	240000f0 	.word	0x240000f0
 8001a34:	24003a6c 	.word	0x24003a6c
 8001a38:	2400441c 	.word	0x2400441c
 8001a3c:	46000200 	.word	0x46000200
 8001a40:	39000000 	.word	0x39000000
 8001a44:	240004c0 	.word	0x240004c0
 8001a48:	240004c4 	.word	0x240004c4
 8001a4c:	40c90fdb 	.word	0x40c90fdb
 8001a50:	24004304 	.word	0x24004304

08001a54 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001a54:	089b      	lsrs	r3, r3, #2
 8001a56:	d02e      	beq.n	8001ab6 <SDR_2R_toC_f32+0x62>
 8001a58:	3010      	adds	r0, #16
 8001a5a:	3110      	adds	r1, #16
 8001a5c:	3220      	adds	r2, #32
{
 8001a5e:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a60:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001a64:	3b01      	subs	r3, #1
 8001a66:	f100 0010 	add.w	r0, r0, #16
 8001a6a:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a6e:	f842 4c20 	str.w	r4, [r2, #-32]
 8001a72:	f102 0220 	add.w	r2, r2, #32
 8001a76:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001a7a:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a7e:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 8001a82:	f842 4c38 	str.w	r4, [r2, #-56]
 8001a86:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001a8a:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a8e:	f850 4c18 	ldr.w	r4, [r0, #-24]
 8001a92:	f842 4c30 	str.w	r4, [r2, #-48]
 8001a96:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001a9a:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001a9e:	f850 4c14 	ldr.w	r4, [r0, #-20]
 8001aa2:	f842 4c28 	str.w	r4, [r2, #-40]
 8001aa6:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001aaa:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 8001aae:	d1d7      	bne.n	8001a60 <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 8001ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	4770      	bx	lr

08001ab8 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001ab8:	4b35      	ldr	r3, [pc, #212]	; (8001b90 <SDR_downconvert_f32+0xd8>)
 8001aba:	3110      	adds	r1, #16
 8001abc:	3210      	adds	r2, #16
 8001abe:	3008      	adds	r0, #8
		 tmp2=((*(pt)  -offset)) / 2048.f;
		 tmp3=((*(pt+3)-offset)) / 2048.f;
		 tmp4=((*(pt+2)-offset)) / 2048.f;
*/

     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ac0:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001b94 <SDR_downconvert_f32+0xdc>
{
 8001ac4:	b430      	push	{r4, r5}
 8001ac6:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001aca:	4c33      	ldr	r4, [pc, #204]	; (8001b98 <SDR_downconvert_f32+0xe0>)
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001acc:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 8001ad0:	3310      	adds	r3, #16
		 tmp4=((*(pt+3)-offset)) / 2048.f;
		 tmp3=((*(pt+2)-offset)) / 2048.f;

    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001ad2:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 8001ad6:	3008      	adds	r0, #8
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001ad8:	ee06 ca10 	vmov	s12, ip
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001adc:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 8001ae0:	3110      	adds	r1, #16
 8001ae2:	3410      	adds	r4, #16
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001ae4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001ae8:	ee06 ca90 	vmov	s13, ip
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001aec:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 8001af0:	3210      	adds	r2, #16
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001af2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001af6:	ee36 6a40 	vsub.f32	s12, s12, s0
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001afa:	ee07 ca90 	vmov	s15, ip
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001afe:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b02:	ee76 6ac0 	vsub.f32	s13, s13, s0
		 tmp1=((*(pt)  -offset)) / 2048.f;
 8001b06:	ee26 6a25 	vmul.f32	s12, s12, s11
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b0a:	ee07 ca10 	vmov	s14, ip
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
     tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b12:	ee66 6aa5 	vmul.f32	s13, s13, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b16:	ee25 5a06 	vmul.f32	s10, s10, s12
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b1a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b1e:	ee77 7ac0 	vsub.f32	s15, s15, s0
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b22:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001b26:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b2a:	ee37 7a40 	vsub.f32	s14, s14, s0
		 tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b2e:	ee67 7aa5 	vmul.f32	s15, s15, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b32:	ee25 6a06 	vmul.f32	s12, s10, s12
		 tmp3=((*(pt+2)-offset)) / 2048.f;
 8001b36:	ee27 7a25 	vmul.f32	s14, s14, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b3a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001b3e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001b42:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001b46:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001b4a:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001b4e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001b52:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001b56:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001b5a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001b5e:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001b62:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001b66:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001b6a:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001b6e:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001b72:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001b74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b78:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001b7c:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b84:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001b88:	d1a0      	bne.n	8001acc <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001b8a:	bc30      	pop	{r4, r5}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	24003a6c 	.word	0x24003a6c
 8001b94:	3a000000 	.word	0x3a000000
 8001b98:	2400441c 	.word	0x2400441c

08001b9c <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001b9c:	b470      	push	{r4, r5, r6}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001b9e:	0894      	lsrs	r4, r2, #2
  while(blkCnt--)
 8001ba0:	2c00      	cmp	r4, #0
 8001ba2:	d04a      	beq.n	8001c3a <SDR_float_to_DAC_audio+0x9e>
 8001ba4:	1e66      	subs	r6, r4, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ba6:	4c30      	ldr	r4, [pc, #192]	; (8001c68 <SDR_float_to_DAC_audio+0xcc>)
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ba8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001bac:	b2b3      	uxth	r3, r6
 8001bae:	f100 0620 	add.w	r6, r0, #32
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bb2:	edd4 7a00 	vldr	s15, [r4]
 8001bb6:	3010      	adds	r0, #16
 8001bb8:	eb06 1603 	add.w	r6, r6, r3, lsl #4
 8001bbc:	460b      	mov	r3, r1
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bbe:	eeb0 5a47 	vmov.f32	s10, s14
 8001bc2:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bc6:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bca:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001bce:	eef0 5a47 	vmov.f32	s11, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bd2:	2500      	movs	r5, #0
 8001bd4:	eea7 5a86 	vfma.f32	s10, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bd8:	ed10 6a01 	vldr	s12, [r0, #-4]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bdc:	462c      	mov	r4, r5
 8001bde:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001be0:	eee7 4a86 	vfma.f32	s9, s15, s12
 8001be4:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001be6:	eee6 5aa7 	vfma.f32	s11, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bea:	ed50 6a07 	vldr	s13, [r0, #-28]	; 0xffffffe4
  while(blkCnt--)
 8001bee:	4286      	cmp	r6, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf0:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf4:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bf8:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001bfc:	ee15 ca10 	vmov	ip, s10
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c00:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c04:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c08:	f36c 050f 	bfi	r5, ip, #0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c0c:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c10:	ee15 ca90 	vmov	ip, s11
 8001c14:	f36c 040f 	bfi	r4, ip, #0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c18:	ee16 ca10 	vmov	ip, s12
 8001c1c:	f36c 451f 	bfi	r5, ip, #16, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c20:	eef0 6a64 	vmov.f32	s13, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c24:	f843 5c04 	str.w	r5, [r3, #-4]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c28:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c2c:	ee16 ca90 	vmov	ip, s13
 8001c30:	f36c 441f 	bfi	r4, ip, #16, #16
 8001c34:	f843 4c08 	str.w	r4, [r3, #-8]
  while(blkCnt--)
 8001c38:	d1c1      	bne.n	8001bbe <SDR_float_to_DAC_audio+0x22>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001c3a:	0092      	lsls	r2, r2, #2
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c3c:	f3bf 8f4f 	dsb	sy
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
 8001c40:	b15a      	cbz	r2, 8001c5a <SDR_float_to_DAC_audio+0xbe>
 8001c42:	3a01      	subs	r2, #1
 8001c44:	f101 0320 	add.w	r3, r1, #32
      SCB->DCCMVAC = op_addr;
 8001c48:	4808      	ldr	r0, [pc, #32]	; (8001c6c <SDR_float_to_DAC_audio+0xd0>)
 8001c4a:	f022 021f 	bic.w	r2, r2, #31
 8001c4e:	4413      	add	r3, r2
 8001c50:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
      op_addr += (uint32_t)linesize;
 8001c54:	3120      	adds	r1, #32
    while (op_size > 0) {
 8001c56:	4299      	cmp	r1, r3
 8001c58:	d1fa      	bne.n	8001c50 <SDR_float_to_DAC_audio+0xb4>
 8001c5a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c5e:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001c62:	bc70      	pop	{r4, r5, r6}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	2400425c 	.word	0x2400425c
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001c70:	0892      	lsrs	r2, r2, #2
 8001c72:	d017      	beq.n	8001ca4 <SDR_memcpy_f32+0x34>
 8001c74:	3110      	adds	r1, #16
 8001c76:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001c78:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001c7c:	3a01      	subs	r2, #1
 8001c7e:	f101 0110 	add.w	r1, r1, #16
 8001c82:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001c86:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001c8a:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001c8e:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001c92:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001c96:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001c9a:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001c9e:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001ca2:	d1e9      	bne.n	8001c78 <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001ca8:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001caa:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001cae:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001cb0:	440b      	add	r3, r1
	while(blkCnt--)
 8001cb2:	d037      	beq.n	8001d24 <SDR_mirror_LSB+0x7c>
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	1e91      	subs	r1, r2, #2
{
 8001cb8:	b410      	push	{r4}
 8001cba:	f1a3 0220 	sub.w	r2, r3, #32
 8001cbe:	f1a3 041c 	sub.w	r4, r3, #28
 8001cc2:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001cc6:	4402      	add	r2, r0
 8001cc8:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cca:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001ccc:	3901      	subs	r1, #1
 8001cce:	3a20      	subs	r2, #32
 8001cd0:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cd2:	f843 4c20 	str.w	r4, [r3, #-32]
 8001cd6:	3320      	adds	r3, #32
 8001cd8:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001cdc:	eef1 7a67 	vneg.f32	s15, s15
 8001ce0:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ce4:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001ce6:	f843 4c38 	str.w	r4, [r3, #-56]
 8001cea:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001cee:	eef1 7a67 	vneg.f32	s15, s15
 8001cf2:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001cf6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001cf8:	f843 4c30 	str.w	r4, [r3, #-48]
 8001cfc:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001d00:	eef1 7a67 	vneg.f32	s15, s15
 8001d04:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d08:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001d0a:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001d0e:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d10:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001d14:	eef1 7a67 	vneg.f32	s15, s15
 8001d18:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001d1c:	d1d5      	bne.n	8001cca <SDR_mirror_LSB+0x22>
	}
}
 8001d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop

08001d28 <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001d28:	b508      	push	{r3, lr}

   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001d2a:	4a2b      	ldr	r2, [pc, #172]	; (8001dd8 <SDR_compute_IIR_parms+0xb0>)
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d2c:	4b2b      	ldr	r3, [pc, #172]	; (8001ddc <SDR_compute_IIR_parms+0xb4>)
   wr = 2.f * cwpitch / rate * myPI;
 8001d2e:	edd2 7a00 	vldr	s15, [r2]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d32:	ed93 7a00 	vldr	s14, [r3]
 8001d36:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001de0 <SDR_compute_IIR_parms+0xb8>
   wr = 2.f * cwpitch / rate * myPI;
 8001d3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
   r = Qfactor;
 8001d3e:	4b29      	ldr	r3, [pc, #164]	; (8001de4 <SDR_compute_IIR_parms+0xbc>)
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001d40:	ee27 7a26 	vmul.f32	s14, s14, s13
   wr = 2.f * cwpitch / rate * myPI;
 8001d44:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001de8 <SDR_compute_IIR_parms+0xc0>
{
 8001d48:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001d4c:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001d50:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d54:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001d58:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d5c:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001d60:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d64:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001d68:	ee68 8aa6 	vmul.f32	s17, s17, s13
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d6c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001d70:	f00a f99a 	bl	800c0a8 <cos>
 8001d74:	ee8a 6a09 	vdiv.f32	s12, s20, s18
   a1 = -2.f * r * cosw0;
 8001d78:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001d7a:	4a1d      	ldr	r2, [pc, #116]	; (8001df0 <SDR_compute_IIR_parms+0xc8>)
 8001d7c:	edc2 aa00 	vstr	s21, [r2]
   a1 = -2.f * r * cosw0;
 8001d80:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d84:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001d88:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001d8c:	ee69 7aa7 	vmul.f32	s15, s19, s15
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d90:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8001d94:	ee26 6b00 	vmul.f64	d6, d6, d0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001d98:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001d9c:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001da0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001da4:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001da8:	f00a f97e 	bl	800c0a8 <cos>
 8001dac:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001db0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001df4 <SDR_compute_IIR_parms+0xcc>
 8001db4:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <SDR_compute_IIR_parms+0xd0>)
 8001db6:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001dba:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001dbe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001dc2:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001dc6:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001dca:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001dce:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001dd2:	ed83 7a00 	vstr	s14, [r3]
}
 8001dd6:	bd08      	pop	{r3, pc}
 8001dd8:	24009d20 	.word	0x24009d20
 8001ddc:	24004304 	.word	0x24004304
 8001de0:	3b800000 	.word	0x3b800000
 8001de4:	24008d10 	.word	0x24008d10
 8001de8:	40490fdb 	.word	0x40490fdb
 8001dec:	24004260 	.word	0x24004260
 8001df0:	24008d0c 	.word	0x24008d0c
 8001df4:	3f99999a 	.word	0x3f99999a
 8001df8:	2400c248 	.word	0x2400c248

08001dfc <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001dfc:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001dfe:	2900      	cmp	r1, #0
 8001e00:	d076      	beq.n	8001ef0 <SDR_CWPeak+0xf4>
 8001e02:	1e4b      	subs	r3, r1, #1
 8001e04:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001f0c <SDR_CWPeak+0x110>
 8001e08:	493a      	ldr	r1, [pc, #232]	; (8001ef4 <SDR_CWPeak+0xf8>)
 8001e0a:	3010      	adds	r0, #16
 8001e0c:	4a3a      	ldr	r2, [pc, #232]	; (8001ef8 <SDR_CWPeak+0xfc>)
 8001e0e:	eddc 4a00 	vldr	s9, [ip]
 8001e12:	edd1 2a00 	vldr	s5, [r1]
 8001e16:	edd2 5a00 	vldr	s11, [r2]
{
 8001e1a:	b4f0      	push	{r4, r5, r6, r7}
 8001e1c:	4c37      	ldr	r4, [pc, #220]	; (8001efc <SDR_CWPeak+0x100>)
 8001e1e:	4f38      	ldr	r7, [pc, #224]	; (8001f00 <SDR_CWPeak+0x104>)
 8001e20:	edd4 7a00 	vldr	s15, [r4]
 8001e24:	4d37      	ldr	r5, [pc, #220]	; (8001f04 <SDR_CWPeak+0x108>)
 8001e26:	4e38      	ldr	r6, [pc, #224]	; (8001f08 <SDR_CWPeak+0x10c>)
 8001e28:	eef1 7a67 	vneg.f32	s15, s15
 8001e2c:	ed97 7a00 	vldr	s14, [r7]
 8001e30:	edd5 6a00 	vldr	s13, [r5]
 8001e34:	ed96 5a00 	vldr	s10, [r6]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e38:	ee62 3ac7 	vnmul.f32	s7, s5, s14
 8001e3c:	ed10 7a04 	vldr	s14, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e40:	ee22 4ae6 	vnmul.f32	s8, s5, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e44:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e48:	ed50 6a02 	vldr	s13, [r0, #-8]
	 while(blkCnt--)
 8001e4c:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e4e:	eee7 3aa4 	vfma.f32	s7, s15, s9
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e52:	ed10 2a01 	vldr	s4, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e56:	eea7 4a85 	vfma.f32	s8, s15, s10
	 while(blkCnt--)
 8001e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5e:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e62:	eee7 3a25 	vfma.f32	s7, s14, s11
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e66:	eea3 4aa5 	vfma.f32	s8, s7, s11
	   *buf++ = y0;
 8001e6a:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e6e:	edd2 5a00 	vldr	s11, [r2]
 8001e72:	edd1 2a00 	vldr	s5, [r1]
 8001e76:	ee25 6a86 	vmul.f32	s12, s11, s12
 8001e7a:	edd4 7a00 	vldr	s15, [r4]
 8001e7e:	eeb1 3a62 	vneg.f32	s6, s5
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e82:	ee25 7aa6 	vmul.f32	s14, s11, s13
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e86:	eef0 6a46 	vmov.f32	s13, s12
 8001e8a:	eef1 7a67 	vneg.f32	s15, s15
 8001e8e:	eea3 7a23 	vfma.f32	s14, s6, s7
 8001e92:	eee3 6a24 	vfma.f32	s13, s6, s9
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e96:	ee65 4a82 	vmul.f32	s9, s11, s4
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001e9a:	eee7 6aa3 	vfma.f32	s13, s15, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001e9e:	ee25 6aa6 	vmul.f32	s12, s11, s13
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ea2:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8001ea6:	eee3 4a26 	vfma.f32	s9, s6, s13
 8001eaa:	eea7 6a84 	vfma.f32	s12, s15, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001eae:	ee65 6a87 	vmul.f32	s13, s11, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001eb2:	eee7 4a87 	vfma.f32	s9, s15, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001eb6:	eea3 6a05 	vfma.f32	s12, s6, s10
 8001eba:	eee3 6a04 	vfma.f32	s13, s6, s8
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ebe:	ee25 5aa4 	vmul.f32	s10, s11, s9
	   *buf++ = y0;
 8001ec2:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ec6:	eee7 6a86 	vfma.f32	s13, s15, s12
 8001eca:	eea3 5a06 	vfma.f32	s10, s6, s12
	   *buf++ = y0;
 8001ece:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ed2:	eea7 5aa6 	vfma.f32	s10, s15, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001ed6:	ed00 5a05 	vstr	s10, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001eda:	d1ad      	bne.n	8001e38 <SDR_CWPeak+0x3c>
 8001edc:	ed87 7a00 	vstr	s14, [r7]
 8001ee0:	ed86 5a00 	vstr	s10, [r6]
 8001ee4:	edc5 6a00 	vstr	s13, [r5]
 8001ee8:	edcc 4a00 	vstr	s9, [ip]
   }
}
 8001eec:	bcf0      	pop	{r4, r5, r6, r7}
 8001eee:	4770      	bx	lr
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	24008d0c 	.word	0x24008d0c
 8001ef8:	2400c248 	.word	0x2400c248
 8001efc:	24004260 	.word	0x24004260
 8001f00:	240004b4 	.word	0x240004b4
 8001f04:	240004b8 	.word	0x240004b8
 8001f08:	240004b0 	.word	0x240004b0
 8001f0c:	240004ac 	.word	0x240004ac

08001f10 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <SDR_demodAM_AGC+0xd0>)
{
 8001f16:	b082      	sub	sp, #8
 8001f18:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001ffc <SDR_demodAM_AGC+0xec>
 8001f1c:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8001f20:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8002000 <SDR_demodAM_AGC+0xf0>
 8001f24:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8002004 <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8001f28:	881f      	ldrh	r7, [r3, #0]
 8001f2a:	ed98 7a00 	vldr	s14, [r8]
 8001f2e:	f8dc 3000 	ldr.w	r3, [ip]
 8001f32:	ed9e 6a00 	vldr	s12, [lr]
 8001f36:	4c2b      	ldr	r4, [pc, #172]	; (8001fe4 <SDR_demodAM_AGC+0xd4>)
 8001f38:	4a2b      	ldr	r2, [pc, #172]	; (8001fe8 <SDR_demodAM_AGC+0xd8>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001f3a:	eddf 4a2c 	vldr	s9, [pc, #176]	; 8001fec <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 8001f3e:	4e2c      	ldr	r6, [pc, #176]	; (8001ff0 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f40:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8001ff4 <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001f44:	edd0 7a01 	vldr	s15, [r0, #4]
 8001f48:	3008      	adds	r0, #8
 8001f4a:	ed50 6a02 	vldr	s13, [r0, #-8]
 8001f4e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f52:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8001f56:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8001f5a:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8001f5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = __builtin_sqrtf(in);
 8001f66:	bfa8      	it	ge
 8001f68:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 8001f6c:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 8001f70:	bfb8      	it	lt
 8001f72:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 8001f76:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7e:	d502      	bpl.n	8001f86 <SDR_demodAM_AGC+0x76>
 8001f80:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 8001f84:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 8001f86:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8001f8a:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f8e:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 8001f92:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001f96:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 8001f9a:	b91b      	cbnz	r3, 8001fa4 <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 8001f9c:	edd6 6a00 	vldr	s13, [r6]
 8001fa0:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001fa4:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8001fa8:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001faa:	eddd 7a00 	vldr	s15, [sp]
 8001fae:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 8001fb2:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001fb6:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8001fba:	d1c3      	bne.n	8001f44 <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 8001fbc:	4a0e      	ldr	r2, [pc, #56]	; (8001ff8 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	ed88 7a00 	vstr	s14, [r8]
 8001fc4:	f8cc 3000 	str.w	r3, [ip]
 8001fc8:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 8001fcc:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8001fd0:	dd02      	ble.n	8001fd8 <SDR_demodAM_AGC+0xc8>
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f8cc 3000 	str.w	r3, [ip]
}
 8001fd8:	b002      	add	sp, #8
 8001fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fde:	bf00      	nop
 8001fe0:	24007ec8 	.word	0x24007ec8
 8001fe4:	24009d1c 	.word	0x24009d1c
 8001fe8:	24000914 	.word	0x24000914
 8001fec:	00000000 	.word	0x00000000
 8001ff0:	24002918 	.word	0x24002918
 8001ff4:	3f75c28f 	.word	0x3f75c28f
 8001ff8:	24008750 	.word	0x24008750
 8001ffc:	240000e8 	.word	0x240000e8
 8002000:	24000498 	.word	0x24000498
 8002004:	240004a8 	.word	0x240004a8

08002008 <SDR_demodSSB_CW_AGC>:
	  arm_sqrt_f32(tmp, &sav);  

	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002008:	4a4a      	ldr	r2, [pc, #296]	; (8002134 <SDR_demodSSB_CW_AGC+0x12c>)
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800200a:	4b4b      	ldr	r3, [pc, #300]	; (8002138 <SDR_demodSSB_CW_AGC+0x130>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800200c:	7812      	ldrb	r2, [r2, #0]
 800200e:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8002012:	2a01      	cmp	r2, #1
{
 8002014:	b4f0      	push	{r4, r5, r6, r7}
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002016:	885c      	ldrh	r4, [r3, #2]
 8002018:	4e48      	ldr	r6, [pc, #288]	; (800213c <SDR_demodSSB_CW_AGC+0x134>)
 800201a:	4f49      	ldr	r7, [pc, #292]	; (8002140 <SDR_demodSSB_CW_AGC+0x138>)
 800201c:	889d      	ldrh	r5, [r3, #4]
 800201e:	bf08      	it	eq
 8002020:	4625      	moveq	r5, r4
 8002022:	6833      	ldr	r3, [r6, #0]
 8002024:	ed97 7a00 	vldr	s14, [r7]
 8002028:	d05b      	beq.n	80020e2 <SDR_demodSSB_CW_AGC+0xda>
 800202a:	2a03      	cmp	r2, #3
 800202c:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 8002030:	4a44      	ldr	r2, [pc, #272]	; (8002144 <SDR_demodSSB_CW_AGC+0x13c>)
 8002032:	d032      	beq.n	800209a <SDR_demodSSB_CW_AGC+0x92>
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002034:	f8df c118 	ldr.w	ip, [pc, #280]	; 8002150 <SDR_demodSSB_CW_AGC+0x148>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002038:	edd0 7a01 	vldr	s15, [r0, #4]
 800203c:	3008      	adds	r0, #8
 800203e:	ed10 6a02 	vldr	s12, [r0, #-8]
 8002042:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002046:	eee6 7a06 	vfma.f32	s15, s12, s12
      *pOut = __builtin_sqrtf(in);
 800204a:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 800204e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002056:	d502      	bpl.n	800205e <SDR_demodSSB_CW_AGC+0x56>
 8002058:	eeb0 7a66 	vmov.f32	s14, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800205c:	462b      	mov	r3, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 800205e:	edd2 7a00 	vldr	s15, [r2]
 8002062:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8002066:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800206a:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 800206e:	b91b      	cbnz	r3, 8002078 <SDR_demodSSB_CW_AGC+0x70>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002070:	eddc 7a02 	vldr	s15, [ip, #8]
 8002074:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 8002078:	4284      	cmp	r4, r0
 800207a:	d1dd      	bne.n	8002038 <SDR_demodSSB_CW_AGC+0x30>
 800207c:	4932      	ldr	r1, [pc, #200]	; (8002148 <SDR_demodSSB_CW_AGC+0x140>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 800207e:	2b00      	cmp	r3, #0
	PeakAudioValue=pk;
 8002080:	4a32      	ldr	r2, [pc, #200]	; (800214c <SDR_demodSSB_CW_AGC+0x144>)
 8002082:	ed87 7a00 	vstr	s14, [r7]
 8002086:	6033      	str	r3, [r6, #0]
 8002088:	edc1 6a00 	vstr	s13, [r1]
 800208c:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8002090:	dd01      	ble.n	8002096 <SDR_demodSSB_CW_AGC+0x8e>
 8002092:	3b01      	subs	r3, #1
 8002094:	6033      	str	r3, [r6, #0]
}
 8002096:	bcf0      	pop	{r4, r5, r6, r7}
 8002098:	4770      	bx	lr
      if(CurrentMode == CW) pk  *= Decay[CW];
 800209a:	4d2d      	ldr	r5, [pc, #180]	; (8002150 <SDR_demodSSB_CW_AGC+0x148>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800209c:	edd0 7a01 	vldr	s15, [r0, #4]
 80020a0:	3008      	adds	r0, #8
 80020a2:	ed10 6a02 	vldr	s12, [r0, #-8]
 80020a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80020aa:	eee6 7a06 	vfma.f32	s15, s12, s12
 80020ae:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 80020b2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	d502      	bpl.n	80020c2 <SDR_demodSSB_CW_AGC+0xba>
 80020bc:	eeb0 7a66 	vmov.f32	s14, s13
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80020c0:	4663      	mov	r3, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80020c2:	edd2 7a00 	vldr	s15, [r2]
 80020c6:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 80020ca:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80020ce:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 80020d2:	b91b      	cbnz	r3, 80020dc <SDR_demodSSB_CW_AGC+0xd4>
      if(CurrentMode == CW) pk  *= Decay[CW];
 80020d4:	edd5 7a03 	vldr	s15, [r5, #12]
 80020d8:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 80020dc:	4284      	cmp	r4, r0
 80020de:	d1dd      	bne.n	800209c <SDR_demodSSB_CW_AGC+0x94>
 80020e0:	e7cc      	b.n	800207c <SDR_demodSSB_CW_AGC+0x74>
 80020e2:	4a18      	ldr	r2, [pc, #96]	; (8002144 <SDR_demodSSB_CW_AGC+0x13c>)
 80020e4:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80020e8:	f8df c064 	ldr.w	ip, [pc, #100]	; 8002150 <SDR_demodSSB_CW_AGC+0x148>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80020ec:	edd0 7a01 	vldr	s15, [r0, #4]
 80020f0:	3008      	adds	r0, #8
 80020f2:	ed10 6a02 	vldr	s12, [r0, #-8]
 80020f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80020fa:	eee6 7a06 	vfma.f32	s15, s12, s12
 80020fe:	eef1 6ae7 	vsqrt.f32	s13, s15
	  if(pk < sav)
 8002102:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	d502      	bpl.n	8002112 <SDR_demodSSB_CW_AGC+0x10a>
 800210c:	eeb0 7a66 	vmov.f32	s14, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002110:	462b      	mov	r3, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8002112:	edd2 7a00 	vldr	s15, [r2]
 8002116:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 800211a:	eec6 5a27 	vdiv.f32	s11, s12, s15
 800211e:	ece1 5a01 	vstmia	r1!, {s11}
	  if(hangcnt == 0)
 8002122:	b91b      	cbnz	r3, 800212c <SDR_demodSSB_CW_AGC+0x124>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002124:	eddc 7a01 	vldr	s15, [ip, #4]
 8002128:	ee27 7a27 	vmul.f32	s14, s14, s15
	for(k=j=0; k<BSIZE*2; k+=2)
 800212c:	42a0      	cmp	r0, r4
 800212e:	d1dd      	bne.n	80020ec <SDR_demodSSB_CW_AGC+0xe4>
 8002130:	e7a4      	b.n	800207c <SDR_demodSSB_CW_AGC+0x74>
 8002132:	bf00      	nop
 8002134:	2400c25c 	.word	0x2400c25c
 8002138:	24007ec8 	.word	0x24007ec8
 800213c:	2400049c 	.word	0x2400049c
 8002140:	240000ec 	.word	0x240000ec
 8002144:	24009d1c 	.word	0x24009d1c
 8002148:	240004a0 	.word	0x240004a0
 800214c:	24008750 	.word	0x24008750
 8002150:	24002918 	.word	0x24002918

08002154 <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8002154:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002158:	f3bf 8f4f 	dsb	sy
      SCB->DCIMVAC = op_addr;
 800215c:	490a      	ldr	r1, [pc, #40]	; (8002188 <HAL_ADC_ConvCpltCallback+0x34>)
 800215e:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002162:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 8002166:	3320      	adds	r3, #32
    while (op_size > 0) {
 8002168:	4293      	cmp	r3, r2
 800216a:	d1fa      	bne.n	8002162 <HAL_ADC_ConvCpltCallback+0xe>
 800216c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002170:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(1);
 8002174:	2001      	movs	r0, #1
 8002176:	f7fe ff99 	bl	80010ac <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 800217a:	4b04      	ldr	r3, [pc, #16]	; (800218c <HAL_ADC_ConvCpltCallback+0x38>)
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
}
 8002180:	bd08      	pop	{r3, pc}
 8002182:	bf00      	nop
 8002184:	2400ce60 	.word	0x2400ce60
 8002188:	e000ed00 	.word	0xe000ed00
 800218c:	240004e9 	.word	0x240004e9

08002190 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002190:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
 8002192:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002194:	f3bf 8f4f 	dsb	sy
      SCB->DCIMVAC = op_addr;
 8002198:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800219a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800219e:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 80021a2:	3320      	adds	r3, #32
    while (op_size > 0) {
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d1fa      	bne.n	800219e <HAL_ADC_ConvHalfCpltCallback+0xe>
 80021a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80021ac:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(0);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7fe ff7b 	bl	80010ac <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 80021b6:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
}
 80021bc:	bd08      	pop	{r3, pc}
 80021be:	bf00      	nop
 80021c0:	2400ca60 	.word	0x2400ca60
 80021c4:	e000ed00 	.word	0xe000ed00
 80021c8:	240004e9 	.word	0x240004e9

080021cc <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80021cc:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 80021ce:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 80021d0:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 80021d2:	4c05      	ldr	r4, [pc, #20]	; (80021e8 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 80021d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 80021da:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 80021dc:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 80021e0:	f003 bbbe 	b.w	8005960 <HAL_GPIO_WritePin>
 80021e4:	24004308 	.word	0x24004308
 80021e8:	24007120 	.word	0x24007120
 80021ec:	58020400 	.word	0x58020400

080021f0 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80021f0:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 80021f2:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 80021f4:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 80021f6:	4c05      	ldr	r4, [pc, #20]	; (800220c <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 80021f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021fc:	4804      	ldr	r0, [pc, #16]	; (8002210 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 80021fe:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002200:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 8002204:	f003 bbac 	b.w	8005960 <HAL_GPIO_WritePin>
 8002208:	24004308 	.word	0x24004308
 800220c:	24006d20 	.word	0x24006d20
 8002210:	58020400 	.word	0x58020400

08002214 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002214:	4b57      	ldr	r3, [pc, #348]	; (8002374 <DisplayStatus+0x160>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b64      	cmp	r3, #100	; 0x64
{
 800221a:	b570      	push	{r4, r5, r6, lr}
 800221c:	b086      	sub	sp, #24
	switch(Fstep)
 800221e:	f000 809f 	beq.w	8002360 <DisplayStatus+0x14c>
 8002222:	d969      	bls.n	80022f8 <DisplayStatus+0xe4>
 8002224:	f242 7210 	movw	r2, #10000	; 0x2710
 8002228:	4293      	cmp	r3, r2
 800222a:	d07d      	beq.n	8002328 <DisplayStatus+0x114>
 800222c:	4a52      	ldr	r2, [pc, #328]	; (8002378 <DisplayStatus+0x164>)
 800222e:	4293      	cmp	r3, r2
 8002230:	f000 808f 	beq.w	8002352 <DisplayStatus+0x13e>
 8002234:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002238:	d07d      	beq.n	8002336 <DisplayStatus+0x122>
 800223a:	4c50      	ldr	r4, [pc, #320]	; (800237c <DisplayStatus+0x168>)
	case 1000: strcpy(StringStep,"  1K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 800223c:	4b50      	ldr	r3, [pc, #320]	; (8002380 <DisplayStatus+0x16c>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b03      	cmp	r3, #3
 8002242:	f200 8094 	bhi.w	800236e <DisplayStatus+0x15a>
 8002246:	e8df f003 	tbb	[pc, r3]
 800224a:	5155      	.short	0x5155
 800224c:	0238      	.short	0x0238
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 800224e:	4b4d      	ldr	r3, [pc, #308]	; (8002384 <DisplayStatus+0x170>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4d4d      	ldr	r5, [pc, #308]	; (8002388 <DisplayStatus+0x174>)
 8002254:	0c1a      	lsrs	r2, r3, #16
 8002256:	802b      	strh	r3, [r5, #0]
 8002258:	70aa      	strb	r2, [r5, #2]
	}
	switch (CurrentAGC)
 800225a:	4b4c      	ldr	r3, [pc, #304]	; (800238c <DisplayStatus+0x178>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d032      	beq.n	80022c8 <DisplayStatus+0xb4>
 8002262:	2b01      	cmp	r3, #1
 8002264:	d059      	beq.n	800231a <DisplayStatus+0x106>
 8002266:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <DisplayStatus+0x17c>)
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
	}
	switch (CurrentBW)
 8002268:	4b4a      	ldr	r3, [pc, #296]	; (8002394 <DisplayStatus+0x180>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d035      	beq.n	80022dc <DisplayStatus+0xc8>
 8002270:	2b01      	cmp	r3, #1
 8002272:	d04c      	beq.n	800230e <DisplayStatus+0xfa>
 8002274:	4b48      	ldr	r3, [pc, #288]	; (8002398 <DisplayStatus+0x184>)
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
	}
	sprintf(UartTXString, "          Freq %.0f Step %s Mode %s BW %s AGG %s Volume %1.1f   \r", LOfreq, StringStep, StringMode, StringWidth, StringAGC, volume);
 8002276:	4849      	ldr	r0, [pc, #292]	; (800239c <DisplayStatus+0x188>)
 8002278:	4949      	ldr	r1, [pc, #292]	; (80023a0 <DisplayStatus+0x18c>)
 800227a:	ed90 7a00 	vldr	s14, [r0]
 800227e:	edd1 6a00 	vldr	s13, [r1]
 8002282:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002286:	4947      	ldr	r1, [pc, #284]	; (80023a4 <DisplayStatus+0x190>)
 8002288:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800228c:	4846      	ldr	r0, [pc, #280]	; (80023a8 <DisplayStatus+0x194>)
 800228e:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8002292:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002296:	ec53 2b16 	vmov	r2, r3, d6
 800229a:	e9cd 4500 	strd	r4, r5, [sp]
 800229e:	f008 fb87 	bl	800a9b0 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) UartTXString, strlen(UartTXString), 100);
 80022a2:	4841      	ldr	r0, [pc, #260]	; (80023a8 <DisplayStatus+0x194>)
 80022a4:	f7fe f87c 	bl	80003a0 <strlen>
 80022a8:	2364      	movs	r3, #100	; 0x64
 80022aa:	b282      	uxth	r2, r0
 80022ac:	493e      	ldr	r1, [pc, #248]	; (80023a8 <DisplayStatus+0x194>)
 80022ae:	483f      	ldr	r0, [pc, #252]	; (80023ac <DisplayStatus+0x198>)
}
 80022b0:	b006      	add	sp, #24
 80022b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Transmit(&huart3, (uint8_t *) UartTXString, strlen(UartTXString), 100);
 80022b6:	f005 be29 	b.w	8007f0c <HAL_UART_Transmit>
	case USB: strcpy(StringMode,"USB"); break;
 80022ba:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <DisplayStatus+0x19c>)
 80022bc:	4d32      	ldr	r5, [pc, #200]	; (8002388 <DisplayStatus+0x174>)
 80022be:	602b      	str	r3, [r5, #0]
	switch (CurrentAGC)
 80022c0:	4b32      	ldr	r3, [pc, #200]	; (800238c <DisplayStatus+0x178>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1cc      	bne.n	8002262 <DisplayStatus+0x4e>
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022c8:	4b3a      	ldr	r3, [pc, #232]	; (80023b4 <DisplayStatus+0x1a0>)
 80022ca:	4a31      	ldr	r2, [pc, #196]	; (8002390 <DisplayStatus+0x17c>)
 80022cc:	e893 0003 	ldmia.w	r3, {r0, r1}
	switch (CurrentBW)
 80022d0:	4b30      	ldr	r3, [pc, #192]	; (8002394 <DisplayStatus+0x180>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022d2:	6010      	str	r0, [r2, #0]
	switch (CurrentBW)
 80022d4:	781b      	ldrb	r3, [r3, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 80022d6:	7111      	strb	r1, [r2, #4]
	switch (CurrentBW)
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1c9      	bne.n	8002270 <DisplayStatus+0x5c>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 80022dc:	4936      	ldr	r1, [pc, #216]	; (80023b8 <DisplayStatus+0x1a4>)
 80022de:	4b2e      	ldr	r3, [pc, #184]	; (8002398 <DisplayStatus+0x184>)
 80022e0:	c903      	ldmia	r1, {r0, r1}
 80022e2:	0c0e      	lsrs	r6, r1, #16
 80022e4:	6018      	str	r0, [r3, #0]
 80022e6:	8099      	strh	r1, [r3, #4]
 80022e8:	719e      	strb	r6, [r3, #6]
 80022ea:	e7c4      	b.n	8002276 <DisplayStatus+0x62>
	case LSB: strcpy(StringMode,"LSB"); break;
 80022ec:	4d26      	ldr	r5, [pc, #152]	; (8002388 <DisplayStatus+0x174>)
 80022ee:	4b33      	ldr	r3, [pc, #204]	; (80023bc <DisplayStatus+0x1a8>)
 80022f0:	602b      	str	r3, [r5, #0]
 80022f2:	e7b2      	b.n	800225a <DisplayStatus+0x46>
	case AM: strcpy(StringMode,"AM"); break;
 80022f4:	4b32      	ldr	r3, [pc, #200]	; (80023c0 <DisplayStatus+0x1ac>)
 80022f6:	e7ab      	b.n	8002250 <DisplayStatus+0x3c>
	switch(Fstep)
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d023      	beq.n	8002344 <DisplayStatus+0x130>
 80022fc:	2b0a      	cmp	r3, #10
 80022fe:	d19c      	bne.n	800223a <DisplayStatus+0x26>
	case 10: strcpy(StringStep,"  10"); break;
 8002300:	4b30      	ldr	r3, [pc, #192]	; (80023c4 <DisplayStatus+0x1b0>)
 8002302:	4c1e      	ldr	r4, [pc, #120]	; (800237c <DisplayStatus+0x168>)
 8002304:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002308:	6020      	str	r0, [r4, #0]
 800230a:	7121      	strb	r1, [r4, #4]
 800230c:	e796      	b.n	800223c <DisplayStatus+0x28>
	case Wide: strcpy(StringWidth,"Wide"); break;
 800230e:	492e      	ldr	r1, [pc, #184]	; (80023c8 <DisplayStatus+0x1b4>)
 8002310:	4b21      	ldr	r3, [pc, #132]	; (8002398 <DisplayStatus+0x184>)
 8002312:	c903      	ldmia	r1, {r0, r1}
 8002314:	6018      	str	r0, [r3, #0]
 8002316:	7119      	strb	r1, [r3, #4]
 8002318:	e7ad      	b.n	8002276 <DisplayStatus+0x62>
	case Slow: strcpy(StringAGC,"Slow"); break;
 800231a:	4b2c      	ldr	r3, [pc, #176]	; (80023cc <DisplayStatus+0x1b8>)
 800231c:	4a1c      	ldr	r2, [pc, #112]	; (8002390 <DisplayStatus+0x17c>)
 800231e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002322:	6010      	str	r0, [r2, #0]
 8002324:	7111      	strb	r1, [r2, #4]
 8002326:	e79f      	b.n	8002268 <DisplayStatus+0x54>
	case 10000: strcpy(StringStep," 10K"); break;
 8002328:	4b29      	ldr	r3, [pc, #164]	; (80023d0 <DisplayStatus+0x1bc>)
 800232a:	4c14      	ldr	r4, [pc, #80]	; (800237c <DisplayStatus+0x168>)
 800232c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002330:	6020      	str	r0, [r4, #0]
 8002332:	7121      	strb	r1, [r4, #4]
 8002334:	e782      	b.n	800223c <DisplayStatus+0x28>
	case 1000: strcpy(StringStep,"  1K"); break;
 8002336:	4b27      	ldr	r3, [pc, #156]	; (80023d4 <DisplayStatus+0x1c0>)
 8002338:	4c10      	ldr	r4, [pc, #64]	; (800237c <DisplayStatus+0x168>)
 800233a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800233e:	6020      	str	r0, [r4, #0]
 8002340:	7121      	strb	r1, [r4, #4]
 8002342:	e77b      	b.n	800223c <DisplayStatus+0x28>
	case 1: strcpy(StringStep,"   1"); break;
 8002344:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <DisplayStatus+0x1c4>)
 8002346:	4c0d      	ldr	r4, [pc, #52]	; (800237c <DisplayStatus+0x168>)
 8002348:	e893 0003 	ldmia.w	r3, {r0, r1}
 800234c:	6020      	str	r0, [r4, #0]
 800234e:	7121      	strb	r1, [r4, #4]
 8002350:	e774      	b.n	800223c <DisplayStatus+0x28>
	case 100000: strcpy(StringStep,"100K"); break;
 8002352:	4b22      	ldr	r3, [pc, #136]	; (80023dc <DisplayStatus+0x1c8>)
 8002354:	4c09      	ldr	r4, [pc, #36]	; (800237c <DisplayStatus+0x168>)
 8002356:	e893 0003 	ldmia.w	r3, {r0, r1}
 800235a:	6020      	str	r0, [r4, #0]
 800235c:	7121      	strb	r1, [r4, #4]
 800235e:	e76d      	b.n	800223c <DisplayStatus+0x28>
	case 100: strcpy(StringStep," 100"); break;
 8002360:	4b1f      	ldr	r3, [pc, #124]	; (80023e0 <DisplayStatus+0x1cc>)
 8002362:	4c06      	ldr	r4, [pc, #24]	; (800237c <DisplayStatus+0x168>)
 8002364:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002368:	6020      	str	r0, [r4, #0]
 800236a:	7121      	strb	r1, [r4, #4]
 800236c:	e766      	b.n	800223c <DisplayStatus+0x28>
 800236e:	4d06      	ldr	r5, [pc, #24]	; (8002388 <DisplayStatus+0x174>)
 8002370:	e773      	b.n	800225a <DisplayStatus+0x46>
 8002372:	bf00      	nop
 8002374:	2400c254 	.word	0x2400c254
 8002378:	000186a0 	.word	0x000186a0
 800237c:	240004d8 	.word	0x240004d8
 8002380:	2400c25c 	.word	0x2400c25c
 8002384:	0800fc5c 	.word	0x0800fc5c
 8002388:	240004d0 	.word	0x240004d0
 800238c:	24000500 	.word	0x24000500
 8002390:	240004c8 	.word	0x240004c8
 8002394:	24000910 	.word	0x24000910
 8002398:	240004e0 	.word	0x240004e0
 800239c:	2400425c 	.word	0x2400425c
 80023a0:	24009d28 	.word	0x24009d28
 80023a4:	0800fc80 	.word	0x0800fc80
 80023a8:	24007520 	.word	0x24007520
 80023ac:	2400293c 	.word	0x2400293c
 80023b0:	00425355 	.word	0x00425355
 80023b4:	0800fc60 	.word	0x0800fc60
 80023b8:	0800fc70 	.word	0x0800fc70
 80023bc:	0042534c 	.word	0x0042534c
 80023c0:	0800fc58 	.word	0x0800fc58
 80023c4:	0800fc30 	.word	0x0800fc30
 80023c8:	0800fc78 	.word	0x0800fc78
 80023cc:	0800fc68 	.word	0x0800fc68
 80023d0:	0800fc48 	.word	0x0800fc48
 80023d4:	0800fc40 	.word	0x0800fc40
 80023d8:	0800fc28 	.word	0x0800fc28
 80023dc:	0800fc50 	.word	0x0800fc50
 80023e0:	0800fc38 	.word	0x0800fc38

080023e4 <HAL_UART_RxCpltCallback>:
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{

	/* Turn LED2 on: Transfer in reception process is correct */
	LED_RED_OFF;
 80023e4:	2200      	movs	r2, #0
 80023e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023ea:	4801      	ldr	r0, [pc, #4]	; (80023f0 <HAL_UART_RxCpltCallback+0xc>)
 80023ec:	f003 bab8 	b.w	8005960 <HAL_GPIO_WritePin>
 80023f0:	58020400 	.word	0x58020400

080023f4 <SetFOutVHF>:
MCODIV = 1
	 */
	DivN2 = 291;
	FracN2 = 0;

	__HAL_RCC_PLL2_DISABLE();
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <SetFOutVHF+0x3c>)
{
 80023f6:	b082      	sub	sp, #8
	DivN2 = 291;
 80023f8:	f240 1123 	movw	r1, #291	; 0x123
	FracN2 = 0;
 80023fc:	2200      	movs	r2, #0
	DivN2 = 291;
 80023fe:	9100      	str	r1, [sp, #0]
	FracN2 = 0;
 8002400:	9201      	str	r2, [sp, #4]
	__HAL_RCC_PLL2_DISABLE();
 8002402:	681a      	ldr	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(8, DivN2, 2, 2, 2);
 8002404:	490b      	ldr	r1, [pc, #44]	; (8002434 <SetFOutVHF+0x40>)
	__HAL_RCC_PLL2_DISABLE();
 8002406:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800240a:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(8, DivN2, 2, 2, 2);
 800240c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800240e:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8002412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002416:	629a      	str	r2, [r3, #40]	; 0x28
 8002418:	9a00      	ldr	r2, [sp, #0]
 800241a:	3a01      	subs	r2, #1
 800241c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002420:	4311      	orrs	r1, r2
 8002422:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800242a:	601a      	str	r2, [r3, #0]


}
 800242c:	b002      	add	sp, #8
 800242e:	4770      	bx	lr
 8002430:	58024400 	.word	0x58024400
 8002434:	01010200 	.word	0x01010200

08002438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002438:	4e07      	ldr	r6, [pc, #28]	; (8002458 <Error_Handler+0x20>)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 800243a:	2532      	movs	r5, #50	; 0x32
 800243c:	4c07      	ldr	r4, [pc, #28]	; (800245c <Error_Handler+0x24>)
{
 800243e:	b508      	push	{r3, lr}
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002440:	6832      	ldr	r2, [r6, #0]
 8002442:	fba4 1302 	umull	r1, r3, r4, r2
 8002446:	091b      	lsrs	r3, r3, #4
 8002448:	fb05 2313 	mls	r3, r5, r3, r2
 800244c:	b103      	cbz	r3, 8002450 <Error_Handler+0x18>
 800244e:	e7fe      	b.n	800244e <Error_Handler+0x16>
			LED_switch();
 8002450:	f7fe fd88 	bl	8000f64 <LED_switch>
 8002454:	e7f4      	b.n	8002440 <Error_Handler+0x8>
 8002456:	bf00      	nop
 8002458:	24009d2c 	.word	0x24009d2c
 800245c:	51eb851f 	.word	0x51eb851f

08002460 <SystemClock_Config_For_OC>:
{
 8002460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002464:	b0cc      	sub	sp, #304	; 0x130
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002466:	224c      	movs	r2, #76	; 0x4c
 8002468:	2100      	movs	r1, #0
 800246a:	a80a      	add	r0, sp, #40	; 0x28
 800246c:	f007 fe5e 	bl	800a12c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002470:	2220      	movs	r2, #32
 8002472:	2100      	movs	r1, #0
 8002474:	a802      	add	r0, sp, #8
 8002476:	f007 fe59 	bl	800a12c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800247a:	22bc      	movs	r2, #188	; 0xbc
 800247c:	2100      	movs	r1, #0
 800247e:	a81d      	add	r0, sp, #116	; 0x74
 8002480:	f007 fe54 	bl	800a12c <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002484:	2002      	movs	r0, #2
 8002486:	f003 fb09 	bl	8005a9c <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800248a:	4b40      	ldr	r3, [pc, #256]	; (800258c <SystemClock_Config_For_OC+0x12c>)
 800248c:	2200      	movs	r2, #0
 800248e:	4940      	ldr	r1, [pc, #256]	; (8002590 <SystemClock_Config_For_OC+0x130>)
 8002490:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002492:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002494:	6998      	ldr	r0, [r3, #24]
 8002496:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 800249a:	6198      	str	r0, [r3, #24]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80024a2:	9301      	str	r3, [sp, #4]
 80024a4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	62cb      	str	r3, [r1, #44]	; 0x2c
 80024ac:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80024b6:	6993      	ldr	r3, [r2, #24]
 80024b8:	049b      	lsls	r3, r3, #18
 80024ba:	d5fc      	bpl.n	80024b6 <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024bc:	4935      	ldr	r1, [pc, #212]	; (8002594 <SystemClock_Config_For_OC+0x134>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024be:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80024c0:	2504      	movs	r5, #4
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80024c2:	2200      	movs	r2, #0
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024c4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024c6:	2601      	movs	r6, #1
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024c8:	f44f 3780 	mov.w	r7, #65536	; 0x10000
	RCC_OscInitStruct.PLL.PLLN = 300;
 80024cc:	f44f 7c96 	mov.w	ip, #300	; 0x12c
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024d0:	f023 0303 	bic.w	r3, r3, #3
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024d4:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80024d6:	4323      	orrs	r3, r4
 80024d8:	628b      	str	r3, [r1, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = 2;
 80024da:	9417      	str	r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80024dc:	9419      	str	r4, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLM = 2;
 80024de:	9415      	str	r4, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80024e0:	9518      	str	r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80024e2:	921c      	str	r2, [sp, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 300;
 80024e4:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024e8:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ec:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80024f0:	e9cd 521a 	strd	r5, r2, [sp, #104]	; 0x68
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024f4:	f003 faf8 	bl	8005ae8 <HAL_RCC_OscConfig>
 80024f8:	2800      	cmp	r0, #0
 80024fa:	d144      	bne.n	8002586 <SystemClock_Config_For_OC+0x126>
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80024fc:	2308      	movs	r3, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024fe:	213f      	movs	r1, #63	; 0x3f
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002500:	2203      	movs	r2, #3
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002502:	f04f 0840 	mov.w	r8, #64	; 0x40
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002506:	f44f 6980 	mov.w	r9, #1024	; 0x400
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800250a:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800250c:	9102      	str	r1, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800250e:	eb0d 0003 	add.w	r0, sp, r3
 8002512:	4629      	mov	r1, r5
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002514:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002516:	9203      	str	r2, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002518:	e9cd 8806 	strd	r8, r8, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800251c:	e9cd 9808 	strd	r9, r8, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002520:	f003 feb6 	bl	8006290 <HAL_RCC_ClockConfig>
 8002524:	4603      	mov	r3, r0
 8002526:	bb70      	cbnz	r0, 8002586 <SystemClock_Config_For_OC+0x126>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002528:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8002598 <SystemClock_Config_For_OC+0x138>
	PeriphClkInitStruct.PLL3.PLL3N = 320;
 800252c:	f44f 7ea0 	mov.w	lr, #320	; 0x140
	PeriphClkInitStruct.PLL2.PLL2N = 240;
 8002530:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
	PeriphClkInitStruct.PLL2.PLL2P = 16;
 8002534:	2110      	movs	r1, #16
	PeriphClkInitStruct.PLL2.PLL2FRACN = 6000;
 8002536:	f241 7270 	movw	r2, #6000	; 0x1770
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800253a:	a81d      	add	r0, sp, #116	; 0x74
	PeriphClkInitStruct.PLL3.PLL3M = 4;
 800253c:	9526      	str	r5, [sp, #152]	; 0x98
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 800253e:	951e      	str	r5, [sp, #120]	; 0x78
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8002540:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8002544:	9324      	str	r3, [sp, #144]	; 0x90
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002546:	933a      	str	r3, [sp, #232]	; 0xe8
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002548:	f8cd 910c 	str.w	r9, [sp, #268]	; 0x10c
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800254c:	9745      	str	r7, [sp, #276]	; 0x114
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 800254e:	f8cd a074 	str.w	sl, [sp, #116]	; 0x74
	PeriphClkInitStruct.PLL3.PLL3N = 320;
 8002552:	f8cd e09c 	str.w	lr, [sp, #156]	; 0x9c
	PeriphClkInitStruct.PLL2.PLL2FRACN = 6000;
 8002556:	9225      	str	r2, [sp, #148]	; 0x94
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002558:	e9cd 4421 	strd	r4, r4, [sp, #132]	; 0x84
	PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800255c:	e9cd 4428 	strd	r4, r4, [sp, #160]	; 0xa0
	PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 8002560:	e9cd 592a 	strd	r5, r9, [sp, #168]	; 0xa8
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002564:	e9cd 332c 	strd	r3, r3, [sp, #176]	; 0xb0
	PeriphClkInitStruct.PLL2.PLL2P = 16;
 8002568:	e9cd c11f 	strd	ip, r1, [sp, #124]	; 0x7c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800256c:	f004 faba 	bl	8006ae4 <HAL_RCCEx_PeriphCLKConfig>
 8002570:	b948      	cbnz	r0, 8002586 <SystemClock_Config_For_OC+0x126>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8002572:	4630      	mov	r0, r6
 8002574:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002578:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 800257c:	f003 fdac 	bl	80060d8 <HAL_RCC_MCOConfig>
}
 8002580:	b04c      	add	sp, #304	; 0x130
 8002582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Error_Handler();
 8002586:	f7ff ff57 	bl	8002438 <Error_Handler>
 800258a:	bf00      	nop
 800258c:	58024800 	.word	0x58024800
 8002590:	58000400 	.word	0x58000400
 8002594:	58024400 	.word	0x58024400
 8002598:	00080042 	.word	0x00080042

0800259c <MX_TIM6_Init_Custom_Rate>:
{
 800259c:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 800259e:	4810      	ldr	r0, [pc, #64]	; (80025e0 <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a0:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 80025a2:	4c10      	ldr	r4, [pc, #64]	; (80025e4 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 80025a4:	b084      	sub	sp, #16
	htim6.Init.Period = 7679;
 80025a6:	f641 51ff 	movw	r1, #7679	; 0x1dff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025aa:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 80025ac:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025ae:	4620      	mov	r0, r4
	htim6.Init.Period = 7679;
 80025b0:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025b2:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 80025b4:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b6:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b8:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025be:	f005 fad5 	bl	8007b6c <HAL_TIM_Base_Init>
 80025c2:	b950      	cbnz	r0, 80025da <MX_TIM6_Init_Custom_Rate+0x3e>
 80025c4:	4603      	mov	r3, r0
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025c6:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025c8:	a901      	add	r1, sp, #4
 80025ca:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025cc:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025ce:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025d0:	f005 fc3c 	bl	8007e4c <HAL_TIMEx_MasterConfigSynchronization>
 80025d4:	b908      	cbnz	r0, 80025da <MX_TIM6_Init_Custom_Rate+0x3e>
}
 80025d6:	b004      	add	sp, #16
 80025d8:	bd10      	pop	{r4, pc}
		Error_Handler();
 80025da:	f7ff ff2d 	bl	8002438 <Error_Handler>
 80025de:	bf00      	nop
 80025e0:	40001000 	.word	0x40001000
 80025e4:	24008cc0 	.word	0x24008cc0

080025e8 <main>:
{
 80025e8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80025ec:	b0a9      	sub	sp, #164	; 0xa4
  HAL_Init();
 80025ee:	f000 fecb 	bl	8003388 <HAL_Init>
  __ASM volatile ("dsb 0xF":::"memory");
 80025f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80025f6:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80025fa:	48ce      	ldr	r0, [pc, #824]	; (8002934 <main+0x34c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002602:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002606:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800260a:	6943      	ldr	r3, [r0, #20]
 800260c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002610:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002612:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002616:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800261a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800261e:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8002622:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002626:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800262a:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800262e:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8002632:	07b7      	lsls	r7, r6, #30
 8002634:	015d      	lsls	r5, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002636:	ea05 040c 	and.w	r4, r5, ip
 800263a:	4639      	mov	r1, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800263c:	4632      	mov	r2, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800263e:	ea41 0304 	orr.w	r3, r1, r4
      } while (ways-- != 0U);
 8002642:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002644:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
 8002648:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 800264c:	1c53      	adds	r3, r2, #1
 800264e:	d1f6      	bne.n	800263e <main+0x56>
 8002650:	3d20      	subs	r5, #32
    } while(sets-- != 0U);
 8002652:	f115 0f20 	cmn.w	r5, #32
 8002656:	d1ee      	bne.n	8002636 <main+0x4e>
 8002658:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800265c:	6943      	ldr	r3, [r0, #20]
 800265e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002662:	6143      	str	r3, [r0, #20]
 8002664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002668:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266c:	2600      	movs	r6, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800266e:	4db2      	ldr	r5, [pc, #712]	; (8002938 <main+0x350>)
	SystemClock_Config_For_OC();
 8002670:	f7ff fef6 	bl	8002460 <SystemClock_Config_For_OC>
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002674:	2401      	movs	r4, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002676:	9620      	str	r6, [sp, #128]	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002678:	f04f 0902 	mov.w	r9, #2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267c:	9621      	str	r6, [sp, #132]	; 0x84
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800267e:	f44f 7180 	mov.w	r1, #256	; 0x100
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002682:	9622      	str	r6, [sp, #136]	; 0x88
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002684:	4632      	mov	r2, r6
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002686:	9623      	str	r6, [sp, #140]	; 0x8c
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002688:	4688      	mov	r8, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268a:	961f      	str	r6, [sp, #124]	; 0x7c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268c:	2703      	movs	r7, #3
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800268e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002692:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002696:	48a9      	ldr	r0, [pc, #676]	; (800293c <main+0x354>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002698:	f043 0304 	orr.w	r3, r3, #4
  hadc1.Instance = ADC1;
 800269c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8002968 <main+0x380>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026a0:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80026a4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	9306      	str	r3, [sp, #24]
 80026ae:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026b0:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026b8:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80026bc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026c4:	9307      	str	r3, [sp, #28]
 80026c6:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026cc:	4323      	orrs	r3, r4
 80026ce:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80026d2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026d6:	4023      	ands	r3, r4
 80026d8:	9308      	str	r3, [sp, #32]
 80026da:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026dc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026e0:	ea43 0309 	orr.w	r3, r3, r9
 80026e4:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80026e8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026ec:	ea03 0309 	and.w	r3, r3, r9
 80026f0:	9309      	str	r3, [sp, #36]	; 0x24
 80026f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026f4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80026f8:	f043 0308 	orr.w	r3, r3, #8
 80026fc:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002700:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002704:	f003 0308 	and.w	r3, r3, #8
 8002708:	930a      	str	r3, [sp, #40]	; 0x28
 800270a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800270c:	f003 f928 	bl	8005960 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8002710:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002714:	4a8a      	ldr	r2, [pc, #552]	; (8002940 <main+0x358>)
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002716:	a91f      	add	r1, sp, #124	; 0x7c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002718:	9421      	str	r4, [sp, #132]	; 0x84
  GPIO_InitStruct.Pin = SwInt1_Pin;
 800271a:	901f      	str	r0, [sp, #124]	; 0x7c
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 800271c:	4889      	ldr	r0, [pc, #548]	; (8002944 <main+0x35c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800271e:	9220      	str	r2, [sp, #128]	; 0x80
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002720:	f003 f800 	bl	8005724 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002724:	f44f 7200 	mov.w	r2, #512	; 0x200
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002728:	a91f      	add	r1, sp, #124	; 0x7c
 800272a:	4886      	ldr	r0, [pc, #536]	; (8002944 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272c:	9621      	str	r6, [sp, #132]	; 0x84
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800272e:	9623      	str	r6, [sp, #140]	; 0x8c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002730:	9722      	str	r7, [sp, #136]	; 0x88
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	e9cd 291f 	strd	r2, r9, [sp, #124]	; 0x7c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002736:	f002 fff5 	bl	8005724 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800273a:	a91f      	add	r1, sp, #124	; 0x7c
 800273c:	487f      	ldr	r0, [pc, #508]	; (800293c <main+0x354>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273e:	9622      	str	r6, [sp, #136]	; 0x88
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002740:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	e9cd 4620 	strd	r4, r6, [sp, #128]	; 0x80
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002748:	f002 ffec 	bl	8005724 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 800274c:	4632      	mov	r2, r6
 800274e:	2104      	movs	r1, #4
 8002750:	2028      	movs	r0, #40	; 0x28
 8002752:	f001 fc9b 	bl	800408c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002756:	2028      	movs	r0, #40	; 0x28
 8002758:	f001 fcce 	bl	80040f8 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800275c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002760:	4632      	mov	r2, r6
 8002762:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002764:	4323      	orrs	r3, r4
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002766:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002768:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 800276c:	f8d5 50d8 	ldr.w	r5, [r5, #216]	; 0xd8
 8002770:	4025      	ands	r5, r4
 8002772:	9505      	str	r5, [sp, #20]
 8002774:	9d05      	ldr	r5, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002776:	f001 fc89 	bl	800408c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800277a:	200b      	movs	r0, #11
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800277c:	2504      	movs	r5, #4
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800277e:	f001 fcbb 	bl	80040f8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002782:	4632      	mov	r2, r6
 8002784:	4649      	mov	r1, r9
 8002786:	200c      	movs	r0, #12
 8002788:	f001 fc80 	bl	800408c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800278c:	200c      	movs	r0, #12
 800278e:	f001 fcb3 	bl	80040f8 <HAL_NVIC_EnableIRQ>
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002792:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  hadc1.Instance = ADC1;
 8002796:	4a6c      	ldr	r2, [pc, #432]	; (8002948 <main+0x360>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002798:	2308      	movs	r3, #8
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800279a:	4650      	mov	r0, sl
  ADC_MultiModeTypeDef multimode = {0};
 800279c:	960e      	str	r6, [sp, #56]	; 0x38
  ADC_ChannelConfTypeDef sConfig = {0};
 800279e:	9618      	str	r6, [sp, #96]	; 0x60
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80027a0:	f8ca 702c 	str.w	r7, [sl, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80027a4:	f8ca 600c 	str.w	r6, [sl, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80027a8:	f88a 6014 	strb.w	r6, [sl, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80027ac:	f88a 4015 	strb.w	r4, [sl, #21]
  hadc1.Init.NbrOfConversion = 1;
 80027b0:	f8ca 4018 	str.w	r4, [sl, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027b4:	f88a 601c 	strb.w	r6, [sl, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80027b8:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80027bc:	f88a 6038 	strb.w	r6, [sl, #56]	; 0x38
  hadc1.Instance = ADC1;
 80027c0:	f8ca 2000 	str.w	r2, [sl]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80027c4:	f8ca b004 	str.w	fp, [sl, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027c8:	f8ca 3008 	str.w	r3, [sl, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027cc:	f8ca 5010 	str.w	r5, [sl, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80027d0:	f8ca 9030 	str.w	r9, [sl, #48]	; 0x30
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027d4:	e9ca 6609 	strd	r6, r6, [sl, #36]	; 0x24
  ADC_MultiModeTypeDef multimode = {0};
 80027d8:	e9cd 660f 	strd	r6, r6, [sp, #60]	; 0x3c
  ADC_ChannelConfTypeDef sConfig = {0};
 80027dc:	e9cd 6619 	strd	r6, r6, [sp, #100]	; 0x64
 80027e0:	e9cd 661b 	strd	r6, r6, [sp, #108]	; 0x6c
 80027e4:	e9cd 661d 	strd	r6, r6, [sp, #116]	; 0x74
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80027e8:	f001 f9f0 	bl	8003bcc <HAL_ADC_Init>
 80027ec:	2800      	cmp	r0, #0
 80027ee:	f040 80fe 	bne.w	80029ee <main+0x406>
  multimode.Mode = ADC_DUALMODE_INTERL;
 80027f2:	2007      	movs	r0, #7
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 80027f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80027f8:	a90e      	add	r1, sp, #56	; 0x38
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 80027fa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  multimode.Mode = ADC_DUALMODE_INTERL;
 80027fe:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002800:	4650      	mov	r0, sl
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8002802:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002804:	f001 fbce 	bl	8003fa4 <HAL_ADCEx_MultiModeConfigChannel>
 8002808:	4602      	mov	r2, r0
 800280a:	2800      	cmp	r0, #0
 800280c:	f040 80ef 	bne.w	80029ee <main+0x406>
  sConfig.Channel = ADC_CHANNEL_5;
 8002810:	f8df 8158 	ldr.w	r8, [pc, #344]	; 800296c <main+0x384>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002814:	2706      	movs	r7, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002816:	f240 76ff 	movw	r6, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800281a:	a918      	add	r1, sp, #96	; 0x60
 800281c:	4650      	mov	r0, sl
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800281e:	921a      	str	r2, [sp, #104]	; 0x68
  sConfig.OffsetSignedSaturation = DISABLE;
 8002820:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002824:	961b      	str	r6, [sp, #108]	; 0x6c
  sConfig.Offset = 0;
 8002826:	e9cd 521c 	strd	r5, r2, [sp, #112]	; 0x70
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800282a:	e9cd 8718 	strd	r8, r7, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800282e:	f000 fe7f 	bl	8003530 <HAL_ADC_ConfigChannel>
 8002832:	4602      	mov	r2, r0
 8002834:	2800      	cmp	r0, #0
 8002836:	f040 80da 	bne.w	80029ee <main+0x406>
  hadc2.Instance = ADC2;
 800283a:	4b44      	ldr	r3, [pc, #272]	; (800294c <main+0x364>)
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800283c:	2108      	movs	r1, #8
  hadc2.Instance = ADC2;
 800283e:	f8df c130 	ldr.w	ip, [pc, #304]	; 8002970 <main+0x388>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002842:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002844:	4618      	mov	r0, r3
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002846:	751a      	strb	r2, [r3, #20]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002848:	771a      	strb	r2, [r3, #28]
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800284a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800284c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002850:	f8c3 b004 	str.w	fp, [r3, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002854:	611d      	str	r5, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002856:	755c      	strb	r4, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8002858:	619c      	str	r4, [r3, #24]
  hadc2.Instance = ADC2;
 800285a:	f8c3 c000 	str.w	ip, [r3]
 800285e:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002860:	e9c3 1202 	strd	r1, r2, [r3, #8]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002864:	e9c3 290b 	strd	r2, r9, [r3, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8002868:	e9cd 2212 	strd	r2, r2, [sp, #72]	; 0x48
 800286c:	e9cd 2214 	strd	r2, r2, [sp, #80]	; 0x50
 8002870:	e9cd 2216 	strd	r2, r2, [sp, #88]	; 0x58
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002874:	f001 f9aa 	bl	8003bcc <HAL_ADC_Init>
 8002878:	4602      	mov	r2, r0
 800287a:	2800      	cmp	r0, #0
 800287c:	f040 80b7 	bne.w	80029ee <main+0x406>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002880:	9b03      	ldr	r3, [sp, #12]
 8002882:	a911      	add	r1, sp, #68	; 0x44
  sConfig.OffsetSignedSaturation = DISABLE;
 8002884:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002888:	4618      	mov	r0, r3
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800288a:	e9cd 8711 	strd	r8, r7, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800288e:	e9cd 2613 	strd	r2, r6, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 8002892:	e9cd 5215 	strd	r5, r2, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002896:	f000 fe4b 	bl	8003530 <HAL_ADC_ConfigChannel>
 800289a:	4601      	mov	r1, r0
 800289c:	2800      	cmp	r0, #0
 800289e:	f040 80a6 	bne.w	80029ee <main+0x406>
  DAC_ChannelConfTypeDef sConfig = {0};
 80028a2:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 80028a4:	4d2a      	ldr	r5, [pc, #168]	; (8002950 <main+0x368>)
  DAC_ChannelConfTypeDef sConfig = {0};
 80028a6:	a81f      	add	r0, sp, #124	; 0x7c
 80028a8:	f007 fc40 	bl	800a12c <memset>
  hdac1.Instance = DAC1;
 80028ac:	4b29      	ldr	r3, [pc, #164]	; (8002954 <main+0x36c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80028ae:	4628      	mov	r0, r5
  hdac1.Instance = DAC1;
 80028b0:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80028b2:	f001 fc47 	bl	8004144 <HAL_DAC_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2800      	cmp	r0, #0
 80028ba:	f040 8098 	bne.w	80029ee <main+0x406>
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80028be:	2616      	movs	r6, #22
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80028c0:	461a      	mov	r2, r3
 80028c2:	a91f      	add	r1, sp, #124	; 0x7c
 80028c4:	4628      	mov	r0, r5
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80028c6:	931f      	str	r3, [sp, #124]	; 0x7c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80028c8:	9323      	str	r3, [sp, #140]	; 0x8c
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80028ca:	9620      	str	r6, [sp, #128]	; 0x80
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80028cc:	e9cd 3421 	strd	r3, r4, [sp, #132]	; 0x84
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80028d0:	f001 fd4c 	bl	800436c <HAL_DAC_ConfigChannel>
 80028d4:	4602      	mov	r2, r0
 80028d6:	2800      	cmp	r0, #0
 80028d8:	f040 8089 	bne.w	80029ee <main+0x406>
  hlptim2.Instance = LPTIM2;
 80028dc:	4b1e      	ldr	r3, [pc, #120]	; (8002958 <main+0x370>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80028de:	f64f 74ff 	movw	r4, #65535	; 0xffff
  hlptim2.Instance = LPTIM2;
 80028e2:	4d1e      	ldr	r5, [pc, #120]	; (800295c <main+0x374>)
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80028e4:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80028e8:	4618      	mov	r0, r3
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80028ea:	615c      	str	r4, [r3, #20]
  hlptim2.Instance = LPTIM2;
 80028ec:	601d      	str	r5, [r3, #0]
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80028ee:	6299      	str	r1, [r3, #40]	; 0x28
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80028f0:	e9c3 2201 	strd	r2, r2, [r3, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80028f4:	e9c3 2203 	strd	r2, r2, [r3, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80028f8:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80028fc:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002900:	f003 f840 	bl	8005984 <HAL_LPTIM_Init>
 8002904:	2800      	cmp	r0, #0
 8002906:	d172      	bne.n	80029ee <main+0x406>
  htim6.Instance = TIM6;
 8002908:	4c15      	ldr	r4, [pc, #84]	; (8002960 <main+0x378>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800290a:	2300      	movs	r3, #0
  htim6.Instance = TIM6;
 800290c:	4815      	ldr	r0, [pc, #84]	; (8002964 <main+0x37c>)
  htim6.Init.Period = 8191;
 800290e:	f641 71ff 	movw	r1, #8191	; 0x1fff
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002912:	2280      	movs	r2, #128	; 0x80
  htim6.Init.Prescaler = 0;
 8002914:	6063      	str	r3, [r4, #4]
  htim6.Instance = TIM6;
 8002916:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002918:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800291a:	930b      	str	r3, [sp, #44]	; 0x2c
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800291c:	60a3      	str	r3, [r4, #8]
  htim6.Init.Period = 8191;
 800291e:	60e1      	str	r1, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002920:	61a2      	str	r2, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002922:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002926:	f005 f921 	bl	8007b6c <HAL_TIM_Base_Init>
 800292a:	4603      	mov	r3, r0
 800292c:	2800      	cmp	r0, #0
 800292e:	d15e      	bne.n	80029ee <main+0x406>
 8002930:	e020      	b.n	8002974 <main+0x38c>
 8002932:	bf00      	nop
 8002934:	e000ed00 	.word	0xe000ed00
 8002938:	58024400 	.word	0x58024400
 800293c:	58020000 	.word	0x58020000
 8002940:	11110000 	.word	0x11110000
 8002944:	58020800 	.word	0x58020800
 8002948:	40022000 	.word	0x40022000
 800294c:	240029c8 	.word	0x240029c8
 8002950:	24002928 	.word	0x24002928
 8002954:	40007400 	.word	0x40007400
 8002958:	24007690 	.word	0x24007690
 800295c:	58002400 	.word	0x58002400
 8002960:	24008cc0 	.word	0x24008cc0
 8002964:	40001000 	.word	0x40001000
 8002968:	24007624 	.word	0x24007624
 800296c:	14f00020 	.word	0x14f00020
 8002970:	40022100 	.word	0x40022100
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002974:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002976:	a90b      	add	r1, sp, #44	; 0x2c
 8002978:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297a:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800297c:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800297e:	f005 fa65 	bl	8007e4c <HAL_TIMEx_MasterConfigSynchronization>
 8002982:	4603      	mov	r3, r0
 8002984:	bb98      	cbnz	r0, 80029ee <main+0x406>
  huart3.Instance = USART3;
 8002986:	4e4d      	ldr	r6, [pc, #308]	; (8002abc <main+0x4d4>)
  huart3.Init.BaudRate = 115200;
 8002988:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 800298c:	220c      	movs	r2, #12
  huart3.Instance = USART3;
 800298e:	4c4c      	ldr	r4, [pc, #304]	; (8002ac0 <main+0x4d8>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002990:	4630      	mov	r0, r6
  huart3.Init.Parity = UART_PARITY_NONE;
 8002992:	6133      	str	r3, [r6, #16]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002994:	62b3      	str	r3, [r6, #40]	; 0x28
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002996:	6172      	str	r2, [r6, #20]
  huart3.Init.BaudRate = 115200;
 8002998:	e9c6 4100 	strd	r4, r1, [r6]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800299c:	e9c6 3302 	strd	r3, r3, [r6, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a0:	e9c6 3306 	strd	r3, r3, [r6, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029a4:	e9c6 3308 	strd	r3, r3, [r6, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029a8:	f005 fe82 	bl	80086b0 <HAL_UART_Init>
 80029ac:	4601      	mov	r1, r0
 80029ae:	b9f0      	cbnz	r0, 80029ee <main+0x406>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029b0:	4630      	mov	r0, r6
 80029b2:	f006 f9e1 	bl	8008d78 <HAL_UARTEx_SetTxFifoThreshold>
 80029b6:	4601      	mov	r1, r0
 80029b8:	b9c8      	cbnz	r0, 80029ee <main+0x406>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ba:	4630      	mov	r0, r6
 80029bc:	f006 fa2e 	bl	8008e1c <HAL_UARTEx_SetRxFifoThreshold>
 80029c0:	b9a8      	cbnz	r0, 80029ee <main+0x406>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80029c2:	4630      	mov	r0, r6
 80029c4:	f006 f9ba 	bl	8008d3c <HAL_UARTEx_DisableFifoMode>
 80029c8:	4604      	mov	r4, r0
 80029ca:	b980      	cbnz	r0, 80029ee <main+0x406>
	MX_TIM6_Init_Custom_Rate();
 80029cc:	f7ff fde6 	bl	800259c <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80029d0:	4621      	mov	r1, r4
 80029d2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80029d6:	483b      	ldr	r0, [pc, #236]	; (8002ac4 <main+0x4dc>)
 80029d8:	f001 fa10 	bl	8003dfc <HAL_ADCEx_Calibration_Start>
 80029dc:	b938      	cbnz	r0, 80029ee <main+0x406>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80029de:	4601      	mov	r1, r0
 80029e0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80029e4:	4838      	ldr	r0, [pc, #224]	; (8002ac8 <main+0x4e0>)
 80029e6:	f001 fa09 	bl	8003dfc <HAL_ADCEx_Calibration_Start>
 80029ea:	4605      	mov	r5, r0
 80029ec:	b108      	cbz	r0, 80029f2 <main+0x40a>
    Error_Handler();
 80029ee:	f7ff fd23 	bl	8002438 <Error_Handler>
	volume= 0.1;
 80029f2:	4b36      	ldr	r3, [pc, #216]	; (8002acc <main+0x4e4>)
	SetFstep(2);
 80029f4:	2002      	movs	r0, #2
	volume= 0.1;
 80029f6:	f8df b15c 	ldr.w	fp, [pc, #348]	; 8002b54 <main+0x56c>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80029fa:	f44f 6700 	mov.w	r7, #2048	; 0x800
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80029fe:	4c34      	ldr	r4, [pc, #208]	; (8002ad0 <main+0x4e8>)
	volume= 0.1;
 8002a00:	f8cb 3000 	str.w	r3, [fp]
	SetFstep(2);
 8002a04:	f7fe f8d2 	bl	8000bac <SetFstep>
	cwpitch = CWPITCH;
 8002a08:	4a32      	ldr	r2, [pc, #200]	; (8002ad4 <main+0x4ec>)
	AMindex  = LSBindex = 1;
 8002a0a:	2301      	movs	r3, #1
	cwpitch = CWPITCH;
 8002a0c:	4932      	ldr	r1, [pc, #200]	; (8002ad8 <main+0x4f0>)
	bw[AM]   = bw[LSB]  = Wide;
 8002a0e:	f04f 3c01 	mov.w	ip, #16843009	; 0x1010101
	agc[AM]  = agc[LSB] = Slow;
 8002a12:	4832      	ldr	r0, [pc, #200]	; (8002adc <main+0x4f4>)
	cwpitch = CWPITCH;
 8002a14:	6011      	str	r1, [r2, #0]
	os_time = 0;
 8002a16:	4932      	ldr	r1, [pc, #200]	; (8002ae0 <main+0x4f8>)
	meanavg = 0.f;
 8002a18:	4a32      	ldr	r2, [pc, #200]	; (8002ae4 <main+0x4fc>)
	os_time = 0;
 8002a1a:	600d      	str	r5, [r1, #0]
	meanavg = 0.f;
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8002a20:	4a31      	ldr	r2, [pc, #196]	; (8002ae8 <main+0x500>)
 8002a22:	4932      	ldr	r1, [pc, #200]	; (8002aec <main+0x504>)
 8002a24:	6011      	str	r1, [r2, #0]
	Muted   = false;
 8002a26:	4a32      	ldr	r2, [pc, #200]	; (8002af0 <main+0x508>)
	AMindex  = LSBindex = 1;
 8002a28:	4932      	ldr	r1, [pc, #200]	; (8002af4 <main+0x50c>)
	Muted   = false;
 8002a2a:	7015      	strb	r5, [r2, #0]
	AMindex  = LSBindex = 1;
 8002a2c:	4a32      	ldr	r2, [pc, #200]	; (8002af8 <main+0x510>)
 8002a2e:	800b      	strh	r3, [r1, #0]
 8002a30:	8013      	strh	r3, [r2, #0]
	USBindex = CWindex  = 1;
 8002a32:	4932      	ldr	r1, [pc, #200]	; (8002afc <main+0x514>)
 8002a34:	4a32      	ldr	r2, [pc, #200]	; (8002b00 <main+0x518>)
 8002a36:	800b      	strh	r3, [r1, #0]
 8002a38:	8013      	strh	r3, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8002a3a:	4932      	ldr	r1, [pc, #200]	; (8002b04 <main+0x51c>)
	agc[AM]  = agc[LSB] = Slow;
 8002a3c:	4a32      	ldr	r2, [pc, #200]	; (8002b08 <main+0x520>)
	bw[AM]   = bw[LSB]  = Wide;
 8002a3e:	f8c1 c000 	str.w	ip, [r1]
	agc[AM]  = agc[LSB] = Slow;
 8002a42:	6010      	str	r0, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 8002a44:	4b31      	ldr	r3, [pc, #196]	; (8002b0c <main+0x524>)
 8002a46:	4932      	ldr	r1, [pc, #200]	; (8002b10 <main+0x528>)
	AGC_decay[Slow] = 0.99995f;
 8002a48:	4a32      	ldr	r2, [pc, #200]	; (8002b14 <main+0x52c>)
	Hangcount[Fast] = 2;
 8002a4a:	4833      	ldr	r0, [pc, #204]	; (8002b18 <main+0x530>)
 8002a4c:	4d33      	ldr	r5, [pc, #204]	; (8002b1c <main+0x534>)
	AGC_decay[Fast] = 0.9995f;
 8002a4e:	6019      	str	r1, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8002a50:	605a      	str	r2, [r3, #4]
	AgcThreshold    = 1.92e-4f;
 8002a52:	4933      	ldr	r1, [pc, #204]	; (8002b20 <main+0x538>)
 8002a54:	4a33      	ldr	r2, [pc, #204]	; (8002b24 <main+0x53c>)
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002a56:	4b34      	ldr	r3, [pc, #208]	; (8002b28 <main+0x540>)
	Hangcount[Fast] = 2;
 8002a58:	6005      	str	r5, [r0, #0]
	SetFOutVHF(10000000);
 8002a5a:	4834      	ldr	r0, [pc, #208]	; (8002b2c <main+0x544>)
	AgcThreshold    = 1.92e-4f;
 8002a5c:	6011      	str	r1, [r2, #0]
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002a5e:	6023      	str	r3, [r4, #0]
	SetFOutVHF(10000000);
 8002a60:	f7ff fcc8 	bl	80023f4 <SetFOutVHF>
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a64:	edd4 7a00 	vldr	s15, [r4]
 8002a68:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002b30 <main+0x548>
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a6c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002b34 <main+0x54c>
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a70:	ee67 7aa6 	vmul.f32	s15, s15, s13
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a74:	4b30      	ldr	r3, [pc, #192]	; (8002b38 <main+0x550>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002a76:	4d31      	ldr	r5, [pc, #196]	; (8002b3c <main+0x554>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a78:	ee27 7a87 	vmul.f32	s14, s15, s14
	SamplingRate = SamplingRate * 4000000.f / 3999300.f; // Correct Xtal error
 8002a7c:	edc4 7a00 	vstr	s15, [r4]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002a80:	ed83 7a00 	vstr	s14, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8002a84:	f7ff f950 	bl	8001d28 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002a88:	4b2d      	ldr	r3, [pc, #180]	; (8002b40 <main+0x558>)
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	9701      	str	r7, [sp, #4]
 8002a8e:	2140      	movs	r1, #64	; 0x40
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	482c      	ldr	r0, [pc, #176]	; (8002b44 <main+0x55c>)
 8002a94:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <main+0x560>)
 8002a96:	f006 fdb3 	bl	8009600 <arm_fir_decimate_init_f32>
 8002a9a:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002a9c:	b100      	cbz	r0, 8002aa0 <main+0x4b8>
 8002a9e:	e7fe      	b.n	8002a9e <main+0x4b6>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	; (8002b4c <main+0x564>)
 8002aa2:	2204      	movs	r2, #4
 8002aa4:	9701      	str	r7, [sp, #4]
 8002aa6:	2140      	movs	r1, #64	; 0x40
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	4829      	ldr	r0, [pc, #164]	; (8002b50 <main+0x568>)
 8002aac:	4b26      	ldr	r3, [pc, #152]	; (8002b48 <main+0x560>)
 8002aae:	f006 fda7 	bl	8009600 <arm_fir_decimate_init_f32>
 8002ab2:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002ab4:	2800      	cmp	r0, #0
 8002ab6:	d04f      	beq.n	8002b58 <main+0x570>
 8002ab8:	e7fe      	b.n	8002ab8 <main+0x4d0>
 8002aba:	bf00      	nop
 8002abc:	2400293c 	.word	0x2400293c
 8002ac0:	40004800 	.word	0x40004800
 8002ac4:	24007624 	.word	0x24007624
 8002ac8:	240029c8 	.word	0x240029c8
 8002acc:	3dcccccd 	.word	0x3dcccccd
 8002ad0:	24004304 	.word	0x24004304
 8002ad4:	24009d20 	.word	0x24009d20
 8002ad8:	44228000 	.word	0x44228000
 8002adc:	00010101 	.word	0x00010101
 8002ae0:	24009d2c 	.word	0x24009d2c
 8002ae4:	2400c240 	.word	0x2400c240
 8002ae8:	24008d10 	.word	0x24008d10
 8002aec:	3f7cac08 	.word	0x3f7cac08
 8002af0:	24007620 	.word	0x24007620
 8002af4:	2400d660 	.word	0x2400d660
 8002af8:	2400d662 	.word	0x2400d662
 8002afc:	24008d14 	.word	0x24008d14
 8002b00:	24007ed4 	.word	0x24007ed4
 8002b04:	24008d18 	.word	0x24008d18
 8002b08:	24007688 	.word	0x24007688
 8002b0c:	2400c24c 	.word	0x2400c24c
 8002b10:	3f7fdf3b 	.word	0x3f7fdf3b
 8002b14:	3f7ffcb9 	.word	0x3f7ffcb9
 8002b18:	24009d24 	.word	0x24009d24
 8002b1c:	001e0002 	.word	0x001e0002
 8002b20:	3949539c 	.word	0x3949539c
 8002b24:	24009d1c 	.word	0x24009d1c
 8002b28:	4b189680 	.word	0x4b189680
 8002b2c:	00989680 	.word	0x00989680
 8002b30:	3f8005bd 	.word	0x3f8005bd
 8002b34:	3b800000 	.word	0x3b800000
 8002b38:	24007ed0 	.word	0x24007ed0
 8002b3c:	2400c244 	.word	0x2400c244
 8002b40:	24004c0c 	.word	0x24004c0c
 8002b44:	24000504 	.word	0x24000504
 8002b48:	240000f4 	.word	0x240000f4
 8002b4c:	24009d30 	.word	0x24009d30
 8002b50:	24008754 	.word	0x24008754
 8002b54:	2400425c 	.word	0x2400425c
	Load_Presets();
 8002b58:	f7fd fdfa 	bl	8000750 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	f7fd fe21 	bl	80007a4 <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8002b62:	f7ff fb57 	bl	8002214 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8002b66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b6a:	497f      	ldr	r1, [pc, #508]	; (8002d68 <main+0x780>)
 8002b6c:	487f      	ldr	r0, [pc, #508]	; (8002d6c <main+0x784>)
 8002b6e:	f001 f999 	bl	8003ea4 <HAL_ADCEx_MultiModeStart_DMA>
 8002b72:	4604      	mov	r4, r0
 8002b74:	2800      	cmp	r0, #0
 8002b76:	f47f af3a 	bne.w	80029ee <main+0x406>
	HAL_TIM_Base_Start(&htim6);
 8002b7a:	487d      	ldr	r0, [pc, #500]	; (8002d70 <main+0x788>)
 8002b7c:	f005 f888 	bl	8007c90 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002b80:	4621      	mov	r1, r4
 8002b82:	487c      	ldr	r0, [pc, #496]	; (8002d74 <main+0x78c>)
 8002b84:	f001 faf4 	bl	8004170 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8002b88:	9400      	str	r4, [sp, #0]
 8002b8a:	4621      	mov	r1, r4
 8002b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b90:	4a79      	ldr	r2, [pc, #484]	; (8002d78 <main+0x790>)
 8002b92:	4878      	ldr	r0, [pc, #480]	; (8002d74 <main+0x78c>)
 8002b94:	f001 fb1a 	bl	80041cc <HAL_DAC_Start_DMA>
	__HAL_RCC_PLL2FRACN_ENABLE();
 8002b98:	4a78      	ldr	r2, [pc, #480]	; (8002d7c <main+0x794>)
 8002b9a:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 8002d90 <main+0x7a8>
 8002b9e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ba0:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 8002d98 <main+0x7b0>
 8002ba4:	f043 0310 	orr.w	r3, r3, #16
 8002ba8:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8002d9c <main+0x7b4>
 8002bac:	4f74      	ldr	r7, [pc, #464]	; (8002d80 <main+0x798>)
	result = (HAL_UART_Receive_IT(&huart3, (uint8_t *) UartRXString, 1 )) ;
 8002bae:	4d75      	ldr	r5, [pc, #468]	; (8002d84 <main+0x79c>)
			if (volume < 0)
 8002bb0:	ed9f ba75 	vldr	s22, [pc, #468]	; 8002d88 <main+0x7a0>
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002bb4:	4c75      	ldr	r4, [pc, #468]	; (8002d8c <main+0x7a4>)
	__HAL_RCC_PLL2FRACN_ENABLE();
 8002bb6:	62d3      	str	r3, [r2, #44]	; 0x2c
			volume += 0.1;
 8002bb8:	ed9f ab65 	vldr	d10, [pc, #404]	; 8002d50 <main+0x768>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002bbc:	ed9f 9b66 	vldr	d9, [pc, #408]	; 8002d58 <main+0x770>
 8002bc0:	ed9f 8b67 	vldr	d8, [pc, #412]	; 8002d60 <main+0x778>
	__HAL_UART_SEND_REQ (&huart3, UART_RXDATA_FLUSH_REQUEST);
 8002bc4:	6833      	ldr	r3, [r6, #0]
	__HAL_UART_CLEAR_OREFLAG (&huart3);
 8002bc6:	f04f 0e08 	mov.w	lr, #8
	result = (HAL_UART_Receive_IT(&huart3, (uint8_t *) UartRXString, 1 )) ;
 8002bca:	2201      	movs	r2, #1
 8002bcc:	4970      	ldr	r1, [pc, #448]	; (8002d90 <main+0x7a8>)
	__HAL_UART_SEND_REQ (&huart3, UART_RXDATA_FLUSH_REQUEST);
 8002bce:	f8d3 c018 	ldr.w	ip, [r3, #24]
	result = (HAL_UART_Receive_IT(&huart3, (uint8_t *) UartRXString, 1 )) ;
 8002bd2:	4628      	mov	r0, r5
	__HAL_UART_SEND_REQ (&huart3, UART_RXDATA_FLUSH_REQUEST);
 8002bd4:	ea4c 0c0e 	orr.w	ip, ip, lr
 8002bd8:	f8c3 c018 	str.w	ip, [r3, #24]
	__HAL_UART_CLEAR_OREFLAG (&huart3);
 8002bdc:	f8c3 e020 	str.w	lr, [r3, #32]
	result = (HAL_UART_Receive_IT(&huart3, (uint8_t *) UartRXString, 1 )) ;
 8002be0:	f005 fa50 	bl	8008084 <HAL_UART_Receive_IT>
 8002be4:	f88d 007c 	strb.w	r0, [sp, #124]	; 0x7c
	if (result == HAL_OK)
 8002be8:	f89d 307c 	ldrb.w	r3, [sp, #124]	; 0x7c
 8002bec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002bf0:	bba3      	cbnz	r3, 8002c5c <main+0x674>
		switch (UartRXString[0])
 8002bf2:	f89a 3000 	ldrb.w	r3, [sl]
		UartRXDataReady = RESET;
 8002bf6:	f889 2000 	strb.w	r2, [r9]
		switch (UartRXString[0])
 8002bfa:	3b2b      	subs	r3, #43	; 0x2b
 8002bfc:	2b4c      	cmp	r3, #76	; 0x4c
 8002bfe:	d82b      	bhi.n	8002c58 <main+0x670>
 8002c00:	e8df f003 	tbb	[pc, r3]
 8002c04:	2a802a90 	.word	0x2a802a90
 8002c08:	9da02a2a 	.word	0x9da02a2a
 8002c0c:	7074787c 	.word	0x7074787c
 8002c10:	2a2a686c 	.word	0x2a2a686c
 8002c14:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c18:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c1c:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c20:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c24:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c28:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c2c:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c30:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c34:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c38:	2a642a2a 	.word	0x2a642a2a
 8002c3c:	5c2a2a60 	.word	0x5c2a2a60
 8002c40:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c44:	542a582a 	.word	0x542a582a
 8002c48:	2a2a2a2a 	.word	0x2a2a2a2a
 8002c4c:	2a502a4c 	.word	0x2a502a4c
 8002c50:	27          	.byte	0x27
 8002c51:	00          	.byte	0x00
			SetBW((Bwidth)Wide);  break;
 8002c52:	2001      	movs	r0, #1
 8002c54:	f7fd fe86 	bl	8000964 <SetBW>
		DisplayStatus();
 8002c58:	f7ff fadc 	bl	8002214 <DisplayStatus>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002c5c:	ed98 0a00 	vldr	s0, [r8]
 8002c60:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002c64:	ee20 0b09 	vmul.f64	d0, d0, d9
 8002c68:	f009 fa96 	bl	800c198 <log10>
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002c6c:	4949      	ldr	r1, [pc, #292]	; (8002d94 <main+0x7ac>)
 8002c6e:	4620      	mov	r0, r4
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002c70:	ee20 0b08 	vmul.f64	d0, d0, d8
 8002c74:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002c78:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002c7c:	ed87 0a00 	vstr	s0, [r7]
	sprintf((char*)UartTXString, "S %-4.1f\r", SValue);
 8002c80:	ec53 2b17 	vmov	r2, r3, d7
 8002c84:	f007 fe94 	bl	800a9b0 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) UartTXString, strlen(UartTXString), 100);
 8002c88:	4620      	mov	r0, r4
 8002c8a:	f7fd fb89 	bl	80003a0 <strlen>
 8002c8e:	2364      	movs	r3, #100	; 0x64
 8002c90:	b282      	uxth	r2, r0
 8002c92:	4621      	mov	r1, r4
 8002c94:	4628      	mov	r0, r5
 8002c96:	f005 f939 	bl	8007f0c <HAL_UART_Transmit>
 8002c9a:	e793      	b.n	8002bc4 <main+0x5dc>
			SetAGC((Agctype)Slow);  break;
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	f7fd fe83 	bl	80009a8 <SetAGC>
 8002ca2:	e7d9      	b.n	8002c58 <main+0x670>
			SetMode((Mode)USB); break;
 8002ca4:	2002      	movs	r0, #2
 8002ca6:	f7fd fed5 	bl	8000a54 <SetMode>
 8002caa:	e7d5      	b.n	8002c58 <main+0x670>
			SetBW((Bwidth)Narrow);  break;
 8002cac:	2000      	movs	r0, #0
 8002cae:	f7fd fe59 	bl	8000964 <SetBW>
 8002cb2:	e7d1      	b.n	8002c58 <main+0x670>
			SetMode((Mode)LSB); break;
 8002cb4:	2001      	movs	r0, #1
 8002cb6:	f7fd fecd 	bl	8000a54 <SetMode>
 8002cba:	e7cd      	b.n	8002c58 <main+0x670>
			SetAGC((Agctype)Fast);  break;
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	f7fd fe73 	bl	80009a8 <SetAGC>
 8002cc2:	e7c9      	b.n	8002c58 <main+0x670>
			SetMode((Mode)CW); break;
 8002cc4:	2003      	movs	r0, #3
 8002cc6:	f7fd fec5 	bl	8000a54 <SetMode>
 8002cca:	e7c5      	b.n	8002c58 <main+0x670>
			SetMode((Mode)AM); break;
 8002ccc:	2000      	movs	r0, #0
 8002cce:	f7fd fec1 	bl	8000a54 <SetMode>
 8002cd2:	e7c1      	b.n	8002c58 <main+0x670>
			SetFstep(0); break;
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7fd ff69 	bl	8000bac <SetFstep>
 8002cda:	e7bd      	b.n	8002c58 <main+0x670>
			SetFstep(1); break;
 8002cdc:	2001      	movs	r0, #1
 8002cde:	f7fd ff65 	bl	8000bac <SetFstep>
 8002ce2:	e7b9      	b.n	8002c58 <main+0x670>
			SetFstep(2);  break;
 8002ce4:	2002      	movs	r0, #2
 8002ce6:	f7fd ff61 	bl	8000bac <SetFstep>
 8002cea:	e7b5      	b.n	8002c58 <main+0x670>
			SetFstep(3);  break;
 8002cec:	2003      	movs	r0, #3
 8002cee:	f7fd ff5d 	bl	8000bac <SetFstep>
 8002cf2:	e7b1      	b.n	8002c58 <main+0x670>
			SetFstep(4);  break;
 8002cf4:	2004      	movs	r0, #4
 8002cf6:	f7fd ff59 	bl	8000bac <SetFstep>
 8002cfa:	e7ad      	b.n	8002c58 <main+0x670>
			SetFstep(5);  break;
 8002cfc:	2005      	movs	r0, #5
 8002cfe:	f7fd ff55 	bl	8000bac <SetFstep>
 8002d02:	e7a9      	b.n	8002c58 <main+0x670>
			volume -= 0.1;
 8002d04:	ed9b 7a00 	vldr	s14, [fp]
 8002d08:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002d0c:	ee37 7b4a 	vsub.f64	d7, d7, d10
 8002d10:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 8002d14:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1c:	d415      	bmi.n	8002d4a <main+0x762>
			volume += 0.1;
 8002d1e:	ed8b 7a00 	vstr	s14, [fp]
 8002d22:	e799      	b.n	8002c58 <main+0x670>
 8002d24:	ed9b 7a00 	vldr	s14, [fp]
			if (volume > 1.0)
 8002d28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 8002d2c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002d30:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8002d34:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002d38:	fe87 7a66 	vminnm.f32	s14, s14, s13
 8002d3c:	e7ef      	b.n	8002d1e <main+0x736>
			FplusClicked(); break;
 8002d3e:	f7fd ff49 	bl	8000bd4 <FplusClicked>
 8002d42:	e789      	b.n	8002c58 <main+0x670>
			FminusClicked(); break;
 8002d44:	f7fe f82a 	bl	8000d9c <FminusClicked>
 8002d48:	e786      	b.n	8002c58 <main+0x670>
				volume = 0;
 8002d4a:	ed8b ba00 	vstr	s22, [fp]
 8002d4e:	e783      	b.n	8002c58 <main+0x670>
 8002d50:	9999999a 	.word	0x9999999a
 8002d54:	3fb99999 	.word	0x3fb99999
 8002d58:	00000000 	.word	0x00000000
 8002d5c:	409f4000 	.word	0x409f4000
 8002d60:	9916f6a6 	.word	0x9916f6a6
 8002d64:	400a93fc 	.word	0x400a93fc
 8002d68:	2400ca60 	.word	0x2400ca60
 8002d6c:	24007624 	.word	0x24007624
 8002d70:	24008cc0 	.word	0x24008cc0
 8002d74:	24002928 	.word	0x24002928
 8002d78:	24006d20 	.word	0x24006d20
 8002d7c:	58024400 	.word	0x58024400
 8002d80:	240042fc 	.word	0x240042fc
 8002d84:	2400293c 	.word	0x2400293c
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	24007520 	.word	0x24007520
 8002d90:	2400430c 	.word	0x2400430c
 8002d94:	0800fcc4 	.word	0x0800fcc4
 8002d98:	240004e8 	.word	0x240004e8
 8002d9c:	24008750 	.word	0x24008750

08002da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da2:	4c14      	ldr	r4, [pc, #80]	; (8002df4 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002da4:	2102      	movs	r1, #2
{
 8002da6:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002da8:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002daa:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002dae:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db2:	430b      	orrs	r3, r1
 8002db4:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002db8:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002dbc:	400b      	ands	r3, r1
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002dc2:	f001 f963 	bl	800408c <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8002dc6:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8002dca:	2010      	movs	r0, #16
  __HAL_RCC_VREF_CLK_ENABLE();
 8002dcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dd0:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002dd4:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002dd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8002de0:	f000 fb2e 	bl	8003440 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8002de4:	f000 fb40 	bl	8003468 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002de8:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dea:	b002      	add	sp, #8
 8002dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002df0:	f000 bb30 	b.w	8003454 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8002df4:	58024400 	.word	0x58024400

08002df8 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002df8:	4943      	ldr	r1, [pc, #268]	; (8002f08 <HAL_ADC_MspInit+0x110>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfa:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8002dfc:	6802      	ldr	r2, [r0, #0]
{
 8002dfe:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8002e00:	428a      	cmp	r2, r1
{
 8002e02:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e04:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002e08:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002e0c:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8002e0e:	d01f      	beq.n	8002e50 <HAL_ADC_MspInit+0x58>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002e10:	4b3e      	ldr	r3, [pc, #248]	; (8002f0c <HAL_ADC_MspInit+0x114>)
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d001      	beq.n	8002e1a <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002e16:	b00a      	add	sp, #40	; 0x28
 8002e18:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e1a:	4a3d      	ldr	r2, [pc, #244]	; (8002f10 <HAL_ADC_MspInit+0x118>)
 8002e1c:	6813      	ldr	r3, [r2, #0]
 8002e1e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e20:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e24:	d061      	beq.n	8002eea <HAL_ADC_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e26:	4b3b      	ldr	r3, [pc, #236]	; (8002f14 <HAL_ADC_MspInit+0x11c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e28:	2502      	movs	r5, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e2a:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e2c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e32:	4839      	ldr	r0, [pc, #228]	; (8002f18 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e34:	432a      	orrs	r2, r5
 8002e36:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e3e:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e40:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e42:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e44:	9304      	str	r3, [sp, #16]
 8002e46:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e48:	f002 fc6c 	bl	8005724 <HAL_GPIO_Init>
}
 8002e4c:	b00a      	add	sp, #40	; 0x28
 8002e4e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e50:	4a2f      	ldr	r2, [pc, #188]	; (8002f10 <HAL_ADC_MspInit+0x118>)
 8002e52:	4605      	mov	r5, r0
 8002e54:	6813      	ldr	r3, [r2, #0]
 8002e56:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e58:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e5a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e5c:	d037      	beq.n	8002ece <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5e:	4b2d      	ldr	r3, [pc, #180]	; (8002f14 <HAL_ADC_MspInit+0x11c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e60:	2402      	movs	r4, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e62:	2603      	movs	r6, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e64:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e66:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e6a:	482b      	ldr	r0, [pc, #172]	; (8002f18 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e6c:	4322      	orrs	r2, r4
 8002e6e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002e76:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e78:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e7a:	9606      	str	r6, [sp, #24]
    hdma_adc1.Instance = DMA1_Stream0;
 8002e7c:	4c27      	ldr	r4, [pc, #156]	; (8002f1c <HAL_ADC_MspInit+0x124>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e82:	f002 fc4f 	bl	8005724 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8002e86:	4826      	ldr	r0, [pc, #152]	; (8002f20 <HAL_ADC_MspInit+0x128>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002e88:	2109      	movs	r1, #9
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_adc1.Instance = DMA1_Stream0;
 8002e92:	6020      	str	r0, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e94:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002e98:	6061      	str	r1, [r4, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e9a:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e9e:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002ea0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ea4:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ea6:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ea8:	61a0      	str	r0, [r4, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002eaa:	4620      	mov	r0, r4
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002eac:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002eae:	e9c4 1207 	strd	r1, r2, [r4, #28]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eb2:	e9c4 3302 	strd	r3, r3, [r4, #8]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002eb6:	f001 fba1 	bl	80045fc <HAL_DMA_Init>
 8002eba:	b918      	cbnz	r0, 8002ec4 <HAL_ADC_MspInit+0xcc>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ebc:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002ebe:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8002ec0:	b00a      	add	sp, #40	; 0x28
 8002ec2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002ec4:	f7ff fab8 	bl	8002438 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ec8:	64ec      	str	r4, [r5, #76]	; 0x4c
 8002eca:	63a5      	str	r5, [r4, #56]	; 0x38
 8002ecc:	e7f8      	b.n	8002ec0 <HAL_ADC_MspInit+0xc8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002ece:	4b11      	ldr	r3, [pc, #68]	; (8002f14 <HAL_ADC_MspInit+0x11c>)
 8002ed0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002ed4:	f042 0220 	orr.w	r2, r2, #32
 8002ed8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002edc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ee0:	f003 0320 	and.w	r3, r3, #32
 8002ee4:	9301      	str	r3, [sp, #4]
 8002ee6:	9b01      	ldr	r3, [sp, #4]
 8002ee8:	e7b9      	b.n	8002e5e <HAL_ADC_MspInit+0x66>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002eea:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <HAL_ADC_MspInit+0x11c>)
 8002eec:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002ef0:	f042 0220 	orr.w	r2, r2, #32
 8002ef4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002ef8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002efc:	f003 0320 	and.w	r3, r3, #32
 8002f00:	9303      	str	r3, [sp, #12]
 8002f02:	9b03      	ldr	r3, [sp, #12]
 8002f04:	e78f      	b.n	8002e26 <HAL_ADC_MspInit+0x2e>
 8002f06:	bf00      	nop
 8002f08:	40022000 	.word	0x40022000
 8002f0c:	40022100 	.word	0x40022100
 8002f10:	240004ec 	.word	0x240004ec
 8002f14:	58024400 	.word	0x58024400
 8002f18:	58020400 	.word	0x58020400
 8002f1c:	240086d8 	.word	0x240086d8
 8002f20:	40020010 	.word	0x40020010

08002f24 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8002f24:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <HAL_DAC_MspInit+0xb8>)
 8002f26:	6802      	ldr	r2, [r0, #0]
{
 8002f28:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC1)
 8002f2a:	429a      	cmp	r2, r3
{
 8002f2c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f2e:	f04f 0400 	mov.w	r4, #0
 8002f32:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8002f36:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8002f3a:	9407      	str	r4, [sp, #28]
  if(hdac->Instance==DAC1)
 8002f3c:	d001      	beq.n	8002f42 <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002f3e:	b009      	add	sp, #36	; 0x24
 8002f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f42:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <HAL_DAC_MspInit+0xbc>)
 8002f44:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f46:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f48:	2503      	movs	r5, #3
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f4a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4e:	a903      	add	r1, sp, #12
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002f50:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002f54:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002f58:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8002f5c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002f60:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8002f64:	9201      	str	r2, [sp, #4]
 8002f66:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f68:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002f6c:	f042 0201 	orr.w	r2, r2, #1
 8002f70:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f78:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f7e:	4819      	ldr	r0, [pc, #100]	; (8002fe4 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f80:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f82:	9302      	str	r3, [sp, #8]
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002f84:	4d18      	ldr	r5, [pc, #96]	; (8002fe8 <HAL_DAC_MspInit+0xc4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f86:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f88:	f002 fbcc 	bl	8005724 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002f8c:	4b17      	ldr	r3, [pc, #92]	; (8002fec <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f8e:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002f90:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f94:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002f9c:	602b      	str	r3, [r5, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fa2:	60ec      	str	r4, [r5, #12]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fa4:	e9c5 c001 	strd	ip, r0, [r5, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002fa8:	4628      	mov	r0, r5
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002faa:	e9c5 4408 	strd	r4, r4, [r5, #32]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fae:	e9c5 7104 	strd	r7, r1, [r5, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002fb2:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002fb6:	f001 fb21 	bl	80045fc <HAL_DMA_Init>
 8002fba:	b958      	cbnz	r0, 8002fd4 <HAL_DAC_MspInit+0xb0>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002fbc:	60b5      	str	r5, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2101      	movs	r1, #1
 8002fc2:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002fc4:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8002fc6:	f001 f861 	bl	800408c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002fca:	2036      	movs	r0, #54	; 0x36
 8002fcc:	f001 f894 	bl	80040f8 <HAL_NVIC_EnableIRQ>
}
 8002fd0:	b009      	add	sp, #36	; 0x24
 8002fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8002fd4:	f7ff fa30 	bl	8002438 <Error_Handler>
 8002fd8:	e7f0      	b.n	8002fbc <HAL_DAC_MspInit+0x98>
 8002fda:	bf00      	nop
 8002fdc:	40007400 	.word	0x40007400
 8002fe0:	58024400 	.word	0x58024400
 8002fe4:	58020000 	.word	0x58020000
 8002fe8:	24004264 	.word	0x24004264
 8002fec:	40020028 	.word	0x40020028

08002ff0 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8002ff0:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff2:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8002ff4:	4a17      	ldr	r2, [pc, #92]	; (8003054 <HAL_LPTIM_MspInit+0x64>)
{
 8002ff6:	b570      	push	{r4, r5, r6, lr}
  if(hlptim->Instance==LPTIM2)
 8002ff8:	4291      	cmp	r1, r2
{
 8002ffa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ffc:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003000:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003004:	9307      	str	r3, [sp, #28]
  if(hlptim->Instance==LPTIM2)
 8003006:	d001      	beq.n	800300c <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8003008:	b008      	add	sp, #32
 800300a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800300c:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_LPTIM_MspInit+0x68>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003010:	f44f 6680 	mov.w	r6, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003014:	a903      	add	r1, sp, #12
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003016:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800301a:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301c:	480f      	ldr	r0, [pc, #60]	; (800305c <HAL_LPTIM_MspInit+0x6c>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800301e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003022:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003026:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800302a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800302e:	9201      	str	r2, [sp, #4]
 8003030:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003032:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003036:	432a      	orrs	r2, r5
 8003038:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800303c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003040:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003042:	402b      	ands	r3, r5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003044:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003046:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003048:	9302      	str	r3, [sp, #8]
 800304a:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304c:	f002 fb6a 	bl	8005724 <HAL_GPIO_Init>
}
 8003050:	b008      	add	sp, #32
 8003052:	bd70      	pop	{r4, r5, r6, pc}
 8003054:	58002400 	.word	0x58002400
 8003058:	58024400 	.word	0x58024400
 800305c:	58020400 	.word	0x58020400

08003060 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8003060:	6802      	ldr	r2, [r0, #0]
 8003062:	4b0f      	ldr	r3, [pc, #60]	; (80030a0 <HAL_TIM_Base_MspInit+0x40>)
 8003064:	429a      	cmp	r2, r3
 8003066:	d000      	beq.n	800306a <HAL_TIM_Base_MspInit+0xa>
 8003068:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800306a:	4b0e      	ldr	r3, [pc, #56]	; (80030a4 <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800306c:	2200      	movs	r2, #0
 800306e:	2101      	movs	r1, #1
 8003070:	2036      	movs	r0, #54	; 0x36
{
 8003072:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003074:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 8003078:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 800307a:	f044 0410 	orr.w	r4, r4, #16
 800307e:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003082:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003086:	f003 0310 	and.w	r3, r3, #16
 800308a:	9301      	str	r3, [sp, #4]
 800308c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800308e:	f000 fffd 	bl	800408c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003092:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003094:	b002      	add	sp, #8
 8003096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800309a:	f001 b82d 	b.w	80040f8 <HAL_NVIC_EnableIRQ>
 800309e:	bf00      	nop
 80030a0:	40001000 	.word	0x40001000
 80030a4:	58024400 	.word	0x58024400

080030a8 <HAL_UART_MspInit>:
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART3)
 80030a8:	6802      	ldr	r2, [r0, #0]
 80030aa:	4b28      	ldr	r3, [pc, #160]	; (800314c <HAL_UART_MspInit+0xa4>)
{
 80030ac:	b570      	push	{r4, r5, r6, lr}
  if(huart->Instance==USART3)
 80030ae:	429a      	cmp	r2, r3
{
 80030b0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b2:	f04f 0400 	mov.w	r4, #0
 80030b6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80030ba:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80030be:	9407      	str	r4, [sp, #28]
  if(huart->Instance==USART3)
 80030c0:	d001      	beq.n	80030c6 <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030c2:	b008      	add	sp, #32
 80030c4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 80030c6:	4b22      	ldr	r3, [pc, #136]	; (8003150 <HAL_UART_MspInit+0xa8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c8:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80030ca:	f44f 6000 	mov.w	r0, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80030ce:	2507      	movs	r5, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 80030d0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d4:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 80030d6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80030da:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80030de:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80030e2:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80030e6:	9200      	str	r2, [sp, #0]
 80030e8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80030ee:	4332      	orrs	r2, r6
 80030f0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80030f4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80030f8:	4032      	ands	r2, r6
 80030fa:	9201      	str	r2, [sp, #4]
 80030fc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80030fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003102:	f042 0208 	orr.w	r2, r2, #8
 8003106:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800310a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800310e:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003110:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003114:	480f      	ldr	r0, [pc, #60]	; (8003154 <HAL_UART_MspInit+0xac>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003116:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003118:	9302      	str	r3, [sp, #8]
 800311a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800311c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800311e:	f002 fb01 	bl	8005724 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003122:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003126:	a903      	add	r1, sp, #12
 8003128:	480b      	ldr	r0, [pc, #44]	; (8003158 <HAL_UART_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800312a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312c:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800312e:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003130:	e9cd 4405 	strd	r4, r4, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003134:	f002 faf6 	bl	8005724 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003138:	4622      	mov	r2, r4
 800313a:	2101      	movs	r1, #1
 800313c:	2027      	movs	r0, #39	; 0x27
 800313e:	f000 ffa5 	bl	800408c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003142:	2027      	movs	r0, #39	; 0x27
 8003144:	f000 ffd8 	bl	80040f8 <HAL_NVIC_EnableIRQ>
}
 8003148:	b008      	add	sp, #32
 800314a:	bd70      	pop	{r4, r5, r6, pc}
 800314c:	40004800 	.word	0x40004800
 8003150:	58024400 	.word	0x58024400
 8003154:	58020400 	.word	0x58020400
 8003158:	58020c00 	.word	0x58020c00

0800315c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop

08003160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003160:	e7fe      	b.n	8003160 <HardFault_Handler>
 8003162:	bf00      	nop

08003164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003164:	e7fe      	b.n	8003164 <MemManage_Handler>
 8003166:	bf00      	nop

08003168 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003168:	e7fe      	b.n	8003168 <BusFault_Handler>
 800316a:	bf00      	nop

0800316c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800316c:	e7fe      	b.n	800316c <UsageFault_Handler>
 800316e:	bf00      	nop

08003170 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8003170:	f000 b8e2 	b.w	8003338 <ADC3_IRQHandler>

08003174 <DebugMon_Handler>:
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop

08003178 <PendSV_Handler>:
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop

0800317c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800317c:	f000 b936 	b.w	80033ec <HAL_IncTick>

08003180 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003180:	4801      	ldr	r0, [pc, #4]	; (8003188 <DMA1_Stream0_IRQHandler+0x8>)
 8003182:	f001 bf93 	b.w	80050ac <HAL_DMA_IRQHandler>
 8003186:	bf00      	nop
 8003188:	240086d8 	.word	0x240086d8

0800318c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800318c:	4801      	ldr	r0, [pc, #4]	; (8003194 <DMA1_Stream1_IRQHandler+0x8>)
 800318e:	f001 bf8d 	b.w	80050ac <HAL_DMA_IRQHandler>
 8003192:	bf00      	nop
 8003194:	24004264 	.word	0x24004264

08003198 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003198:	4801      	ldr	r0, [pc, #4]	; (80031a0 <USART3_IRQHandler+0x8>)
 800319a:	f005 b92b 	b.w	80083f4 <HAL_UART_IRQHandler>
 800319e:	bf00      	nop
 80031a0:	2400293c 	.word	0x2400293c

080031a4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80031a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80031a8:	f002 bbde 	b.w	8005968 <HAL_GPIO_EXTI_IRQHandler>

080031ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80031ae:	4804      	ldr	r0, [pc, #16]	; (80031c0 <TIM6_DAC_IRQHandler+0x14>)
 80031b0:	f001 f8a8 	bl	8004304 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80031b4:	4803      	ldr	r0, [pc, #12]	; (80031c4 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80031b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80031ba:	f004 bd8f 	b.w	8007cdc <HAL_TIM_IRQHandler>
 80031be:	bf00      	nop
 80031c0:	24002928 	.word	0x24002928
 80031c4:	24008cc0 	.word	0x24008cc0

080031c8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c8:	490d      	ldr	r1, [pc, #52]	; (8003200 <_sbrk+0x38>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031ca:	4a0e      	ldr	r2, [pc, #56]	; (8003204 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80031cc:	680b      	ldr	r3, [r1, #0]
{
 80031ce:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031d0:	4c0d      	ldr	r4, [pc, #52]	; (8003208 <_sbrk+0x40>)
 80031d2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80031d4:	b12b      	cbz	r3, 80031e2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031d6:	4418      	add	r0, r3
 80031d8:	4290      	cmp	r0, r2
 80031da:	d808      	bhi.n	80031ee <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80031dc:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80031de:	4618      	mov	r0, r3
 80031e0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80031e2:	4c0a      	ldr	r4, [pc, #40]	; (800320c <_sbrk+0x44>)
 80031e4:	4623      	mov	r3, r4
 80031e6:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80031e8:	4418      	add	r0, r3
 80031ea:	4290      	cmp	r0, r2
 80031ec:	d9f6      	bls.n	80031dc <_sbrk+0x14>
    errno = ENOMEM;
 80031ee:	f006 ff73 	bl	800a0d8 <__errno>
 80031f2:	220c      	movs	r2, #12
    return (void *)-1;
 80031f4:	f04f 33ff 	mov.w	r3, #4294967295
    errno = ENOMEM;
 80031f8:	6002      	str	r2, [r0, #0]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	bd10      	pop	{r4, pc}
 80031fe:	bf00      	nop
 8003200:	240004f0 	.word	0x240004f0
 8003204:	24080000 	.word	0x24080000
 8003208:	00000400 	.word	0x00000400
 800320c:	2400d668 	.word	0x2400d668

08003210 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003210:	492a      	ldr	r1, [pc, #168]	; (80032bc <SystemInit+0xac>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003212:	4a2b      	ldr	r2, [pc, #172]	; (80032c0 <SystemInit+0xb0>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003214:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003218:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 800321c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800321e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	2b06      	cmp	r3, #6
 800322a:	d805      	bhi.n	8003238 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800322c:	6813      	ldr	r3, [r2, #0]
 800322e:	f023 030f 	bic.w	r3, r3, #15
 8003232:	f043 0307 	orr.w	r3, r3, #7
 8003236:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003238:	4b22      	ldr	r3, [pc, #136]	; (80032c4 <SystemInit+0xb4>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800323a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800323c:	4a22      	ldr	r2, [pc, #136]	; (80032c8 <SystemInit+0xb8>)
  RCC->CR |= RCC_CR_HSION;
 800323e:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003240:	481f      	ldr	r0, [pc, #124]	; (80032c0 <SystemInit+0xb0>)
  RCC->CR |= RCC_CR_HSION;
 8003242:	f041 0101 	orr.w	r1, r1, #1
 8003246:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003248:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800324a:	6819      	ldr	r1, [r3, #0]
 800324c:	400a      	ands	r2, r1
 800324e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003250:	6803      	ldr	r3, [r0, #0]
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	2b07      	cmp	r3, #7
 8003258:	d905      	bls.n	8003266 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800325a:	6803      	ldr	r3, [r0, #0]
 800325c:	f023 030f 	bic.w	r3, r3, #15
 8003260:	f043 0307 	orr.w	r3, r3, #7
 8003264:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003266:	4b17      	ldr	r3, [pc, #92]	; (80032c4 <SystemInit+0xb4>)
 8003268:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800326a:	4918      	ldr	r1, [pc, #96]	; (80032cc <SystemInit+0xbc>)
  RCC->PLLCKSELR = 0x02020200;
 800326c:	4c18      	ldr	r4, [pc, #96]	; (80032d0 <SystemInit+0xc0>)
  RCC->PLLCFGR = 0x01FF0000;
 800326e:	4819      	ldr	r0, [pc, #100]	; (80032d4 <SystemInit+0xc4>)
  RCC->D1CFGR = 0x00000000;
 8003270:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8003272:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8003274:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003276:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8003278:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 800327a:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800327c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800327e:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003280:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003282:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003284:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003286:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003288:	4c13      	ldr	r4, [pc, #76]	; (80032d8 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 800328a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800328e:	4913      	ldr	r1, [pc, #76]	; (80032dc <SystemInit+0xcc>)
  RCC->CR &= 0xFFFBFFFFU;
 8003290:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8003292:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	4019      	ands	r1, r3
 8003298:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800329c:	d202      	bcs.n	80032a4 <SystemInit+0x94>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <SystemInit+0xd0>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80032a4:	490f      	ldr	r1, [pc, #60]	; (80032e4 <SystemInit+0xd4>)
 80032a6:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032aa:	4b04      	ldr	r3, [pc, #16]	; (80032bc <SystemInit+0xac>)
 80032ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80032b0:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80032b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032b6:	609a      	str	r2, [r3, #8]
}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000ed00 	.word	0xe000ed00
 80032c0:	52002000 	.word	0x52002000
 80032c4:	58024400 	.word	0x58024400
 80032c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80032cc:	01010280 	.word	0x01010280
 80032d0:	02020200 	.word	0x02020200
 80032d4:	01ff0000 	.word	0x01ff0000
 80032d8:	5c001000 	.word	0x5c001000
 80032dc:	ffff0000 	.word	0xffff0000
 80032e0:	51008108 	.word	0x51008108
 80032e4:	52004000 	.word	0x52004000

080032e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003320 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80032ec:	f7ff ff90 	bl	8003210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80032f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80032f2:	e003      	b.n	80032fc <LoopCopyDataInit>

080032f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80032f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80032f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80032fa:	3104      	adds	r1, #4

080032fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80032fc:	480a      	ldr	r0, [pc, #40]	; (8003328 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80032fe:	4b0b      	ldr	r3, [pc, #44]	; (800332c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003300:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003302:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003304:	d3f6      	bcc.n	80032f4 <CopyDataInit>
  ldr  r2, =_sbss
 8003306:	4a0a      	ldr	r2, [pc, #40]	; (8003330 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8003308:	e002      	b.n	8003310 <LoopFillZerobss>

0800330a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800330a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800330c:	f842 3b04 	str.w	r3, [r2], #4

08003310 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003310:	4b08      	ldr	r3, [pc, #32]	; (8003334 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003312:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003314:	d3f9      	bcc.n	800330a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003316:	f006 fee5 	bl	800a0e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800331a:	f7ff f965 	bl	80025e8 <main>
  bx  lr    
 800331e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003320:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8003324:	08012ff0 	.word	0x08012ff0
  ldr  r0, =_sdata
 8003328:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 800332c:	240003d8 	.word	0x240003d8
  ldr  r2, =_sbss
 8003330:	240003e0 	.word	0x240003e0
  ldr  r3, = _ebss
 8003334:	2400d668 	.word	0x2400d668

08003338 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003338:	e7fe      	b.n	8003338 <ADC3_IRQHandler>
	...

0800333c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800333c:	4b0f      	ldr	r3, [pc, #60]	; (800337c <HAL_InitTick+0x40>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	b90b      	cbnz	r3, 8003346 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003342:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003344:	4770      	bx	lr
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003346:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800334a:	490d      	ldr	r1, [pc, #52]	; (8003380 <HAL_InitTick+0x44>)
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
{
 8003350:	b510      	push	{r4, lr}
 8003352:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003354:	6808      	ldr	r0, [r1, #0]
 8003356:	fbb0 f0f3 	udiv	r0, r0, r3
 800335a:	f000 fedb 	bl	8004114 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800335e:	2c0f      	cmp	r4, #15
 8003360:	d800      	bhi.n	8003364 <HAL_InitTick+0x28>
 8003362:	b108      	cbz	r0, 8003368 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003364:	2001      	movs	r0, #1
}
 8003366:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003368:	2200      	movs	r2, #0
 800336a:	4621      	mov	r1, r4
 800336c:	f04f 30ff 	mov.w	r0, #4294967295
 8003370:	f000 fe8c 	bl	800408c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_InitTick+0x48>)
 8003376:	2000      	movs	r0, #0
 8003378:	601c      	str	r4, [r3, #0]
}
 800337a:	bd10      	pop	{r4, pc}
 800337c:	240001fc 	.word	0x240001fc
 8003380:	240001f4 	.word	0x240001f4
 8003384:	24000200 	.word	0x24000200

08003388 <HAL_Init>:
{
 8003388:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800338a:	2003      	movs	r0, #3
{
 800338c:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800338e:	f000 fe69 	bl	8004064 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003392:	4c12      	ldr	r4, [pc, #72]	; (80033dc <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003394:	f002 fef0 	bl	8006178 <HAL_RCC_GetSysClockFreq>
 8003398:	4a11      	ldr	r2, [pc, #68]	; (80033e0 <HAL_Init+0x58>)
 800339a:	4912      	ldr	r1, [pc, #72]	; (80033e4 <HAL_Init+0x5c>)
 800339c:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800339e:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033a0:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 80033a4:	4d10      	ldr	r5, [pc, #64]	; (80033e8 <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033a6:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033ac:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033ae:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033b2:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033b6:	fa20 f303 	lsr.w	r3, r0, r3
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033ba:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033bc:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 80033c0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033c2:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033c4:	f7ff ffba 	bl	800333c <HAL_InitTick>
 80033c8:	b110      	cbz	r0, 80033d0 <HAL_Init+0x48>
    return HAL_ERROR;
 80033ca:	2001      	movs	r0, #1
}
 80033cc:	b003      	add	sp, #12
 80033ce:	bd30      	pop	{r4, r5, pc}
 80033d0:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 80033d2:	f7ff fce5 	bl	8002da0 <HAL_MspInit>
  return HAL_OK;
 80033d6:	9801      	ldr	r0, [sp, #4]
}
 80033d8:	b003      	add	sp, #12
 80033da:	bd30      	pop	{r4, r5, pc}
 80033dc:	240001f8 	.word	0x240001f8
 80033e0:	58024400 	.word	0x58024400
 80033e4:	0800fcd0 	.word	0x0800fcd0
 80033e8:	240001f4 	.word	0x240001f4

080033ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80033ec:	4a03      	ldr	r2, [pc, #12]	; (80033fc <HAL_IncTick+0x10>)
 80033ee:	4b04      	ldr	r3, [pc, #16]	; (8003400 <HAL_IncTick+0x14>)
 80033f0:	6811      	ldr	r1, [r2, #0]
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	440b      	add	r3, r1
 80033f6:	6013      	str	r3, [r2, #0]
}
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	24004300 	.word	0x24004300
 8003400:	240001fc 	.word	0x240001fc

08003404 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003404:	4b01      	ldr	r3, [pc, #4]	; (800340c <HAL_GetTick+0x8>)
 8003406:	6818      	ldr	r0, [r3, #0]
}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	24004300 	.word	0x24004300

08003410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003410:	b538      	push	{r3, r4, r5, lr}
 8003412:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003414:	f7ff fff6 	bl	8003404 <HAL_GetTick>
 8003418:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800341a:	1c63      	adds	r3, r4, #1
 800341c:	d002      	beq.n	8003424 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800341e:	4b04      	ldr	r3, [pc, #16]	; (8003430 <HAL_Delay+0x20>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003424:	f7ff ffee 	bl	8003404 <HAL_GetTick>
 8003428:	1b40      	subs	r0, r0, r5
 800342a:	42a0      	cmp	r0, r4
 800342c:	d3fa      	bcc.n	8003424 <HAL_Delay+0x14>
  {
  }
}
 800342e:	bd38      	pop	{r3, r4, r5, pc}
 8003430:	240001fc 	.word	0x240001fc

08003434 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003434:	4b01      	ldr	r3, [pc, #4]	; (800343c <HAL_GetREVID+0x8>)
 8003436:	6818      	ldr	r0, [r3, #0]
}
 8003438:	0c00      	lsrs	r0, r0, #16
 800343a:	4770      	bx	lr
 800343c:	5c001000 	.word	0x5c001000

08003440 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003440:	4a03      	ldr	r2, [pc, #12]	; (8003450 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8003442:	6813      	ldr	r3, [r2, #0]
 8003444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003448:	4318      	orrs	r0, r3
 800344a:	6010      	str	r0, [r2, #0]
}
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	58003c00 	.word	0x58003c00

08003454 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003454:	4a03      	ldr	r2, [pc, #12]	; (8003464 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8003456:	6813      	ldr	r3, [r2, #0]
 8003458:	f023 0302 	bic.w	r3, r3, #2
 800345c:	4318      	orrs	r0, r3
 800345e:	6010      	str	r0, [r2, #0]
}
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	58003c00 	.word	0x58003c00

08003468 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003468:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800346a:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 800346c:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 800346e:	461c      	mov	r4, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003470:	f042 0201 	orr.w	r2, r2, #1
 8003474:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003476:	f7ff ffc5 	bl	8003404 <HAL_GetTick>
 800347a:	4605      	mov	r5, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 800347c:	e004      	b.n	8003488 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800347e:	f7ff ffc1 	bl	8003404 <HAL_GetTick>
 8003482:	1b40      	subs	r0, r0, r5
 8003484:	280a      	cmp	r0, #10
 8003486:	d804      	bhi.n	8003492 <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	071b      	lsls	r3, r3, #28
 800348c:	d5f7      	bpl.n	800347e <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800348e:	2000      	movs	r0, #0
}
 8003490:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8003492:	2003      	movs	r0, #3
}
 8003494:	bd38      	pop	{r3, r4, r5, pc}
 8003496:	bf00      	nop
 8003498:	58003c00 	.word	0x58003c00

0800349c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800349c:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800349e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80034a0:	f7fe fe76 	bl	8002190 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034a4:	bd08      	pop	{r3, pc}
 80034a6:	bf00      	nop

080034a8 <HAL_ADC_ErrorCallback>:
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop

080034ac <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034b0:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80034b6:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80034b8:	d11d      	bne.n	80034f6 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034ba:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c0:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034c2:	680a      	ldr	r2, [r1, #0]
 80034c4:	f012 0f08 	tst.w	r2, #8
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80034c8:	68ca      	ldr	r2, [r1, #12]
 80034ca:	d01b      	beq.n	8003504 <ADC_DMAConvCplt+0x58>
 80034cc:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80034d0:	d10d      	bne.n	80034ee <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80034d2:	68ca      	ldr	r2, [r1, #12]
 80034d4:	0494      	lsls	r4, r2, #18
 80034d6:	d40a      	bmi.n	80034ee <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80034d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034de:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80034e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034e2:	04d1      	lsls	r1, r2, #19
 80034e4:	d403      	bmi.n	80034ee <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fe fe30 	bl	8002154 <HAL_ADC_ConvCpltCallback>
}
 80034f4:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80034f6:	06d2      	lsls	r2, r2, #27
 80034f8:	d407      	bmi.n	800350a <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80034fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80034fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003502:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003504:	0790      	lsls	r0, r2, #30
 8003506:	d1f2      	bne.n	80034ee <ADC_DMAConvCplt+0x42>
 8003508:	e7e6      	b.n	80034d8 <ADC_DMAConvCplt+0x2c>
      HAL_ADC_ErrorCallback(hadc);
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff ffcc 	bl	80034a8 <HAL_ADC_ErrorCallback>
}
 8003510:	bd10      	pop	{r4, pc}
 8003512:	bf00      	nop

08003514 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003514:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003516:	6b83      	ldr	r3, [r0, #56]	; 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003518:	6d5a      	ldr	r2, [r3, #84]	; 0x54

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800351a:	4618      	mov	r0, r3
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800351c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003522:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003524:	f042 0204 	orr.w	r2, r2, #4
 8003528:	659a      	str	r2, [r3, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc);
 800352a:	f7ff ffbd 	bl	80034a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800352e:	bd08      	pop	{r3, pc}

08003530 <HAL_ADC_ConfigChannel>:
{
 8003530:	4602      	mov	r2, r0
  __IO uint32_t wait_loop_index = 0;
 8003532:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8003534:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
{
 8003538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 800353c:	2b01      	cmp	r3, #1
{
 800353e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8003540:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003542:	f000 8134 	beq.w	80037ae <HAL_ADC_ConfigChannel+0x27e>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003546:	6813      	ldr	r3, [r2, #0]
  __HAL_LOCK(hadc);
 8003548:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800354a:	689c      	ldr	r4, [r3, #8]
 800354c:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
 8003550:	0767      	lsls	r7, r4, #29
 8003552:	d443      	bmi.n	80035dc <HAL_ADC_ConfigChannel+0xac>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003554:	680c      	ldr	r4, [r1, #0]
 8003556:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800355a:	f3c4 6784 	ubfx	r7, r4, #26, #5
 800355e:	2d00      	cmp	r5, #0
 8003560:	f040 80a5 	bne.w	80036ae <HAL_ADC_ConfigChannel+0x17e>
 8003564:	40b8      	lsls	r0, r7
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003566:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8003568:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800356c:	69dd      	ldr	r5, [r3, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800356e:	09a6      	lsrs	r6, r4, #6
  MODIFY_REG(*preg,
 8003570:	ea04 040c 	and.w	r4, r4, ip
 8003574:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003576:	f103 0530 	add.w	r5, r3, #48	; 0x30
 800357a:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 800357e:	fa0c fc04 	lsl.w	ip, ip, r4
 8003582:	61d8      	str	r0, [r3, #28]
 8003584:	fa07 f404 	lsl.w	r4, r7, r4
 8003588:	5970      	ldr	r0, [r6, r5]
 800358a:	ea20 000c 	bic.w	r0, r0, ip
 800358e:	4320      	orrs	r0, r4
 8003590:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003592:	6898      	ldr	r0, [r3, #8]
 8003594:	0746      	lsls	r6, r0, #29
 8003596:	f100 8088 	bmi.w	80036aa <HAL_ADC_ConfigChannel+0x17a>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800359a:	689d      	ldr	r5, [r3, #8]
 800359c:	f015 0508 	ands.w	r5, r5, #8
 80035a0:	d026      	beq.n	80035f0 <HAL_ADC_ConfigChannel+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035a2:	6898      	ldr	r0, [r3, #8]
 80035a4:	07c5      	lsls	r5, r0, #31
 80035a6:	d417      	bmi.n	80035d8 <HAL_ADC_ConfigChannel+0xa8>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035a8:	68ce      	ldr	r6, [r1, #12]
 80035aa:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80035ac:	f006 0718 	and.w	r7, r6, #24
 80035b0:	48bc      	ldr	r0, [pc, #752]	; (80038a4 <HAL_ADC_ConfigChannel+0x374>)
 80035b2:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 80035b6:	40f8      	lsrs	r0, r7
 80035b8:	f3c4 0713 	ubfx	r7, r4, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035bc:	f8df c30c 	ldr.w	ip, [pc, #780]	; 80038cc <HAL_ADC_ConfigChannel+0x39c>
 80035c0:	4020      	ands	r0, r4
 80035c2:	ea25 0507 	bic.w	r5, r5, r7
 80035c6:	4566      	cmp	r6, ip
 80035c8:	ea40 0005 	orr.w	r0, r0, r5
 80035cc:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
 80035d0:	f000 80a6 	beq.w	8003720 <HAL_ADC_ConfigChannel+0x1f0>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80035d4:	2c00      	cmp	r4, #0
 80035d6:	db72      	blt.n	80036be <HAL_ADC_ConfigChannel+0x18e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035d8:	2000      	movs	r0, #0
 80035da:	e003      	b.n	80035e4 <HAL_ADC_ConfigChannel+0xb4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035dc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80035de:	f043 0320 	orr.w	r3, r3, #32
 80035e2:	6553      	str	r3, [r2, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80035e4:	2300      	movs	r3, #0
 80035e6:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
}
 80035ea:	b002      	add	sp, #8
 80035ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80035f0:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80035f2:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 80035f6:	2007      	movs	r0, #7
 80035f8:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80035fa:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 80035fe:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003602:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8003606:	fa00 fe04 	lsl.w	lr, r0, r4
 800360a:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800360e:	4fa6      	ldr	r7, [pc, #664]	; (80038a8 <HAL_ADC_ConfigChannel+0x378>)
 8003610:	f85c 0006 	ldr.w	r0, [ip, r6]
 8003614:	ea20 000e 	bic.w	r0, r0, lr
 8003618:	4320      	orrs	r0, r4
 800361a:	f84c 0006 	str.w	r0, [ip, r6]
 800361e:	6838      	ldr	r0, [r7, #0]
 8003620:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003624:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8003628:	f000 80b8 	beq.w	800379c <HAL_ADC_ConfigChannel+0x26c>
 800362c:	68dc      	ldr	r4, [r3, #12]
 800362e:	6948      	ldr	r0, [r1, #20]
 8003630:	f014 0f10 	tst.w	r4, #16
 8003634:	68dc      	ldr	r4, [r3, #12]
 8003636:	f040 80d9 	bne.w	80037ec <HAL_ADC_ConfigChannel+0x2bc>
 800363a:	f3c4 0482 	ubfx	r4, r4, #2, #3
 800363e:	0064      	lsls	r4, r4, #1
 8003640:	fa00 fc04 	lsl.w	ip, r0, r4
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003644:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8003648:	6808      	ldr	r0, [r1, #0]
 800364a:	f1be 0f04 	cmp.w	lr, #4
 800364e:	f000 80b2 	beq.w	80037b6 <HAL_ADC_ConfigChannel+0x286>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003652:	f103 0660 	add.w	r6, r3, #96	; 0x60
    MODIFY_REG(*preg,
 8003656:	f000 44f8 	and.w	r4, r0, #2080374784	; 0x7c000000
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800365a:	7e4f      	ldrb	r7, [r1, #25]
 800365c:	f856 002e 	ldr.w	r0, [r6, lr, lsl #2]
 8003660:	2f01      	cmp	r7, #1
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003662:	7e0f      	ldrb	r7, [r1, #24]
 8003664:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003668:	bf14      	ite	ne
 800366a:	f04f 0800 	movne.w	r8, #0
 800366e:	f04f 4800 	moveq.w	r8, #2147483648	; 0x80000000
 8003672:	4320      	orrs	r0, r4
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003674:	2f01      	cmp	r7, #1
 8003676:	ea40 000c 	orr.w	r0, r0, ip
 800367a:	f846 002e 	str.w	r0, [r6, lr, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800367e:	690c      	ldr	r4, [r1, #16]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003680:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003684:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003688:	ea40 0008 	orr.w	r0, r0, r8
 800368c:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003690:	6908      	ldr	r0, [r1, #16]
 8003692:	d104      	bne.n	800369e <HAL_ADC_ConfigChannel+0x16e>
 8003694:	f000 001f 	and.w	r0, r0, #31
 8003698:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800369c:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800369e:	6918      	ldr	r0, [r3, #16]
 80036a0:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80036a4:	4305      	orrs	r5, r0
 80036a6:	611d      	str	r5, [r3, #16]
 80036a8:	e77b      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x72>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036aa:	6898      	ldr	r0, [r3, #8]
 80036ac:	e779      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x72>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ae:	fa94 f4a4 	rbit	r4, r4
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80036b2:	fab4 f484 	clz	r4, r4
 80036b6:	f004 041f 	and.w	r4, r4, #31
 80036ba:	40a0      	lsls	r0, r4
 80036bc:	e753      	b.n	8003566 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036be:	497b      	ldr	r1, [pc, #492]	; (80038ac <HAL_ADC_ConfigChannel+0x37c>)
 80036c0:	428b      	cmp	r3, r1
 80036c2:	f000 80bd 	beq.w	8003840 <HAL_ADC_ConfigChannel+0x310>
 80036c6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80036ca:	428b      	cmp	r3, r1
 80036cc:	f000 80b8 	beq.w	8003840 <HAL_ADC_ConfigChannel+0x310>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036d0:	4e77      	ldr	r6, [pc, #476]	; (80038b0 <HAL_ADC_ConfigChannel+0x380>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80036d2:	4d78      	ldr	r5, [pc, #480]	; (80038b4 <HAL_ADC_ConfigChannel+0x384>)
 80036d4:	68a8      	ldr	r0, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036d6:	68b1      	ldr	r1, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80036d8:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 80036dc:	43c9      	mvns	r1, r1
 80036de:	f001 0101 	and.w	r1, r1, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e2:	2900      	cmp	r1, #0
 80036e4:	f000 80ba 	beq.w	800385c <HAL_ADC_ConfigChannel+0x32c>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036e8:	4973      	ldr	r1, [pc, #460]	; (80038b8 <HAL_ADC_ConfigChannel+0x388>)
 80036ea:	428c      	cmp	r4, r1
 80036ec:	f000 80f0 	beq.w	80038d0 <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036f0:	4972      	ldr	r1, [pc, #456]	; (80038bc <HAL_ADC_ConfigChannel+0x38c>)
 80036f2:	428c      	cmp	r4, r1
 80036f4:	f000 810e 	beq.w	8003914 <HAL_ADC_ConfigChannel+0x3e4>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036f8:	4971      	ldr	r1, [pc, #452]	; (80038c0 <HAL_ADC_ConfigChannel+0x390>)
 80036fa:	428c      	cmp	r4, r1
 80036fc:	f47f af6c 	bne.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003700:	0241      	lsls	r1, r0, #9
 8003702:	f53f af69 	bmi.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
 8003706:	496a      	ldr	r1, [pc, #424]	; (80038b0 <HAL_ADC_ConfigChannel+0x380>)
 8003708:	428b      	cmp	r3, r1
 800370a:	f47f af65 	bne.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800370e:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003710:	f446 0380 	orr.w	r3, r6, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003714:	2000      	movs	r0, #0
 8003716:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800371a:	430b      	orrs	r3, r1
 800371c:	60ab      	str	r3, [r5, #8]
 800371e:	e761      	b.n	80035e4 <HAL_ADC_ConfigChannel+0xb4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003720:	2f00      	cmp	r7, #0
 8003722:	d069      	beq.n	80037f8 <HAL_ADC_ConfigChannel+0x2c8>
 8003724:	fa94 f0a4 	rbit	r0, r4
 8003728:	fab0 f080 	clz	r0, r0
 800372c:	3001      	adds	r0, #1
 800372e:	f000 001f 	and.w	r0, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003732:	2809      	cmp	r0, #9
 8003734:	f200 8098 	bhi.w	8003868 <HAL_ADC_ConfigChannel+0x338>
 8003738:	fa94 f0a4 	rbit	r0, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800373c:	fab0 f080 	clz	r0, r0
 8003740:	fa94 f5a4 	rbit	r5, r4
 8003744:	2601      	movs	r6, #1
 8003746:	fab5 f585 	clz	r5, r5
 800374a:	3001      	adds	r0, #1
 800374c:	4435      	add	r5, r6
 800374e:	0680      	lsls	r0, r0, #26
 8003750:	f005 051f 	and.w	r5, r5, #31
 8003754:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003758:	fa06 f505 	lsl.w	r5, r6, r5
 800375c:	4328      	orrs	r0, r5
 800375e:	fa94 f4a4 	rbit	r4, r4
 8003762:	fab4 f484 	clz	r4, r4
 8003766:	4434      	add	r4, r6
 8003768:	f004 041f 	and.w	r4, r4, #31
 800376c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003770:	0524      	lsls	r4, r4, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003772:	4304      	orrs	r4, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003774:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8003778:	f04f 0c07 	mov.w	ip, #7
 800377c:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800377e:	0de7      	lsrs	r7, r4, #23
  MODIFY_REG(*preg,
 8003780:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003784:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8003788:	fa0c fc04 	lsl.w	ip, ip, r4
 800378c:	40a0      	lsls	r0, r4
 800378e:	59bd      	ldr	r5, [r7, r6]
 8003790:	ea25 040c 	bic.w	r4, r5, ip
 8003794:	4304      	orrs	r4, r0
 8003796:	51bc      	str	r4, [r7, r6]
 8003798:	680c      	ldr	r4, [r1, #0]
 800379a:	e71b      	b.n	80035d4 <HAL_ADC_ConfigChannel+0xa4>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800379c:	68dc      	ldr	r4, [r3, #12]
 800379e:	6948      	ldr	r0, [r1, #20]
 80037a0:	f3c4 0c82 	ubfx	ip, r4, #2, #3
 80037a4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80037a8:	fa00 fc0c 	lsl.w	ip, r0, ip
 80037ac:	e74a      	b.n	8003644 <HAL_ADC_ConfigChannel+0x114>
  __HAL_LOCK(hadc);
 80037ae:	2002      	movs	r0, #2
}
 80037b0:	b002      	add	sp, #8
 80037b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037b6:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 80037b8:	0680      	lsls	r0, r0, #26
 80037ba:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80037be:	4284      	cmp	r4, r0
 80037c0:	d039      	beq.n	8003836 <HAL_ADC_ConfigChannel+0x306>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037c2:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 80037c4:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80037c8:	42a0      	cmp	r0, r4
 80037ca:	d02f      	beq.n	800382c <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037cc:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 80037ce:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80037d2:	42a0      	cmp	r0, r4
 80037d4:	d025      	beq.n	8003822 <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037d6:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 80037d8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80037dc:	42a0      	cmp	r0, r4
 80037de:	f47f aee0 	bne.w	80035a2 <HAL_ADC_ConfigChannel+0x72>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80037e2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80037e4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80037e8:	66d8      	str	r0, [r3, #108]	; 0x6c
 80037ea:	e6da      	b.n	80035a2 <HAL_ADC_ConfigChannel+0x72>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037ec:	0864      	lsrs	r4, r4, #1
 80037ee:	f004 0408 	and.w	r4, r4, #8
 80037f2:	fa00 fc04 	lsl.w	ip, r0, r4
 80037f6:	e725      	b.n	8003644 <HAL_ADC_ConfigChannel+0x114>
 80037f8:	2001      	movs	r0, #1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037fa:	0ea4      	lsrs	r4, r4, #26
 80037fc:	4404      	add	r4, r0
 80037fe:	f004 051f 	and.w	r5, r4, #31
 8003802:	06a4      	lsls	r4, r4, #26
 8003804:	fa00 f605 	lsl.w	r6, r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003808:	2d09      	cmp	r5, #9
 800380a:	f004 40f8 	and.w	r0, r4, #2080374784	; 0x7c000000
 800380e:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 8003812:	ea40 0006 	orr.w	r0, r0, r6
 8003816:	d9ab      	bls.n	8003770 <HAL_ADC_ConfigChannel+0x240>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003818:	3c1e      	subs	r4, #30
 800381a:	0524      	lsls	r4, r4, #20
 800381c:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8003820:	e7a7      	b.n	8003772 <HAL_ADC_ConfigChannel+0x242>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003822:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8003824:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003828:	669c      	str	r4, [r3, #104]	; 0x68
 800382a:	e7d4      	b.n	80037d6 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800382c:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800382e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003832:	665c      	str	r4, [r3, #100]	; 0x64
 8003834:	e7ca      	b.n	80037cc <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003836:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8003838:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800383c:	661c      	str	r4, [r3, #96]	; 0x60
 800383e:	e7c0      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x292>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003840:	4920      	ldr	r1, [pc, #128]	; (80038c4 <HAL_ADC_ConfigChannel+0x394>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003842:	4e21      	ldr	r6, [pc, #132]	; (80038c8 <HAL_ADC_ConfigChannel+0x398>)
 8003844:	4f19      	ldr	r7, [pc, #100]	; (80038ac <HAL_ADC_ConfigChannel+0x37c>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003846:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003848:	6888      	ldr	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800384a:	68bf      	ldr	r7, [r7, #8]
 800384c:	68b1      	ldr	r1, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800384e:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8003852:	4339      	orrs	r1, r7
 8003854:	43c9      	mvns	r1, r1
 8003856:	f001 0101 	and.w	r1, r1, #1
 800385a:	e742      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x1b2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800385c:	6d53      	ldr	r3, [r2, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800385e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003860:	f043 0320 	orr.w	r3, r3, #32
 8003864:	6553      	str	r3, [r2, #84]	; 0x54
 8003866:	e6bd      	b.n	80035e4 <HAL_ADC_ConfigChannel+0xb4>
 8003868:	fa94 f0a4 	rbit	r0, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800386c:	fab0 f080 	clz	r0, r0
 8003870:	fa94 f5a4 	rbit	r5, r4
 8003874:	2601      	movs	r6, #1
 8003876:	fab5 f585 	clz	r5, r5
 800387a:	3001      	adds	r0, #1
 800387c:	4435      	add	r5, r6
 800387e:	0680      	lsls	r0, r0, #26
 8003880:	f005 051f 	and.w	r5, r5, #31
 8003884:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003888:	fa06 f505 	lsl.w	r5, r6, r5
 800388c:	4328      	orrs	r0, r5
 800388e:	fa94 f4a4 	rbit	r4, r4
 8003892:	fab4 f484 	clz	r4, r4
 8003896:	4434      	add	r4, r6
 8003898:	f004 041f 	and.w	r4, r4, #31
 800389c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80038a0:	e7ba      	b.n	8003818 <HAL_ADC_ConfigChannel+0x2e8>
 80038a2:	bf00      	nop
 80038a4:	000fffff 	.word	0x000fffff
 80038a8:	5c001000 	.word	0x5c001000
 80038ac:	40022000 	.word	0x40022000
 80038b0:	58026000 	.word	0x58026000
 80038b4:	58026300 	.word	0x58026300
 80038b8:	cb840000 	.word	0xcb840000
 80038bc:	c7520000 	.word	0xc7520000
 80038c0:	cfb80000 	.word	0xcfb80000
 80038c4:	40022300 	.word	0x40022300
 80038c8:	40022100 	.word	0x40022100
 80038cc:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038d0:	0204      	lsls	r4, r0, #8
 80038d2:	f53f ae81 	bmi.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038d6:	4917      	ldr	r1, [pc, #92]	; (8003934 <HAL_ADC_ConfigChannel+0x404>)
 80038d8:	428b      	cmp	r3, r1
 80038da:	f47f ae7d 	bne.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80038de:	4b16      	ldr	r3, [pc, #88]	; (8003938 <HAL_ADC_ConfigChannel+0x408>)
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80038e0:	f446 0100 	orr.w	r1, r6, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80038e4:	68a8      	ldr	r0, [r5, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f020 70e0 	bic.w	r0, r0, #29360128	; 0x1c00000
 80038ec:	4c13      	ldr	r4, [pc, #76]	; (800393c <HAL_ADC_ConfigChannel+0x40c>)
 80038ee:	099b      	lsrs	r3, r3, #6
 80038f0:	4301      	orrs	r1, r0
 80038f2:	fba4 0303 	umull	r0, r3, r4, r3
 80038f6:	60a9      	str	r1, [r5, #8]
 80038f8:	099b      	lsrs	r3, r3, #6
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 80038fe:	9b01      	ldr	r3, [sp, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	f43f ae69 	beq.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
                wait_loop_index--;
 8003906:	9b01      	ldr	r3, [sp, #4]
 8003908:	3b01      	subs	r3, #1
 800390a:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 800390c:	9b01      	ldr	r3, [sp, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1f9      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x3d6>
 8003912:	e661      	b.n	80035d8 <HAL_ADC_ConfigChannel+0xa8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003914:	01c0      	lsls	r0, r0, #7
 8003916:	f53f ae5f 	bmi.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
 800391a:	4906      	ldr	r1, [pc, #24]	; (8003934 <HAL_ADC_ConfigChannel+0x404>)
 800391c:	428b      	cmp	r3, r1
 800391e:	f47f ae5b 	bne.w	80035d8 <HAL_ADC_ConfigChannel+0xa8>
 8003922:	68a9      	ldr	r1, [r5, #8]
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003924:	f046 7380 	orr.w	r3, r6, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003928:	2000      	movs	r0, #0
 800392a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800392e:	430b      	orrs	r3, r1
 8003930:	60ab      	str	r3, [r5, #8]
 8003932:	e657      	b.n	80035e4 <HAL_ADC_ConfigChannel+0xb4>
 8003934:	58026000 	.word	0x58026000
 8003938:	240001f4 	.word	0x240001f4
 800393c:	053e2d63 	.word	0x053e2d63

08003940 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003940:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003942:	6891      	ldr	r1, [r2, #8]
 8003944:	07cb      	lsls	r3, r1, #31
 8003946:	d40e      	bmi.n	8003966 <ADC_Enable+0x26>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003948:	4926      	ldr	r1, [pc, #152]	; (80039e4 <ADC_Enable+0xa4>)
{
 800394a:	b570      	push	{r4, r5, r6, lr}
 800394c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800394e:	6890      	ldr	r0, [r2, #8]
 8003950:	4208      	tst	r0, r1
 8003952:	d00a      	beq.n	800396a <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003954:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_ERROR;
 8003956:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003958:	f042 0210 	orr.w	r2, r2, #16
 800395c:	6562      	str	r2, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003960:	4302      	orrs	r2, r0
 8003962:	65a2      	str	r2, [r4, #88]	; 0x58
}
 8003964:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003966:	2000      	movs	r0, #0
}
 8003968:	4770      	bx	lr
  MODIFY_REG(ADCx->CR,
 800396a:	6891      	ldr	r1, [r2, #8]
 800396c:	4b1e      	ldr	r3, [pc, #120]	; (80039e8 <ADC_Enable+0xa8>)
 800396e:	400b      	ands	r3, r1
 8003970:	f043 0301 	orr.w	r3, r3, #1
 8003974:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003976:	f7ff fd45 	bl	8003404 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <ADC_Enable+0xac>)
    tickstart = HAL_GetTick();
 800397e:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003980:	4293      	cmp	r3, r2
 8003982:	d026      	beq.n	80039d2 <ADC_Enable+0x92>
 8003984:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003988:	4293      	cmp	r3, r2
 800398a:	d022      	beq.n	80039d2 <ADC_Enable+0x92>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800398c:	4a18      	ldr	r2, [pc, #96]	; (80039f0 <ADC_Enable+0xb0>)
 800398e:	6892      	ldr	r2, [r2, #8]
  MODIFY_REG(ADCx->CR,
 8003990:	4e15      	ldr	r6, [pc, #84]	; (80039e8 <ADC_Enable+0xa8>)
 8003992:	e00a      	b.n	80039aa <ADC_Enable+0x6a>
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	4032      	ands	r2, r6
 8003998:	f042 0201 	orr.w	r2, r2, #1
 800399c:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800399e:	f7ff fd31 	bl	8003404 <HAL_GetTick>
 80039a2:	1b40      	subs	r0, r0, r5
 80039a4:	2802      	cmp	r0, #2
 80039a6:	d80b      	bhi.n	80039c0 <ADC_Enable+0x80>
 80039a8:	6823      	ldr	r3, [r4, #0]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	07d2      	lsls	r2, r2, #31
 80039ae:	d417      	bmi.n	80039e0 <ADC_Enable+0xa0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	07d1      	lsls	r1, r2, #31
 80039b4:	d5ee      	bpl.n	8003994 <ADC_Enable+0x54>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039b6:	f7ff fd25 	bl	8003404 <HAL_GetTick>
 80039ba:	1b40      	subs	r0, r0, r5
 80039bc:	2802      	cmp	r0, #2
 80039be:	d9f3      	bls.n	80039a8 <ADC_Enable+0x68>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80039c2:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c4:	f043 0310 	orr.w	r3, r3, #16
 80039c8:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039cc:	4303      	orrs	r3, r0
 80039ce:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80039d0:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80039d2:	4a08      	ldr	r2, [pc, #32]	; (80039f4 <ADC_Enable+0xb4>)
 80039d4:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039d6:	06d0      	lsls	r0, r2, #27
 80039d8:	d0da      	beq.n	8003990 <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039da:	4a07      	ldr	r2, [pc, #28]	; (80039f8 <ADC_Enable+0xb8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d1d7      	bne.n	8003990 <ADC_Enable+0x50>
  return HAL_OK;
 80039e0:	2000      	movs	r0, #0
}
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	8000003f 	.word	0x8000003f
 80039e8:	7fffffc0 	.word	0x7fffffc0
 80039ec:	40022000 	.word	0x40022000
 80039f0:	58026300 	.word	0x58026300
 80039f4:	40022300 	.word	0x40022300
 80039f8:	40022100 	.word	0x40022100

080039fc <ADC_Disable>:
{
 80039fc:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80039fe:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a00:	6899      	ldr	r1, [r3, #8]
 8003a02:	0789      	lsls	r1, r1, #30
 8003a04:	d502      	bpl.n	8003a0c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a06:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003a08:	2000      	movs	r0, #0
}
 8003a0a:	bd38      	pop	{r3, r4, r5, pc}
 8003a0c:	6899      	ldr	r1, [r3, #8]
 8003a0e:	07ca      	lsls	r2, r1, #31
 8003a10:	d523      	bpl.n	8003a5a <ADC_Disable+0x5e>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a12:	6899      	ldr	r1, [r3, #8]
 8003a14:	4604      	mov	r4, r0
 8003a16:	f001 010d 	and.w	r1, r1, #13
 8003a1a:	2901      	cmp	r1, #1
 8003a1c:	d008      	beq.n	8003a30 <ADC_Disable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8003a20:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a22:	f043 0310 	orr.w	r3, r3, #16
 8003a26:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a2a:	4303      	orrs	r3, r0
 8003a2c:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8003a2e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003a30:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a32:	2103      	movs	r1, #3
 8003a34:	4a0a      	ldr	r2, [pc, #40]	; (8003a60 <ADC_Disable+0x64>)
 8003a36:	4002      	ands	r2, r0
 8003a38:	f042 0202 	orr.w	r2, r2, #2
 8003a3c:	609a      	str	r2, [r3, #8]
 8003a3e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003a40:	f7ff fce0 	bl	8003404 <HAL_GetTick>
 8003a44:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a46:	e004      	b.n	8003a52 <ADC_Disable+0x56>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a48:	f7ff fcdc 	bl	8003404 <HAL_GetTick>
 8003a4c:	1b40      	subs	r0, r0, r5
 8003a4e:	2802      	cmp	r0, #2
 8003a50:	d8e5      	bhi.n	8003a1e <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	07db      	lsls	r3, r3, #31
 8003a58:	d4f6      	bmi.n	8003a48 <ADC_Disable+0x4c>
  return HAL_OK;
 8003a5a:	2000      	movs	r0, #0
}
 8003a5c:	bd38      	pop	{r3, r4, r5, pc}
 8003a5e:	bf00      	nop
 8003a60:	7fffffc0 	.word	0x7fffffc0

08003a64 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003a64:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003a66:	4a52      	ldr	r2, [pc, #328]	; (8003bb0 <ADC_ConfigureBoostMode+0x14c>)
{
 8003a68:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003a6a:	6803      	ldr	r3, [r0, #0]
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d027      	beq.n	8003ac0 <ADC_ConfigureBoostMode+0x5c>
 8003a70:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d023      	beq.n	8003ac0 <ADC_ConfigureBoostMode+0x5c>
 8003a78:	4b4e      	ldr	r3, [pc, #312]	; (8003bb4 <ADC_ConfigureBoostMode+0x150>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8003a80:	bf14      	ite	ne
 8003a82:	2301      	movne	r3, #1
 8003a84:	2300      	moveq	r3, #0
 8003a86:	b323      	cbz	r3, 8003ad2 <ADC_ConfigureBoostMode+0x6e>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003a88:	f002 fd2c 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003a8c:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8003a8e:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8003a90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a94:	d062      	beq.n	8003b5c <ADC_ConfigureBoostMode+0xf8>
 8003a96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a9a:	d072      	beq.n	8003b82 <ADC_ConfigureBoostMode+0x11e>
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa0:	d05c      	beq.n	8003b5c <ADC_ConfigureBoostMode+0xf8>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003aa2:	f7ff fcc7 	bl	8003434 <HAL_GetREVID>
 8003aa6:	f241 0303 	movw	r3, #4099	; 0x1003
 8003aaa:	4298      	cmp	r0, r3
 8003aac:	d832      	bhi.n	8003b14 <ADC_ConfigureBoostMode+0xb0>
  {
    if (freq > 20000000UL)
 8003aae:	4a42      	ldr	r2, [pc, #264]	; (8003bb8 <ADC_ConfigureBoostMode+0x154>)
 8003ab0:	682b      	ldr	r3, [r5, #0]
 8003ab2:	4294      	cmp	r4, r2
 8003ab4:	d928      	bls.n	8003b08 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003abc:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003abe:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003ac0:	4b3e      	ldr	r3, [pc, #248]	; (8003bbc <ADC_ConfigureBoostMode+0x158>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8003ac8:	bf14      	ite	ne
 8003aca:	2301      	movne	r3, #1
 8003acc:	2300      	moveq	r3, #0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1da      	bne.n	8003a88 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003ad2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003ad6:	f003 ff3b 	bl	8007950 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8003ada:	686b      	ldr	r3, [r5, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003adc:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8003ade:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003ae2:	d049      	beq.n	8003b78 <ADC_ConfigureBoostMode+0x114>
 8003ae4:	d93e      	bls.n	8003b64 <ADC_ConfigureBoostMode+0x100>
 8003ae6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003aea:	d04e      	beq.n	8003b8a <ADC_ConfigureBoostMode+0x126>
 8003aec:	d927      	bls.n	8003b3e <ADC_ConfigureBoostMode+0xda>
 8003aee:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003af2:	d048      	beq.n	8003b86 <ADC_ConfigureBoostMode+0x122>
 8003af4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003af8:	d1d3      	bne.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003afa:	f7ff fc9b 	bl	8003434 <HAL_GetREVID>
 8003afe:	f241 0303 	movw	r3, #4099	; 0x1003
 8003b02:	4298      	cmp	r0, r3
 8003b04:	d805      	bhi.n	8003b12 <ADC_ConfigureBoostMode+0xae>
 8003b06:	682b      	ldr	r3, [r5, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b0e:	609a      	str	r2, [r3, #8]
}
 8003b10:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 256UL;
 8003b12:	0a24      	lsrs	r4, r4, #8
    freq /= 2U; /* divider by 2 for Rev.V */
 8003b14:	0864      	lsrs	r4, r4, #1
    if (freq <= 6250000UL)
 8003b16:	4a2a      	ldr	r2, [pc, #168]	; (8003bc0 <ADC_ConfigureBoostMode+0x15c>)
 8003b18:	682b      	ldr	r3, [r5, #0]
 8003b1a:	4294      	cmp	r4, r2
 8003b1c:	d90a      	bls.n	8003b34 <ADC_ConfigureBoostMode+0xd0>
    else if (freq <= 12500000UL)
 8003b1e:	4a29      	ldr	r2, [pc, #164]	; (8003bc4 <ADC_ConfigureBoostMode+0x160>)
 8003b20:	4294      	cmp	r4, r2
 8003b22:	d914      	bls.n	8003b4e <ADC_ConfigureBoostMode+0xea>
    else if (freq <= 25000000UL)
 8003b24:	4a28      	ldr	r2, [pc, #160]	; (8003bc8 <ADC_ConfigureBoostMode+0x164>)
 8003b26:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b28:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 8003b2a:	d932      	bls.n	8003b92 <ADC_ConfigureBoostMode+0x12e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003b2c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003b30:	609a      	str	r2, [r3, #8]
}
 8003b32:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003b3a:	609a      	str	r2, [r3, #8]
}
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8003b3e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003b42:	d024      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x12a>
 8003b44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b48:	d1ab      	bne.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= 32UL;
 8003b4a:	0944      	lsrs	r4, r0, #5
        break;
 8003b4c:	e7a9      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003b54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b58:	609a      	str	r2, [r3, #8]
}
 8003b5a:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003b5c:	0c1b      	lsrs	r3, r3, #16
 8003b5e:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8003b62:	e79e      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
    switch (hadc->Init.ClockPrescaler)
 8003b64:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003b68:	d006      	beq.n	8003b78 <ADC_ConfigureBoostMode+0x114>
 8003b6a:	d818      	bhi.n	8003b9e <ADC_ConfigureBoostMode+0x13a>
 8003b6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b70:	d002      	beq.n	8003b78 <ADC_ConfigureBoostMode+0x114>
 8003b72:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003b76:	d194      	bne.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003b78:	0c9b      	lsrs	r3, r3, #18
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8003b80:	e78f      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= 4UL;
 8003b82:	0884      	lsrs	r4, r0, #2
        break;
 8003b84:	e78d      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= 128UL;
 8003b86:	09c4      	lsrs	r4, r0, #7
        break;
 8003b88:	e78b      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= 64UL;
 8003b8a:	0984      	lsrs	r4, r0, #6
        break;
 8003b8c:	e789      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
        freq /= 16UL;
 8003b8e:	0904      	lsrs	r4, r0, #4
        break;
 8003b90:	e787      	b.n	8003aa2 <ADC_ConfigureBoostMode+0x3e>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003b92:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9a:	609a      	str	r2, [r3, #8]
}
 8003b9c:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8003b9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ba2:	d0e9      	beq.n	8003b78 <ADC_ConfigureBoostMode+0x114>
 8003ba4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003ba8:	f47f af7b 	bne.w	8003aa2 <ADC_ConfigureBoostMode+0x3e>
 8003bac:	e7e4      	b.n	8003b78 <ADC_ConfigureBoostMode+0x114>
 8003bae:	bf00      	nop
 8003bb0:	40022000 	.word	0x40022000
 8003bb4:	58026300 	.word	0x58026300
 8003bb8:	01312d00 	.word	0x01312d00
 8003bbc:	40022300 	.word	0x40022300
 8003bc0:	005f5e10 	.word	0x005f5e10
 8003bc4:	00bebc20 	.word	0x00bebc20
 8003bc8:	017d7840 	.word	0x017d7840

08003bcc <HAL_ADC_Init>:
{
 8003bcc:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8003bce:	2300      	movs	r3, #0
{
 8003bd0:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003bd2:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	f000 80aa 	beq.w	8003d2e <HAL_ADC_Init+0x162>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003bda:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8003bdc:	4604      	mov	r4, r0
 8003bde:	2d00      	cmp	r5, #0
 8003be0:	f000 809a 	beq.w	8003d18 <HAL_ADC_Init+0x14c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003be4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003be6:	6893      	ldr	r3, [r2, #8]
 8003be8:	009d      	lsls	r5, r3, #2
 8003bea:	d503      	bpl.n	8003bf4 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003bec:	6891      	ldr	r1, [r2, #8]
 8003bee:	4b77      	ldr	r3, [pc, #476]	; (8003dcc <HAL_ADC_Init+0x200>)
 8003bf0:	400b      	ands	r3, r1
 8003bf2:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003bf4:	6893      	ldr	r3, [r2, #8]
 8003bf6:	00d8      	lsls	r0, r3, #3
 8003bf8:	d415      	bmi.n	8003c26 <HAL_ADC_Init+0x5a>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003bfa:	4b75      	ldr	r3, [pc, #468]	; (8003dd0 <HAL_ADC_Init+0x204>)
  MODIFY_REG(ADCx->CR,
 8003bfc:	6890      	ldr	r0, [r2, #8]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4d74      	ldr	r5, [pc, #464]	; (8003dd4 <HAL_ADC_Init+0x208>)
 8003c02:	099b      	lsrs	r3, r3, #6
 8003c04:	4974      	ldr	r1, [pc, #464]	; (8003dd8 <HAL_ADC_Init+0x20c>)
 8003c06:	fba5 5303 	umull	r5, r3, r5, r3
 8003c0a:	4001      	ands	r1, r0
 8003c0c:	099b      	lsrs	r3, r3, #6
 8003c0e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003c12:	6091      	str	r1, [r2, #8]
 8003c14:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003c16:	9b01      	ldr	r3, [sp, #4]
 8003c18:	b12b      	cbz	r3, 8003c26 <HAL_ADC_Init+0x5a>
      wait_loop_index--;
 8003c1a:	9b01      	ldr	r3, [sp, #4]
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003c20:	9b01      	ldr	r3, [sp, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1f9      	bne.n	8003c1a <HAL_ADC_Init+0x4e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c26:	6893      	ldr	r3, [r2, #8]
 8003c28:	00d9      	lsls	r1, r3, #3
 8003c2a:	d467      	bmi.n	8003cfc <HAL_ADC_Init+0x130>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003c2e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c30:	f043 0310 	orr.w	r3, r3, #16
 8003c34:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c38:	432b      	orrs	r3, r5
 8003c3a:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c3c:	6893      	ldr	r3, [r2, #8]
 8003c3e:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c42:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c44:	d160      	bne.n	8003d08 <HAL_ADC_Init+0x13c>
 8003c46:	06db      	lsls	r3, r3, #27
 8003c48:	d45e      	bmi.n	8003d08 <HAL_ADC_Init+0x13c>
    ADC_STATE_CLR_SET(hadc->State,
 8003c4a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003c50:	f043 0302 	orr.w	r3, r3, #2
 8003c54:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c56:	6893      	ldr	r3, [r2, #8]
 8003c58:	07de      	lsls	r6, r3, #31
 8003c5a:	d413      	bmi.n	8003c84 <HAL_ADC_Init+0xb8>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c5c:	4b5f      	ldr	r3, [pc, #380]	; (8003ddc <HAL_ADC_Init+0x210>)
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	f000 8092 	beq.w	8003d88 <HAL_ADC_Init+0x1bc>
 8003c64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	f000 808d 	beq.w	8003d88 <HAL_ADC_Init+0x1bc>
 8003c6e:	4b5c      	ldr	r3, [pc, #368]	; (8003de0 <HAL_ADC_Init+0x214>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	07d9      	lsls	r1, r3, #31
 8003c74:	d406      	bmi.n	8003c84 <HAL_ADC_Init+0xb8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003c76:	4a5b      	ldr	r2, [pc, #364]	; (8003de4 <HAL_ADC_Init+0x218>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003c78:	6893      	ldr	r3, [r2, #8]
 8003c7a:	6861      	ldr	r1, [r4, #4]
 8003c7c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003c80:	430b      	orrs	r3, r1
 8003c82:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003c84:	f7ff fbd6 	bl	8003434 <HAL_GetREVID>
 8003c88:	f241 0303 	movw	r3, #4099	; 0x1003
 8003c8c:	7d62      	ldrb	r2, [r4, #21]
 8003c8e:	4298      	cmp	r0, r3
 8003c90:	7f21      	ldrb	r1, [r4, #28]
 8003c92:	d96c      	bls.n	8003d6e <HAL_ADC_Init+0x1a2>
 8003c94:	68a3      	ldr	r3, [r4, #8]
 8003c96:	0352      	lsls	r2, r2, #13
 8003c98:	040e      	lsls	r6, r1, #16
 8003c9a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003c9c:	2b10      	cmp	r3, #16
 8003c9e:	f000 808e 	beq.w	8003dbe <HAL_ADC_Init+0x1f2>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	4332      	orrs	r2, r6
 8003ca6:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ca8:	2901      	cmp	r1, #1
 8003caa:	d103      	bne.n	8003cb4 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003cac:	6a23      	ldr	r3, [r4, #32]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cb6:	b123      	cbz	r3, 8003cc2 <HAL_ADC_Init+0xf6>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cb8:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003cbc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003cbe:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003cc0:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	4948      	ldr	r1, [pc, #288]	; (8003de8 <HAL_ADC_Init+0x21c>)
 8003cc6:	68d8      	ldr	r0, [r3, #12]
 8003cc8:	4001      	ands	r1, r0
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cd4:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cd6:	d101      	bne.n	8003cdc <HAL_ADC_Init+0x110>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cd8:	0712      	lsls	r2, r2, #28
 8003cda:	d52c      	bpl.n	8003d36 <HAL_ADC_Init+0x16a>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003cdc:	68e2      	ldr	r2, [r4, #12]
 8003cde:	2a01      	cmp	r2, #1
 8003ce0:	d04a      	beq.n	8003d78 <HAL_ADC_Init+0x1ac>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ce4:	f022 020f 	bic.w	r2, r2, #15
 8003ce8:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003cea:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8003cec:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003cee:	f023 0303 	bic.w	r3, r3, #3
 8003cf2:	f043 0301 	orr.w	r3, r3, #1
 8003cf6:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003cf8:	b002      	add	sp, #8
 8003cfa:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cfc:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cfe:	2500      	movs	r5, #0
 8003d00:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d06:	d09e      	beq.n	8003c46 <HAL_ADC_Init+0x7a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d08:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003d0a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0c:	f043 0310 	orr.w	r3, r3, #16
}
 8003d10:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d12:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003d14:	b002      	add	sp, #8
 8003d16:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8003d18:	f7ff f86e 	bl	8002df8 <HAL_ADC_MspInit>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d1c:	6822      	ldr	r2, [r4, #0]
    ADC_CLEAR_ERRORCODE(hadc);
 8003d1e:	65a5      	str	r5, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d20:	6893      	ldr	r3, [r2, #8]
    hadc->Lock = HAL_UNLOCKED;
 8003d22:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8003d26:	009d      	lsls	r5, r3, #2
 8003d28:	f57f af64 	bpl.w	8003bf4 <HAL_ADC_Init+0x28>
 8003d2c:	e75e      	b.n	8003bec <HAL_ADC_Init+0x20>
    return HAL_ERROR;
 8003d2e:	2501      	movs	r5, #1
}
 8003d30:	4628      	mov	r0, r5
 8003d32:	b002      	add	sp, #8
 8003d34:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d36:	68d8      	ldr	r0, [r3, #12]
 8003d38:	4a2c      	ldr	r2, [pc, #176]	; (8003dec <HAL_ADC_Init+0x220>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d3a:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d3c:	4002      	ands	r2, r0
 8003d3e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003d40:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d44:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d48:	4302      	orrs	r2, r0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d4a:	2901      	cmp	r1, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d4c:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8003d4e:	d025      	beq.n	8003d9c <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	f022 0201 	bic.w	r2, r2, #1
 8003d56:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003d58:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003d5a:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003d5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d5e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003d62:	430a      	orrs	r2, r1
 8003d64:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003d66:	f7ff fe7d 	bl	8003a64 <ADC_ConfigureBoostMode>
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	e7b6      	b.n	8003cdc <HAL_ADC_Init+0x110>
 8003d6e:	0352      	lsls	r2, r2, #13
 8003d70:	68a3      	ldr	r3, [r4, #8]
 8003d72:	040e      	lsls	r6, r1, #16
 8003d74:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003d76:	e794      	b.n	8003ca2 <HAL_ADC_Init+0xd6>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003d78:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d7a:	69a2      	ldr	r2, [r4, #24]
 8003d7c:	f021 010f 	bic.w	r1, r1, #15
 8003d80:	3a01      	subs	r2, #1
 8003d82:	430a      	orrs	r2, r1
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
 8003d86:	e7b0      	b.n	8003cea <HAL_ADC_Init+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d88:	4a14      	ldr	r2, [pc, #80]	; (8003ddc <HAL_ADC_Init+0x210>)
 8003d8a:	4b19      	ldr	r3, [pc, #100]	; (8003df0 <HAL_ADC_Init+0x224>)
 8003d8c:	6892      	ldr	r2, [r2, #8]
 8003d8e:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	07d8      	lsls	r0, r3, #31
 8003d94:	f53f af76 	bmi.w	8003c84 <HAL_ADC_Init+0xb8>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003d98:	4a16      	ldr	r2, [pc, #88]	; (8003df4 <HAL_ADC_Init+0x228>)
 8003d9a:	e76d      	b.n	8003c78 <HAL_ADC_Init+0xac>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003d9c:	e9d4 2110 	ldrd	r2, r1, [r4, #64]	; 0x40
 8003da0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003da2:	430a      	orrs	r2, r1
 8003da4:	4e14      	ldr	r6, [pc, #80]	; (8003df8 <HAL_ADC_Init+0x22c>)
 8003da6:	6919      	ldr	r1, [r3, #16]
 8003da8:	f042 0201 	orr.w	r2, r2, #1
 8003dac:	400e      	ands	r6, r1
 8003dae:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003db0:	4302      	orrs	r2, r0
 8003db2:	3901      	subs	r1, #1
 8003db4:	4332      	orrs	r2, r6
 8003db6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003dba:	611a      	str	r2, [r3, #16]
 8003dbc:	e7cc      	b.n	8003d58 <HAL_ADC_Init+0x18c>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003dbe:	f040 031c 	orr.w	r3, r0, #28
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	ea43 0206 	orr.w	r2, r3, r6
 8003dc8:	e76e      	b.n	8003ca8 <HAL_ADC_Init+0xdc>
 8003dca:	bf00      	nop
 8003dcc:	5fffffc0 	.word	0x5fffffc0
 8003dd0:	240001f4 	.word	0x240001f4
 8003dd4:	053e2d63 	.word	0x053e2d63
 8003dd8:	6fffffc0 	.word	0x6fffffc0
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	58026000 	.word	0x58026000
 8003de4:	58026300 	.word	0x58026300
 8003de8:	fff0c003 	.word	0xfff0c003
 8003dec:	ffffbffc 	.word	0xffffbffc
 8003df0:	40022100 	.word	0x40022100
 8003df4:	40022300 	.word	0x40022300
 8003df8:	fc00f81e 	.word	0xfc00f81e

08003dfc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dfe:	f890 5050 	ldrb.w	r5, [r0, #80]	; 0x50
{
 8003e02:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003e04:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8003e06:	2d01      	cmp	r5, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003e08:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 8003e0a:	d036      	beq.n	8003e7a <HAL_ADCEx_Calibration_Start+0x7e>
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	4604      	mov	r4, r0
 8003e10:	4615      	mov	r5, r2
 8003e12:	460e      	mov	r6, r1
 8003e14:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e18:	f7ff fdf0 	bl	80039fc <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003e1c:	bb20      	cbnz	r0, 8003e68 <HAL_ADCEx_Calibration_Start+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e1e:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8003e20:	f005 4380 	and.w	r3, r5, #1073741824	; 0x40000000
 8003e24:	4d1c      	ldr	r5, [pc, #112]	; (8003e98 <HAL_ADCEx_Calibration_Start+0x9c>)
 8003e26:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003e2a:	6822      	ldr	r2, [r4, #0]
 8003e2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    ADC_STATE_CLR_SET(hadc->State,
 8003e30:	403d      	ands	r5, r7
 8003e32:	4e1a      	ldr	r6, [pc, #104]	; (8003e9c <HAL_ADCEx_Calibration_Start+0xa0>)
 8003e34:	430b      	orrs	r3, r1

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e36:	491a      	ldr	r1, [pc, #104]	; (8003ea0 <HAL_ADCEx_Calibration_Start+0xa4>)
    ADC_STATE_CLR_SET(hadc->State,
 8003e38:	f045 0502 	orr.w	r5, r5, #2
 8003e3c:	6565      	str	r5, [r4, #84]	; 0x54
 8003e3e:	6895      	ldr	r5, [r2, #8]
 8003e40:	402e      	ands	r6, r5
 8003e42:	4333      	orrs	r3, r6
 8003e44:	6093      	str	r3, [r2, #8]
 8003e46:	e005      	b.n	8003e54 <HAL_ADCEx_Calibration_Start+0x58>
      wait_loop_index++;
 8003e48:	9b01      	ldr	r3, [sp, #4]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e4e:	9b01      	ldr	r3, [sp, #4]
 8003e50:	428b      	cmp	r3, r1
 8003e52:	d815      	bhi.n	8003e80 <HAL_ADCEx_Calibration_Start+0x84>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e54:	6893      	ldr	r3, [r2, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	dbf6      	blt.n	8003e48 <HAL_ADCEx_Calibration_Start+0x4c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e5c:	f023 0303 	bic.w	r3, r3, #3
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6563      	str	r3, [r4, #84]	; 0x54
 8003e66:	e003      	b.n	8003e70 <HAL_ADCEx_Calibration_Start+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e6a:	f043 0310 	orr.w	r3, r3, #16
 8003e6e:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e70:	2300      	movs	r3, #0
 8003e72:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003e76:	b003      	add	sp, #12
 8003e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8003e7a:	2002      	movs	r0, #2
}
 8003e7c:	b003      	add	sp, #12
 8003e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8003e80:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8003e82:	2200      	movs	r2, #0
        return HAL_ERROR;
 8003e84:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8003e86:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8003e8a:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8003e8e:	f043 0310 	orr.w	r3, r3, #16
 8003e92:	6563      	str	r3, [r4, #84]	; 0x54
}
 8003e94:	b003      	add	sp, #12
 8003e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e98:	ffffeefd 	.word	0xffffeefd
 8003e9c:	3ffeffc0 	.word	0x3ffeffc0
 8003ea0:	25c3f7ff 	.word	0x25c3f7ff

08003ea4 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ea8:	6807      	ldr	r7, [r0, #0]
{
 8003eaa:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003eac:	68bd      	ldr	r5, [r7, #8]
 8003eae:	f015 0504 	ands.w	r5, r5, #4
 8003eb2:	d123      	bne.n	8003efc <HAL_ADCEx_MultiModeStart_DMA+0x58>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003eb4:	f890 6050 	ldrb.w	r6, [r0, #80]	; 0x50
 8003eb8:	4604      	mov	r4, r0
 8003eba:	2e01      	cmp	r6, #1
 8003ebc:	d01e      	beq.n	8003efc <HAL_ADCEx_MultiModeStart_DMA+0x58>

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ebe:	4b30      	ldr	r3, [pc, #192]	; (8003f80 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
    __HAL_LOCK(hadc);
 8003ec0:	2601      	movs	r6, #1
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ec2:	429f      	cmp	r7, r3
    __HAL_LOCK(hadc);
 8003ec4:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003ec8:	d009      	beq.n	8003ede <HAL_ADCEx_MultiModeStart_DMA+0x3a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003eca:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8003ecc:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8003ece:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ed2:	f043 0320 	orr.w	r3, r3, #32
 8003ed6:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8003ed8:	b01a      	add	sp, #104	; 0x68
 8003eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ede:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003f98 <HAL_ADCEx_MultiModeStart_DMA+0xf4>
 8003ee2:	4616      	mov	r6, r2
 8003ee4:	460d      	mov	r5, r1
 8003ee6:	f8cd 8004 	str.w	r8, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8003eea:	f7ff fd29 	bl	8003940 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003eee:	b148      	cbz	r0, 8003f04 <HAL_ADCEx_MultiModeStart_DMA+0x60>
      __HAL_UNLOCK(hadc);
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003ef6:	b01a      	add	sp, #104	; 0x68
 8003ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003efc:	2002      	movs	r0, #2
}
 8003efe:	b01a      	add	sp, #104	; 0x68
 8003f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8003f04:	a801      	add	r0, sp, #4
 8003f06:	f7ff fd1b 	bl	8003940 <ADC_Enable>
 8003f0a:	4602      	mov	r2, r0
    if (tmp_hal_status == HAL_OK)
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d1ef      	bne.n	8003ef0 <HAL_ADCEx_MultiModeStart_DMA+0x4c>
      ADC_STATE_CLR_SET(hadc->State,
 8003f10:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003f12:	4b1c      	ldr	r3, [pc, #112]	; (8003f84 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f14:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8003f16:	400b      	ands	r3, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f18:	f8df c080 	ldr.w	ip, [pc, #128]	; 8003f9c <HAL_ADCEx_MultiModeStart_DMA+0xf8>
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f1c:	f8df e080 	ldr.w	lr, [pc, #128]	; 8003fa0 <HAL_ADCEx_MultiModeStart_DMA+0xfc>
      ADC_STATE_CLR_SET(hadc->State,
 8003f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003f24:	4918      	ldr	r1, [pc, #96]	; (8003f88 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      ADC_STATE_CLR_SET(hadc->State,
 8003f26:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8003f28:	65a2      	str	r2, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f2a:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f2e:	f8d4 c000 	ldr.w	ip, [r4]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f32:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f36:	45bc      	cmp	ip, r7
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8003f38:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f3a:	d01e      	beq.n	8003f7a <HAL_ADCEx_MultiModeStart_DMA+0xd6>
 8003f3c:	45c4      	cmp	ip, r8
 8003f3e:	d01c      	beq.n	8003f7a <HAL_ADCEx_MultiModeStart_DMA+0xd6>
 8003f40:	4912      	ldr	r1, [pc, #72]	; (8003f8c <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f42:	f04f 0e1c 	mov.w	lr, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f46:	462a      	mov	r2, r5
      __HAL_UNLOCK(hadc);
 8003f48:	2700      	movs	r7, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f4a:	4633      	mov	r3, r6
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f4c:	f8cc e000 	str.w	lr, [ip]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f50:	310c      	adds	r1, #12
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f52:	f8dc 5004 	ldr.w	r5, [ip, #4]
      __HAL_UNLOCK(hadc);
 8003f56:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f5a:	f045 0510 	orr.w	r5, r5, #16
 8003f5e:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8003f62:	f000 fe17 	bl	8004b94 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003f66:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003f68:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8003f6a:	6891      	ldr	r1, [r2, #8]
 8003f6c:	400b      	ands	r3, r1
 8003f6e:	f043 0304 	orr.w	r3, r3, #4
 8003f72:	6093      	str	r3, [r2, #8]
}
 8003f74:	b01a      	add	sp, #104	; 0x68
 8003f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f7a:	4906      	ldr	r1, [pc, #24]	; (8003f94 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8003f7c:	e7e1      	b.n	8003f42 <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8003f7e:	bf00      	nop
 8003f80:	40022000 	.word	0x40022000
 8003f84:	fffff0fe 	.word	0xfffff0fe
 8003f88:	08003515 	.word	0x08003515
 8003f8c:	58026300 	.word	0x58026300
 8003f90:	7fffffc0 	.word	0x7fffffc0
 8003f94:	40022300 	.word	0x40022300
 8003f98:	40022100 	.word	0x40022100
 8003f9c:	080034ad 	.word	0x080034ad
 8003fa0:	0800349d 	.word	0x0800349d

08003fa4 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003fa8:	2a01      	cmp	r2, #1
 8003faa:	d04b      	beq.n	8004044 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003fac:	4603      	mov	r3, r0

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fae:	4a29      	ldr	r2, [pc, #164]	; (8004054 <HAL_ADCEx_MultiModeConfigChannel+0xb0>)
  __HAL_LOCK(hadc);
 8003fb0:	2001      	movs	r0, #1
{
 8003fb2:	b4f0      	push	{r4, r5, r6, r7}
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fb4:	681c      	ldr	r4, [r3, #0]
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fb6:	680e      	ldr	r6, [r1, #0]
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fb8:	4294      	cmp	r4, r2
  __HAL_LOCK(hadc);
 8003fba:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fbe:	d008      	beq.n	8003fd2 <HAL_ADCEx_MultiModeConfigChannel+0x2e>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fc2:	2100      	movs	r1, #0
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fc4:	f042 0220 	orr.w	r2, r2, #32
    __HAL_UNLOCK(hadc);
 8003fc8:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fcc:	655a      	str	r2, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003fce:	bcf0      	pop	{r4, r5, r6, r7}
 8003fd0:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fd2:	4d21      	ldr	r5, [pc, #132]	; (8004058 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
 8003fd4:	68aa      	ldr	r2, [r5, #8]
 8003fd6:	0752      	lsls	r2, r2, #29
 8003fd8:	d50a      	bpl.n	8003ff0 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
 8003fda:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003fde:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fe0:	f042 0220 	orr.w	r2, r2, #32
 8003fe4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8003fec:	bcf0      	pop	{r4, r5, r6, r7}
 8003fee:	4770      	bx	lr
 8003ff0:	68a0      	ldr	r0, [r4, #8]
 8003ff2:	f010 0004 	ands.w	r0, r0, #4
 8003ff6:	d1f1      	bne.n	8003fdc <HAL_ADCEx_MultiModeConfigChannel+0x38>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ff8:	b1c6      	cbz	r6, 800402c <HAL_ADCEx_MultiModeConfigChannel+0x88>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003ffa:	f8df c064 	ldr.w	ip, [pc, #100]	; 8004060 <HAL_ADCEx_MultiModeConfigChannel+0xbc>
 8003ffe:	684f      	ldr	r7, [r1, #4]
 8004000:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8004004:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004008:	433a      	orrs	r2, r7
 800400a:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800400e:	68a4      	ldr	r4, [r4, #8]
 8004010:	68aa      	ldr	r2, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004012:	4322      	orrs	r2, r4
 8004014:	07d4      	lsls	r4, r2, #31
 8004016:	d413      	bmi.n	8004040 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
        MODIFY_REG(tmpADC_Common->CCR,
 8004018:	688a      	ldr	r2, [r1, #8]
 800401a:	f8dc 4008 	ldr.w	r4, [ip, #8]
 800401e:	490f      	ldr	r1, [pc, #60]	; (800405c <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8004020:	4316      	orrs	r6, r2
 8004022:	4021      	ands	r1, r4
 8004024:	430e      	orrs	r6, r1
 8004026:	f8cc 6008 	str.w	r6, [ip, #8]
 800402a:	e7dc      	b.n	8003fe6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800402c:	490c      	ldr	r1, [pc, #48]	; (8004060 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800402e:	688a      	ldr	r2, [r1, #8]
 8004030:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004034:	608a      	str	r2, [r1, #8]
 8004036:	68a0      	ldr	r0, [r4, #8]
 8004038:	68aa      	ldr	r2, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800403a:	4302      	orrs	r2, r0
 800403c:	07d0      	lsls	r0, r2, #31
 800403e:	d503      	bpl.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004040:	2000      	movs	r0, #0
 8004042:	e7d0      	b.n	8003fe6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
  __HAL_LOCK(hadc);
 8004044:	2002      	movs	r0, #2
}
 8004046:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004048:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800404a:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800404c:	4a03      	ldr	r2, [pc, #12]	; (800405c <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 800404e:	4022      	ands	r2, r4
 8004050:	608a      	str	r2, [r1, #8]
 8004052:	e7c8      	b.n	8003fe6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004054:	40022000 	.word	0x40022000
 8004058:	40022100 	.word	0x40022100
 800405c:	fffff0e0 	.word	0xfffff0e0
 8004060:	40022300 	.word	0x40022300

08004064 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004064:	4907      	ldr	r1, [pc, #28]	; (8004084 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004066:	0200      	lsls	r0, r0, #8
 8004068:	4b07      	ldr	r3, [pc, #28]	; (8004088 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800406a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800406c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004070:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004072:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004076:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800407c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800407e:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8004080:	60c8      	str	r0, [r1, #12]
 8004082:	4770      	bx	lr
 8004084:	e000ed00 	.word	0xe000ed00
 8004088:	05fa0000 	.word	0x05fa0000

0800408c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800408c:	4b17      	ldr	r3, [pc, #92]	; (80040ec <HAL_NVIC_SetPriority+0x60>)
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004094:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004096:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800409a:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800409c:	2d04      	cmp	r5, #4
 800409e:	bf28      	it	cs
 80040a0:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040a2:	2c06      	cmp	r4, #6
 80040a4:	d918      	bls.n	80040d8 <HAL_NVIC_SetPriority+0x4c>
 80040a6:	3b03      	subs	r3, #3
 80040a8:	f04f 34ff 	mov.w	r4, #4294967295
 80040ac:	409c      	lsls	r4, r3
 80040ae:	ea22 0404 	bic.w	r4, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b2:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80040b6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b8:	fa02 f205 	lsl.w	r2, r2, r5
 80040bc:	ea21 0102 	bic.w	r1, r1, r2
 80040c0:	fa01 f203 	lsl.w	r2, r1, r3
 80040c4:	ea42 0204 	orr.w	r2, r2, r4
 80040c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80040cc:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 80040ce:	db06      	blt.n	80040de <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040d0:	4b07      	ldr	r3, [pc, #28]	; (80040f0 <HAL_NVIC_SetPriority+0x64>)
 80040d2:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80040d4:	bc30      	pop	{r4, r5}
 80040d6:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040d8:	2400      	movs	r4, #0
 80040da:	4623      	mov	r3, r4
 80040dc:	e7e9      	b.n	80040b2 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040de:	f000 000f 	and.w	r0, r0, #15
 80040e2:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <HAL_NVIC_SetPriority+0x68>)
 80040e4:	541a      	strb	r2, [r3, r0]
 80040e6:	bc30      	pop	{r4, r5}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00
 80040f0:	e000e400 	.word	0xe000e400
 80040f4:	e000ed14 	.word	0xe000ed14

080040f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80040f8:	2800      	cmp	r0, #0
 80040fa:	db07      	blt.n	800410c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040fc:	f000 011f 	and.w	r1, r0, #31
 8004100:	2301      	movs	r3, #1
 8004102:	0940      	lsrs	r0, r0, #5
 8004104:	4a02      	ldr	r2, [pc, #8]	; (8004110 <HAL_NVIC_EnableIRQ+0x18>)
 8004106:	408b      	lsls	r3, r1
 8004108:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	e000e100 	.word	0xe000e100

08004114 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004114:	3801      	subs	r0, #1
 8004116:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800411a:	d20d      	bcs.n	8004138 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800411c:	4b07      	ldr	r3, [pc, #28]	; (800413c <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800411e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004120:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004122:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004124:	25f0      	movs	r5, #240	; 0xf0
 8004126:	4c06      	ldr	r4, [pc, #24]	; (8004140 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004128:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800412a:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800412c:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004132:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8004134:	bc30      	pop	{r4, r5}
 8004136:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004138:	2001      	movs	r0, #1
 800413a:	4770      	bx	lr
 800413c:	e000e010 	.word	0xe000e010
 8004140:	e000ed00 	.word	0xe000ed00

08004144 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004144:	b188      	cbz	r0, 800416a <HAL_DAC_Init+0x26>
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004146:	7903      	ldrb	r3, [r0, #4]
{
 8004148:	b510      	push	{r4, lr}
  if (hdac->State == HAL_DAC_STATE_RESET)
 800414a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800414e:	4604      	mov	r4, r0
 8004150:	b13b      	cbz	r3, 8004162 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004152:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004154:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004156:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004158:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800415a:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800415c:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800415e:	7122      	strb	r2, [r4, #4]
}
 8004160:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004162:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004164:	f7fe fede 	bl	8002f24 <HAL_DAC_MspInit>
 8004168:	e7f3      	b.n	8004152 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800416a:	2001      	movs	r0, #1
}
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop

08004170 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004170:	7942      	ldrb	r2, [r0, #5]
 8004172:	2a01      	cmp	r2, #1
 8004174:	d028      	beq.n	80041c8 <HAL_DAC_Start+0x58>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004176:	6802      	ldr	r2, [r0, #0]
 8004178:	4603      	mov	r3, r0
{
 800417a:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdac);
 800417c:	2501      	movs	r5, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800417e:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8004180:	f001 0610 	and.w	r6, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8004184:	7104      	strb	r4, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004186:	fa05 f006 	lsl.w	r0, r5, r6
 800418a:	6817      	ldr	r7, [r2, #0]
  __HAL_LOCK(hdac);
 800418c:	715d      	strb	r5, [r3, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 800418e:	4338      	orrs	r0, r7
 8004190:	6010      	str	r0, [r2, #0]

  if (Channel == DAC_CHANNEL_1)
 8004192:	b971      	cbnz	r1, 80041b2 <HAL_DAC_Start+0x42>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004194:	6811      	ldr	r1, [r2, #0]
 8004196:	f001 013e 	and.w	r1, r1, #62	; 0x3e
 800419a:	42a1      	cmp	r1, r4
 800419c:	d102      	bne.n	80041a4 <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800419e:	6851      	ldr	r1, [r2, #4]
 80041a0:	4329      	orrs	r1, r5
 80041a2:	6051      	str	r1, [r2, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80041a4:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80041a6:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 80041a8:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80041aa:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 80041ac:	715a      	strb	r2, [r3, #5]
}
 80041ae:	bcf0      	pop	{r4, r5, r6, r7}
 80041b0:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80041b2:	6811      	ldr	r1, [r2, #0]
 80041b4:	40b4      	lsls	r4, r6
 80041b6:	f401 1178 	and.w	r1, r1, #4063232	; 0x3e0000
 80041ba:	42a1      	cmp	r1, r4
 80041bc:	d1f2      	bne.n	80041a4 <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80041be:	6851      	ldr	r1, [r2, #4]
 80041c0:	f041 0102 	orr.w	r1, r1, #2
 80041c4:	6051      	str	r1, [r2, #4]
 80041c6:	e7ed      	b.n	80041a4 <HAL_DAC_Start+0x34>
  __HAL_LOCK(hdac);
 80041c8:	2002      	movs	r0, #2
}
 80041ca:	4770      	bx	lr

080041cc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80041ce:	7944      	ldrb	r4, [r0, #5]
{
 80041d0:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 80041d2:	2c01      	cmp	r4, #1
 80041d4:	d05e      	beq.n	8004294 <HAL_DAC_Start_DMA+0xc8>
 80041d6:	4604      	mov	r4, r0
 80041d8:	460e      	mov	r6, r1
 80041da:	2001      	movs	r0, #1
 80041dc:	4611      	mov	r1, r2
 80041de:	6825      	ldr	r5, [r4, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80041e0:	2202      	movs	r2, #2
  __HAL_LOCK(hdac);
 80041e2:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80041e4:	7122      	strb	r2, [r4, #4]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80041e6:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 80041e8:	bb4e      	cbnz	r6, 800423e <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80041ea:	68a0      	ldr	r0, [r4, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80041ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80041f0:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 80042b0 <HAL_DAC_Start_DMA+0xe4>

    /* Case of use of channel 1 */
    switch (Alignment)
 80041f4:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80041f6:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 80042b4 <HAL_DAC_Start_DMA+0xe8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80041fa:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80041fe:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 80042b8 <HAL_DAC_Start_DMA+0xec>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004202:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004206:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800420a:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 800420c:	d04d      	beq.n	80042aa <HAL_DAC_Start_DMA+0xde>
 800420e:	2f08      	cmp	r7, #8
 8004210:	d048      	beq.n	80042a4 <HAL_DAC_Start_DMA+0xd8>
 8004212:	2f00      	cmp	r7, #0
 8004214:	d038      	beq.n	8004288 <HAL_DAC_Start_DMA+0xbc>
        break;
    }
  }

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8004216:	2200      	movs	r2, #0
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004218:	682f      	ldr	r7, [r5, #0]
 800421a:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 800421e:	602f      	str	r7, [r5, #0]

   /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004220:	f000 fcb8 	bl	8004b94 <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004224:	2300      	movs	r3, #0
 8004226:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8004228:	bb48      	cbnz	r0, 800427e <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	2101      	movs	r1, #1
 800422e:	f006 0610 	and.w	r6, r6, #16
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	fa01 f606 	lsl.w	r6, r1, r6
 8004238:	4316      	orrs	r6, r2
 800423a:	601e      	str	r6, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 800423c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800423e:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004240:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004244:	f8df c074 	ldr.w	ip, [pc, #116]	; 80042bc <HAL_DAC_Start_DMA+0xf0>
    switch (Alignment)
 8004248:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800424a:	f8df e074 	ldr.w	lr, [pc, #116]	; 80042c0 <HAL_DAC_Start_DMA+0xf4>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800424e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004252:	f8df c070 	ldr.w	ip, [pc, #112]	; 80042c4 <HAL_DAC_Start_DMA+0xf8>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004256:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800425a:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800425e:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 8004260:	d01d      	beq.n	800429e <HAL_DAC_Start_DMA+0xd2>
 8004262:	2f08      	cmp	r7, #8
 8004264:	d018      	beq.n	8004298 <HAL_DAC_Start_DMA+0xcc>
 8004266:	b197      	cbz	r7, 800428e <HAL_DAC_Start_DMA+0xc2>
  if (Channel == DAC_CHANNEL_1)
 8004268:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800426a:	682f      	ldr	r7, [r5, #0]
 800426c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8004270:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004272:	f000 fc8f 	bl	8004b94 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8004276:	2300      	movs	r3, #0
 8004278:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 800427a:	2800      	cmp	r0, #0
 800427c:	d0d5      	beq.n	800422a <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800427e:	6923      	ldr	r3, [r4, #16]
 8004280:	f043 0304 	orr.w	r3, r3, #4
 8004284:	6123      	str	r3, [r4, #16]
}
 8004286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004288:	f105 0208 	add.w	r2, r5, #8
        break;
 800428c:	e7c4      	b.n	8004218 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800428e:	f105 0214 	add.w	r2, r5, #20
        break;
 8004292:	e7ea      	b.n	800426a <HAL_DAC_Start_DMA+0x9e>
  __HAL_LOCK(hdac);
 8004294:	2002      	movs	r0, #2
}
 8004296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004298:	f105 021c 	add.w	r2, r5, #28
        break;
 800429c:	e7e5      	b.n	800426a <HAL_DAC_Start_DMA+0x9e>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800429e:	f105 0218 	add.w	r2, r5, #24
        break;
 80042a2:	e7e2      	b.n	800426a <HAL_DAC_Start_DMA+0x9e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80042a4:	f105 0210 	add.w	r2, r5, #16
        break;
 80042a8:	e7b6      	b.n	8004218 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80042aa:	f105 020c 	add.w	r2, r5, #12
        break;
 80042ae:	e7b3      	b.n	8004218 <HAL_DAC_Start_DMA+0x4c>
 80042b0:	080042c9 	.word	0x080042c9
 80042b4:	080042d9 	.word	0x080042d9
 80042b8:	080042e9 	.word	0x080042e9
 80042bc:	080044c5 	.word	0x080044c5
 80042c0:	080044d9 	.word	0x080044d9
 80042c4:	080044e9 	.word	0x080044e9

080042c8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80042c8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ca:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80042cc:	4620      	mov	r0, r4
 80042ce:	f7fd ff7d 	bl	80021cc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80042d2:	2301      	movs	r3, #1
 80042d4:	7123      	strb	r3, [r4, #4]
}
 80042d6:	bd10      	pop	{r4, pc}

080042d8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80042d8:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80042da:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80042dc:	f7fd ff88 	bl	80021f0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80042e0:	bd08      	pop	{r3, pc}
 80042e2:	bf00      	nop

080042e4 <HAL_DAC_ErrorCallbackCh1>:
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop

080042e8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80042e8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ea:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80042ec:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80042ee:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80042f0:	f043 0304 	orr.w	r3, r3, #4
 80042f4:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 80042f6:	f7ff fff5 	bl	80042e4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80042fa:	2301      	movs	r3, #1
 80042fc:	7123      	strb	r3, [r4, #4]
}
 80042fe:	bd10      	pop	{r4, pc}

08004300 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop

08004304 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004304:	6803      	ldr	r3, [r0, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	0491      	lsls	r1, r2, #18
{
 800430a:	b510      	push	{r4, lr}
 800430c:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800430e:	d502      	bpl.n	8004316 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004310:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004312:	0492      	lsls	r2, r2, #18
 8004314:	d418      	bmi.n	8004348 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	0091      	lsls	r1, r2, #2
 800431a:	d502      	bpl.n	8004322 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800431c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800431e:	0092      	lsls	r2, r2, #2
 8004320:	d400      	bmi.n	8004324 <HAL_DAC_IRQHandler+0x20>
}
 8004322:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8004324:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004326:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800432a:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 800432c:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800432e:	6922      	ldr	r2, [r4, #16]
 8004330:	f042 0202 	orr.w	r2, r2, #2
 8004334:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004336:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800433e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004342:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004344:	f000 b8dc 	b.w	8004500 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8004348:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800434a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800434e:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004350:	6902      	ldr	r2, [r0, #16]
 8004352:	f042 0201 	orr.w	r2, r2, #1
 8004356:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004358:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004360:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004362:	f7ff ffcd 	bl	8004300 <HAL_DAC_DMAUnderrunCallbackCh1>
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	e7d5      	b.n	8004316 <HAL_DAC_IRQHandler+0x12>
 800436a:	bf00      	nop

0800436c <HAL_DAC_ConfigChannel>:
  __HAL_LOCK(hdac);
 800436c:	7943      	ldrb	r3, [r0, #5]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d057      	beq.n	8004422 <HAL_DAC_ConfigChannel+0xb6>
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004372:	680b      	ldr	r3, [r1, #0]
{
 8004374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004378:	2b04      	cmp	r3, #4
 800437a:	4617      	mov	r7, r2
 800437c:	460e      	mov	r6, r1
  hdac->State = HAL_DAC_STATE_BUSY;
 800437e:	f04f 0202 	mov.w	r2, #2
  __HAL_LOCK(hdac);
 8004382:	f04f 0101 	mov.w	r1, #1
 8004386:	4604      	mov	r4, r0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004388:	7102      	strb	r2, [r0, #4]
  __HAL_LOCK(hdac);
 800438a:	7141      	strb	r1, [r0, #5]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800438c:	d04d      	beq.n	800442a <HAL_DAC_ConfigChannel+0xbe>
 800438e:	f007 0210 	and.w	r2, r7, #16
 8004392:	6805      	ldr	r5, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004394:	6931      	ldr	r1, [r6, #16]
 8004396:	2901      	cmp	r1, #1
 8004398:	d039      	beq.n	800440e <HAL_DAC_ConfigChannel+0xa2>
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800439a:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800439c:	68f0      	ldr	r0, [r6, #12]
  tmpreg1 = hdac->Instance->MCR;
 800439e:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043a2:	4091      	lsls	r1, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043a4:	2801      	cmp	r0, #1
 80043a6:	68b7      	ldr	r7, [r6, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043a8:	ea2c 0101 	bic.w	r1, ip, r1
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043ac:	d02d      	beq.n	800440a <HAL_DAC_ConfigChannel+0x9e>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043ae:	2802      	cmp	r0, #2
 80043b0:	d039      	beq.n	8004426 <HAL_DAC_ConfigChannel+0xba>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80043b2:	fab7 f087 	clz	r0, r7
 80043b6:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80043b8:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043ba:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043be:	6876      	ldr	r6, [r6, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80043c0:	f640 77fe 	movw	r7, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80043c4:	4303      	orrs	r3, r0
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043c6:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80043ca:	4097      	lsls	r7, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043cc:	4096      	lsls	r6, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043ce:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80043d0:	20c0      	movs	r0, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 80043d2:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 80043d6:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043da:	430b      	orrs	r3, r1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80043dc:	fa00 f102 	lsl.w	r1, r0, r2
  return HAL_OK;
 80043e0:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 80043e2:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	ea23 0308 	bic.w	r3, r3, r8
 80043ea:	602b      	str	r3, [r5, #0]
  tmpreg1 = hdac->Instance->CR;
 80043ec:	682b      	ldr	r3, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80043ee:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043f2:	4333      	orrs	r3, r6
  hdac->Instance->CR = tmpreg1;
 80043f4:	602b      	str	r3, [r5, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80043f6:	682a      	ldr	r2, [r5, #0]
 80043f8:	ea22 0201 	bic.w	r2, r2, r1
 80043fc:	602a      	str	r2, [r5, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80043fe:	f884 e004 	strb.w	lr, [r4, #4]
  __HAL_UNLOCK(hdac);
 8004402:	f884 c005 	strb.w	ip, [r4, #5]
}
 8004406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 800440a:	2000      	movs	r0, #0
 800440c:	e7d4      	b.n	80043b8 <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800440e:	271f      	movs	r7, #31
    tmpreg1 = hdac->Instance->CCR;
 8004410:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004412:	6971      	ldr	r1, [r6, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004414:	4097      	lsls	r7, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004416:	4091      	lsls	r1, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004418:	ea20 0007 	bic.w	r0, r0, r7
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800441c:	4301      	orrs	r1, r0
    hdac->Instance->CCR = tmpreg1;
 800441e:	63a9      	str	r1, [r5, #56]	; 0x38
 8004420:	e7bb      	b.n	800439a <HAL_DAC_ConfigChannel+0x2e>
  __HAL_LOCK(hdac);
 8004422:	2002      	movs	r0, #2
}
 8004424:	4770      	bx	lr
    connectOnChip = DAC_MCR_MODE1_0;
 8004426:	2001      	movs	r0, #1
 8004428:	e7c6      	b.n	80043b8 <HAL_DAC_ConfigChannel+0x4c>
    tickstart = HAL_GetTick();
 800442a:	f7fe ffeb 	bl	8003404 <HAL_GetTick>
 800442e:	4605      	mov	r5, r0
    if (Channel == DAC_CHANNEL_1)
 8004430:	b9c7      	cbnz	r7, 8004464 <HAL_DAC_ConfigChannel+0xf8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004432:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80044bc <HAL_DAC_ConfigChannel+0x150>
 8004436:	e004      	b.n	8004442 <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004438:	f7fe ffe4 	bl	8003404 <HAL_GetTick>
 800443c:	1b40      	subs	r0, r0, r5
 800443e:	2801      	cmp	r0, #1
 8004440:	d833      	bhi.n	80044aa <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004446:	ea13 0f08 	tst.w	r3, r8
 800444a:	d1f5      	bne.n	8004438 <HAL_DAC_ConfigChannel+0xcc>
      HAL_Delay(1);
 800444c:	2001      	movs	r0, #1
 800444e:	f7fe ffdf 	bl	8003410 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004452:	6825      	ldr	r5, [r4, #0]
 8004454:	69b3      	ldr	r3, [r6, #24]
 8004456:	642b      	str	r3, [r5, #64]	; 0x40
 8004458:	e00e      	b.n	8004478 <HAL_DAC_ConfigChannel+0x10c>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800445a:	f7fe ffd3 	bl	8003404 <HAL_GetTick>
 800445e:	1b40      	subs	r0, r0, r5
 8004460:	2801      	cmp	r0, #1
 8004462:	d822      	bhi.n	80044aa <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004468:	2b00      	cmp	r3, #0
 800446a:	dbf6      	blt.n	800445a <HAL_DAC_ConfigChannel+0xee>
      HAL_Delay(1U);
 800446c:	2001      	movs	r0, #1
 800446e:	f7fe ffcf 	bl	8003410 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004472:	6825      	ldr	r5, [r4, #0]
 8004474:	69b3      	ldr	r3, [r6, #24]
 8004476:	646b      	str	r3, [r5, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004478:	f007 0210 	and.w	r2, r7, #16
 800447c:	f240 3cff 	movw	ip, #1023	; 0x3ff
 8004480:	6cab      	ldr	r3, [r5, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004482:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004484:	69f0      	ldr	r0, [r6, #28]
 8004486:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800448a:	fa01 f702 	lsl.w	r7, r1, r2
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800448e:	4090      	lsls	r0, r2
 8004490:	ea23 030c 	bic.w	r3, r3, ip
 8004494:	4303      	orrs	r3, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004496:	6a30      	ldr	r0, [r6, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004498:	64ab      	str	r3, [r5, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800449a:	4090      	lsls	r0, r2
 800449c:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800449e:	6833      	ldr	r3, [r6, #0]
 80044a0:	ea21 0107 	bic.w	r1, r1, r7
 80044a4:	4301      	orrs	r1, r0
 80044a6:	64e9      	str	r1, [r5, #76]	; 0x4c
 80044a8:	e774      	b.n	8004394 <HAL_DAC_ConfigChannel+0x28>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044aa:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044ac:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044ae:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 80044b2:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044b4:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044b6:	7122      	strb	r2, [r4, #4]
          return HAL_TIMEOUT;
 80044b8:	e7a5      	b.n	8004406 <HAL_DAC_ConfigChannel+0x9a>
 80044ba:	bf00      	nop
 80044bc:	20008000 	.word	0x20008000

080044c0 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop

080044c4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80044c4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044c6:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80044c8:	4620      	mov	r0, r4
 80044ca:	f7ff fff9 	bl	80044c0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80044ce:	2301      	movs	r3, #1
 80044d0:	7123      	strb	r3, [r4, #4]
}
 80044d2:	bd10      	pop	{r4, pc}

080044d4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop

080044d8 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80044d8:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80044da:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80044dc:	f7ff fffa 	bl	80044d4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80044e0:	bd08      	pop	{r3, pc}
 80044e2:	bf00      	nop

080044e4 <HAL_DACEx_ErrorCallbackCh2>:
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop

080044e8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80044e8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044ea:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80044ec:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80044ee:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80044f0:	f043 0304 	orr.w	r3, r3, #4
 80044f4:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80044f6:	f7ff fff5 	bl	80044e4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80044fa:	2301      	movs	r3, #1
 80044fc:	7123      	strb	r3, [r4, #4]
}
 80044fe:	bd10      	pop	{r4, pc}

08004500 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop

08004504 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004504:	6802      	ldr	r2, [r0, #0]
{
 8004506:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004508:	4b34      	ldr	r3, [pc, #208]	; (80045dc <DMA_CalcBaseAndBitshift+0xd8>)
 800450a:	4835      	ldr	r0, [pc, #212]	; (80045e0 <DMA_CalcBaseAndBitshift+0xdc>)
{
 800450c:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800450e:	4c35      	ldr	r4, [pc, #212]	; (80045e4 <DMA_CalcBaseAndBitshift+0xe0>)
 8004510:	4d35      	ldr	r5, [pc, #212]	; (80045e8 <DMA_CalcBaseAndBitshift+0xe4>)
 8004512:	42a2      	cmp	r2, r4
 8004514:	bf18      	it	ne
 8004516:	429a      	cmpne	r2, r3
 8004518:	f104 0448 	add.w	r4, r4, #72	; 0x48
 800451c:	bf0c      	ite	eq
 800451e:	2301      	moveq	r3, #1
 8004520:	2300      	movne	r3, #0
 8004522:	4282      	cmp	r2, r0
 8004524:	bf08      	it	eq
 8004526:	f043 0301 	orreq.w	r3, r3, #1
 800452a:	3048      	adds	r0, #72	; 0x48
 800452c:	42aa      	cmp	r2, r5
 800452e:	bf08      	it	eq
 8004530:	f043 0301 	orreq.w	r3, r3, #1
 8004534:	3548      	adds	r5, #72	; 0x48
 8004536:	42a2      	cmp	r2, r4
 8004538:	bf08      	it	eq
 800453a:	f043 0301 	orreq.w	r3, r3, #1
 800453e:	3448      	adds	r4, #72	; 0x48
 8004540:	4282      	cmp	r2, r0
 8004542:	bf08      	it	eq
 8004544:	f043 0301 	orreq.w	r3, r3, #1
 8004548:	f500 7062 	add.w	r0, r0, #904	; 0x388
 800454c:	42aa      	cmp	r2, r5
 800454e:	bf08      	it	eq
 8004550:	f043 0301 	orreq.w	r3, r3, #1
 8004554:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8004558:	42a2      	cmp	r2, r4
 800455a:	bf08      	it	eq
 800455c:	f043 0301 	orreq.w	r3, r3, #1
 8004560:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8004564:	4282      	cmp	r2, r0
 8004566:	bf08      	it	eq
 8004568:	f043 0301 	orreq.w	r3, r3, #1
 800456c:	3048      	adds	r0, #72	; 0x48
 800456e:	42aa      	cmp	r2, r5
 8004570:	bf08      	it	eq
 8004572:	f043 0301 	orreq.w	r3, r3, #1
 8004576:	3548      	adds	r5, #72	; 0x48
 8004578:	42a2      	cmp	r2, r4
 800457a:	bf08      	it	eq
 800457c:	f043 0301 	orreq.w	r3, r3, #1
 8004580:	3448      	adds	r4, #72	; 0x48
 8004582:	4282      	cmp	r2, r0
 8004584:	bf08      	it	eq
 8004586:	f043 0301 	orreq.w	r3, r3, #1
 800458a:	3048      	adds	r0, #72	; 0x48
 800458c:	42aa      	cmp	r2, r5
 800458e:	bf08      	it	eq
 8004590:	f043 0301 	orreq.w	r3, r3, #1
 8004594:	42a2      	cmp	r2, r4
 8004596:	bf08      	it	eq
 8004598:	f043 0301 	orreq.w	r3, r3, #1
 800459c:	4282      	cmp	r2, r0
 800459e:	bf08      	it	eq
 80045a0:	f043 0301 	orreq.w	r3, r3, #1
 80045a4:	b913      	cbnz	r3, 80045ac <DMA_CalcBaseAndBitshift+0xa8>
 80045a6:	4b11      	ldr	r3, [pc, #68]	; (80045ec <DMA_CalcBaseAndBitshift+0xe8>)
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d112      	bne.n	80045d2 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045ac:	b2d3      	uxtb	r3, r2
 80045ae:	4d10      	ldr	r5, [pc, #64]	; (80045f0 <DMA_CalcBaseAndBitshift+0xec>)
 80045b0:	4810      	ldr	r0, [pc, #64]	; (80045f4 <DMA_CalcBaseAndBitshift+0xf0>)
 80045b2:	3b10      	subs	r3, #16

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045b4:	4c10      	ldr	r4, [pc, #64]	; (80045f8 <DMA_CalcBaseAndBitshift+0xf4>)
 80045b6:	4010      	ands	r0, r2
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80045b8:	fba5 5303 	umull	r5, r3, r5, r3
 80045bc:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045be:	f003 0207 	and.w	r2, r3, #7

    if (stream_number > 3U)
 80045c2:	2b03      	cmp	r3, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045c4:	5ca2      	ldrb	r2, [r4, r2]
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80045c6:	bf88      	it	hi
 80045c8:	3004      	addhi	r0, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80045ca:	65ca      	str	r2, [r1, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80045cc:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80045ce:	bc30      	pop	{r4, r5}
 80045d0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80045d2:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 80045d6:	6588      	str	r0, [r1, #88]	; 0x58
 80045d8:	e7f9      	b.n	80045ce <DMA_CalcBaseAndBitshift+0xca>
 80045da:	bf00      	nop
 80045dc:	40020010 	.word	0x40020010
 80045e0:	40020040 	.word	0x40020040
 80045e4:	40020028 	.word	0x40020028
 80045e8:	40020058 	.word	0x40020058
 80045ec:	400204b8 	.word	0x400204b8
 80045f0:	aaaaaaab 	.word	0xaaaaaaab
 80045f4:	fffffc00 	.word	0xfffffc00
 80045f8:	0800fce0 	.word	0x0800fce0

080045fc <HAL_DMA_Init>:
{
 80045fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004600:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004602:	f7fe feff 	bl	8003404 <HAL_GetTick>
  if(hdma == NULL)
 8004606:	2c00      	cmp	r4, #0
 8004608:	f000 8182 	beq.w	8004910 <HAL_DMA_Init+0x314>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	4605      	mov	r5, r0
 8004610:	4a2b      	ldr	r2, [pc, #172]	; (80046c0 <HAL_DMA_Init+0xc4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d049      	beq.n	80046aa <HAL_DMA_Init+0xae>
 8004616:	3218      	adds	r2, #24
 8004618:	4293      	cmp	r3, r2
 800461a:	d046      	beq.n	80046aa <HAL_DMA_Init+0xae>
 800461c:	3230      	adds	r2, #48	; 0x30
 800461e:	4829      	ldr	r0, [pc, #164]	; (80046c4 <HAL_DMA_Init+0xc8>)
 8004620:	4929      	ldr	r1, [pc, #164]	; (80046c8 <HAL_DMA_Init+0xcc>)
 8004622:	4283      	cmp	r3, r0
 8004624:	bf18      	it	ne
 8004626:	4293      	cmpne	r3, r2
 8004628:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800462c:	bf0c      	ite	eq
 800462e:	2201      	moveq	r2, #1
 8004630:	2200      	movne	r2, #0
 8004632:	428b      	cmp	r3, r1
 8004634:	bf08      	it	eq
 8004636:	f042 0201 	orreq.w	r2, r2, #1
 800463a:	3130      	adds	r1, #48	; 0x30
 800463c:	4283      	cmp	r3, r0
 800463e:	bf08      	it	eq
 8004640:	f042 0201 	orreq.w	r2, r2, #1
 8004644:	3030      	adds	r0, #48	; 0x30
 8004646:	428b      	cmp	r3, r1
 8004648:	bf08      	it	eq
 800464a:	f042 0201 	orreq.w	r2, r2, #1
 800464e:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8004652:	4283      	cmp	r3, r0
 8004654:	bf08      	it	eq
 8004656:	f042 0201 	orreq.w	r2, r2, #1
 800465a:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800465e:	428b      	cmp	r3, r1
 8004660:	bf08      	it	eq
 8004662:	f042 0201 	orreq.w	r2, r2, #1
 8004666:	3130      	adds	r1, #48	; 0x30
 8004668:	4283      	cmp	r3, r0
 800466a:	bf08      	it	eq
 800466c:	f042 0201 	orreq.w	r2, r2, #1
 8004670:	3030      	adds	r0, #48	; 0x30
 8004672:	428b      	cmp	r3, r1
 8004674:	bf08      	it	eq
 8004676:	f042 0201 	orreq.w	r2, r2, #1
 800467a:	3130      	adds	r1, #48	; 0x30
 800467c:	4283      	cmp	r3, r0
 800467e:	bf08      	it	eq
 8004680:	f042 0201 	orreq.w	r2, r2, #1
 8004684:	3030      	adds	r0, #48	; 0x30
 8004686:	428b      	cmp	r3, r1
 8004688:	bf08      	it	eq
 800468a:	f042 0201 	orreq.w	r2, r2, #1
 800468e:	3130      	adds	r1, #48	; 0x30
 8004690:	4283      	cmp	r3, r0
 8004692:	bf08      	it	eq
 8004694:	f042 0201 	orreq.w	r2, r2, #1
 8004698:	428b      	cmp	r3, r1
 800469a:	bf08      	it	eq
 800469c:	f042 0201 	orreq.w	r2, r2, #1
 80046a0:	b91a      	cbnz	r2, 80046aa <HAL_DMA_Init+0xae>
 80046a2:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <HAL_DMA_Init+0xd0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	f040 81bf 	bne.w	8004a28 <HAL_DMA_Init+0x42c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80046aa:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 80046ac:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80046ae:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80046b2:	681a      	ldr	r2, [r3, #0]
    __HAL_UNLOCK(hdma);
 80046b4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 80046b8:	f022 0201 	bic.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	e00e      	b.n	80046de <HAL_DMA_Init+0xe2>
 80046c0:	40020010 	.word	0x40020010
 80046c4:	40020040 	.word	0x40020040
 80046c8:	40020070 	.word	0x40020070
 80046cc:	400204b8 	.word	0x400204b8
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046d0:	f7fe fe98 	bl	8003404 <HAL_GetTick>
 80046d4:	1b40      	subs	r0, r0, r5
 80046d6:	2805      	cmp	r0, #5
 80046d8:	f200 8112 	bhi.w	8004900 <HAL_DMA_Init+0x304>
 80046dc:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	07d6      	lsls	r6, r2, #31
 80046e2:	d4f5      	bmi.n	80046d0 <HAL_DMA_Init+0xd4>
    registerValue |=  hdma->Init.Direction           |
 80046e4:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046e8:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 80046ea:	430a      	orrs	r2, r1
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80046ec:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ee:	e9d4 6105 	ldrd	r6, r1, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046f2:	4302      	orrs	r2, r0
 80046f4:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046f6:	4eb5      	ldr	r6, [pc, #724]	; (80049cc <HAL_DMA_Init+0x3d0>)
            hdma->Init.Mode                | hdma->Init.Priority;
 80046f8:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046fc:	430a      	orrs	r2, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046fe:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004700:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004702:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8004704:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004706:	2d04      	cmp	r5, #4
    registerValue |=  hdma->Init.Direction           |
 8004708:	ea42 0206 	orr.w	r2, r2, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800470c:	f000 8103 	beq.w	8004916 <HAL_DMA_Init+0x31a>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004710:	4eaf      	ldr	r6, [pc, #700]	; (80049d0 <HAL_DMA_Init+0x3d4>)
 8004712:	48b0      	ldr	r0, [pc, #704]	; (80049d4 <HAL_DMA_Init+0x3d8>)
 8004714:	6836      	ldr	r6, [r6, #0]
 8004716:	4030      	ands	r0, r6
 8004718:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 800471c:	f080 8108 	bcs.w	8004930 <HAL_DMA_Init+0x334>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004720:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004722:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004724:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8004728:	432a      	orrs	r2, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800472a:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800472c:	4620      	mov	r0, r4
 800472e:	f7ff fee9 	bl	8004504 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004732:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004734:	233f      	movs	r3, #63	; 0x3f
 8004736:	f002 021f 	and.w	r2, r2, #31
 800473a:	4093      	lsls	r3, r2
 800473c:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800473e:	6822      	ldr	r2, [r4, #0]
 8004740:	4ba5      	ldr	r3, [pc, #660]	; (80049d8 <HAL_DMA_Init+0x3dc>)
 8004742:	48a6      	ldr	r0, [pc, #664]	; (80049dc <HAL_DMA_Init+0x3e0>)
 8004744:	49a6      	ldr	r1, [pc, #664]	; (80049e0 <HAL_DMA_Init+0x3e4>)
 8004746:	4282      	cmp	r2, r0
 8004748:	bf18      	it	ne
 800474a:	429a      	cmpne	r2, r3
 800474c:	4ea5      	ldr	r6, [pc, #660]	; (80049e4 <HAL_DMA_Init+0x3e8>)
 800474e:	4da6      	ldr	r5, [pc, #664]	; (80049e8 <HAL_DMA_Init+0x3ec>)
 8004750:	f100 0060 	add.w	r0, r0, #96	; 0x60
 8004754:	bf0c      	ite	eq
 8004756:	2301      	moveq	r3, #1
 8004758:	2300      	movne	r3, #0
 800475a:	f8df c2b8 	ldr.w	ip, [pc, #696]	; 8004a14 <HAL_DMA_Init+0x418>
 800475e:	428a      	cmp	r2, r1
 8004760:	bf08      	it	eq
 8004762:	f043 0301 	orreq.w	r3, r3, #1
 8004766:	3160      	adds	r1, #96	; 0x60
 8004768:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 8004a18 <HAL_DMA_Init+0x41c>
 800476c:	42b2      	cmp	r2, r6
 800476e:	bf08      	it	eq
 8004770:	f043 0301 	orreq.w	r3, r3, #1
 8004774:	f8df e2a4 	ldr.w	lr, [pc, #676]	; 8004a1c <HAL_DMA_Init+0x420>
 8004778:	4f9c      	ldr	r7, [pc, #624]	; (80049ec <HAL_DMA_Init+0x3f0>)
 800477a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800477e:	42aa      	cmp	r2, r5
 8004780:	bf08      	it	eq
 8004782:	f043 0301 	orreq.w	r3, r3, #1
 8004786:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800478a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8004a10 <HAL_DMA_Init+0x414>
 800478e:	4282      	cmp	r2, r0
 8004790:	bf08      	it	eq
 8004792:	f043 0301 	orreq.w	r3, r3, #1
 8004796:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800479a:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8004a20 <HAL_DMA_Init+0x424>
 800479e:	428a      	cmp	r2, r1
 80047a0:	bf08      	it	eq
 80047a2:	f043 0301 	orreq.w	r3, r3, #1
 80047a6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80047aa:	4562      	cmp	r2, ip
 80047ac:	bf08      	it	eq
 80047ae:	f043 0301 	orreq.w	r3, r3, #1
 80047b2:	f8df c254 	ldr.w	ip, [pc, #596]	; 8004a08 <HAL_DMA_Init+0x40c>
 80047b6:	4542      	cmp	r2, r8
 80047b8:	bf08      	it	eq
 80047ba:	f043 0301 	orreq.w	r3, r3, #1
 80047be:	eba2 0c0c 	sub.w	ip, r2, ip
 80047c2:	f8df 8248 	ldr.w	r8, [pc, #584]	; 8004a0c <HAL_DMA_Init+0x410>
 80047c6:	4572      	cmp	r2, lr
 80047c8:	bf08      	it	eq
 80047ca:	f043 0301 	orreq.w	r3, r3, #1
 80047ce:	fabc fc8c 	clz	ip, ip
 80047d2:	eba2 0808 	sub.w	r8, r2, r8
 80047d6:	f8df e24c 	ldr.w	lr, [pc, #588]	; 8004a24 <HAL_DMA_Init+0x428>
 80047da:	42ba      	cmp	r2, r7
 80047dc:	bf08      	it	eq
 80047de:	f043 0301 	orreq.w	r3, r3, #1
 80047e2:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80047e6:	eba2 070a 	sub.w	r7, r2, sl
 80047ea:	fab8 f888 	clz	r8, r8
 80047ee:	42b2      	cmp	r2, r6
 80047f0:	bf08      	it	eq
 80047f2:	f043 0301 	orreq.w	r3, r3, #1
 80047f6:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 80047fa:	eba2 060e 	sub.w	r6, r2, lr
 80047fe:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004802:	42aa      	cmp	r2, r5
 8004804:	bf08      	it	eq
 8004806:	f043 0301 	orreq.w	r3, r3, #1
 800480a:	fab7 f787 	clz	r7, r7
 800480e:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004812:	eba2 050a 	sub.w	r5, r2, sl
 8004816:	4282      	cmp	r2, r0
 8004818:	bf08      	it	eq
 800481a:	f043 0301 	orreq.w	r3, r3, #1
 800481e:	097f      	lsrs	r7, r7, #5
 8004820:	fab6 f686 	clz	r6, r6
 8004824:	eba2 000e 	sub.w	r0, r2, lr
 8004828:	428a      	cmp	r2, r1
 800482a:	bf08      	it	eq
 800482c:	f043 0301 	orreq.w	r3, r3, #1
 8004830:	fab5 f585 	clz	r5, r5
 8004834:	0976      	lsrs	r6, r6, #5
 8004836:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 800483a:	454a      	cmp	r2, r9
 800483c:	bf08      	it	eq
 800483e:	f043 0301 	orreq.w	r3, r3, #1
 8004842:	096d      	lsrs	r5, r5, #5
 8004844:	fab0 f080 	clz	r0, r0
 8004848:	eba2 010a 	sub.w	r1, r2, sl
 800484c:	ea4c 0303 	orr.w	r3, ip, r3
 8004850:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004854:	0940      	lsrs	r0, r0, #5
 8004856:	fab1 f181 	clz	r1, r1
 800485a:	ea48 0303 	orr.w	r3, r8, r3
 800485e:	eba2 0e0e 	sub.w	lr, r2, lr
 8004862:	0949      	lsrs	r1, r1, #5
 8004864:	433b      	orrs	r3, r7
 8004866:	fabe fe8e 	clz	lr, lr
 800486a:	4333      	orrs	r3, r6
 800486c:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8004870:	432b      	orrs	r3, r5
 8004872:	4303      	orrs	r3, r0
 8004874:	430b      	orrs	r3, r1
 8004876:	d102      	bne.n	800487e <HAL_DMA_Init+0x282>
 8004878:	f1be 0f00 	cmp.w	lr, #0
 800487c:	d039      	beq.n	80048f2 <HAL_DMA_Init+0x2f6>
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800487e:	ea4c 0c08 	orr.w	ip, ip, r8
 8004882:	b2d3      	uxtb	r3, r2
 8004884:	ea47 070c 	orr.w	r7, r7, ip
 8004888:	433e      	orrs	r6, r7
 800488a:	4335      	orrs	r5, r6
 800488c:	4328      	orrs	r0, r5
 800488e:	4301      	orrs	r1, r0
 8004890:	ea5e 0101 	orrs.w	r1, lr, r1
 8004894:	f000 8127 	beq.w	8004ae6 <HAL_DMA_Init+0x4ea>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004898:	4d55      	ldr	r5, [pc, #340]	; (80049f0 <HAL_DMA_Init+0x3f4>)
 800489a:	3b08      	subs	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800489c:	4a55      	ldr	r2, [pc, #340]	; (80049f4 <HAL_DMA_Init+0x3f8>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800489e:	2001      	movs	r0, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048a0:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048a4:	4d54      	ldr	r5, [pc, #336]	; (80049f8 <HAL_DMA_Init+0x3fc>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048a6:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048a8:	6665      	str	r5, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048aa:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048ac:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048b0:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048b2:	fa00 f303 	lsl.w	r3, r0, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048b6:	6622      	str	r2, [r4, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048b8:	66a3      	str	r3, [r4, #104]	; 0x68
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048ba:	68a0      	ldr	r0, [r4, #8]
 80048bc:	2880      	cmp	r0, #128	; 0x80
 80048be:	d069      	beq.n	8004994 <HAL_DMA_Init+0x398>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c0:	6860      	ldr	r0, [r4, #4]
 80048c2:	b2c6      	uxtb	r6, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80048c4:	3801      	subs	r0, #1
 80048c6:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c8:	6016      	str	r6, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048ca:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80048cc:	d866      	bhi.n	800499c <HAL_DMA_Init+0x3a0>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80048ce:	1e70      	subs	r0, r6, #1
 80048d0:	2807      	cmp	r0, #7
 80048d2:	d868      	bhi.n	80049a6 <HAL_DMA_Init+0x3aa>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80048d4:	2900      	cmp	r1, #0
 80048d6:	f000 8133 	beq.w	8004b40 <HAL_DMA_Init+0x544>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80048da:	4b48      	ldr	r3, [pc, #288]	; (80049fc <HAL_DMA_Init+0x400>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80048dc:	4948      	ldr	r1, [pc, #288]	; (8004a00 <HAL_DMA_Init+0x404>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80048de:	4433      	add	r3, r6
 80048e0:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80048e2:	2201      	movs	r2, #1
 80048e4:	4082      	lsls	r2, r0
 80048e6:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 80048ea:	6762      	str	r2, [r4, #116]	; 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80048ec:	2000      	movs	r0, #0
 80048ee:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048f0:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f2:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80048f4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f6:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80048f8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80048fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004900:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004902:	2303      	movs	r3, #3
        return HAL_ERROR;
 8004904:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004906:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004908:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800490c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8004910:	2001      	movs	r0, #1
}
 8004912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004916:	482e      	ldr	r0, [pc, #184]	; (80049d0 <HAL_DMA_Init+0x3d4>)
 8004918:	4e2e      	ldr	r6, [pc, #184]	; (80049d4 <HAL_DMA_Init+0x3d8>)
 800491a:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800491c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800491e:	403e      	ands	r6, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004920:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004922:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004926:	ea40 0707 	orr.w	r7, r0, r7
 800492a:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800492e:	d346      	bcc.n	80049be <HAL_DMA_Init+0x3c2>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004930:	6866      	ldr	r6, [r4, #4]
 8004932:	f1a6 0729 	sub.w	r7, r6, #41	; 0x29
 8004936:	2f1f      	cmp	r7, #31
 8004938:	d925      	bls.n	8004986 <HAL_DMA_Init+0x38a>
 800493a:	3e4f      	subs	r6, #79	; 0x4f
 800493c:	2e03      	cmp	r6, #3
 800493e:	d926      	bls.n	800498e <HAL_DMA_Init+0x392>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004940:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004942:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004944:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004946:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 800494a:	ea42 0205 	orr.w	r2, r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800494e:	f47f aeec 	bne.w	800472a <HAL_DMA_Init+0x12e>
 8004952:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8004954:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8004956:	432a      	orrs	r2, r5
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004958:	2800      	cmp	r0, #0
 800495a:	f43f aee6 	beq.w	800472a <HAL_DMA_Init+0x12e>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800495e:	b331      	cbz	r1, 80049ae <HAL_DMA_Init+0x3b2>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004960:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8004964:	f000 80dd 	beq.w	8004b22 <HAL_DMA_Init+0x526>
    switch (hdma->Init.FIFOThreshold)
 8004968:	2d02      	cmp	r5, #2
 800496a:	d905      	bls.n	8004978 <HAL_DMA_Init+0x37c>
 800496c:	2d03      	cmp	r5, #3
 800496e:	f47f aedc 	bne.w	800472a <HAL_DMA_Init+0x12e>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004972:	01c1      	lsls	r1, r0, #7
 8004974:	f57f aed9 	bpl.w	800472a <HAL_DMA_Init+0x12e>
          hdma->State = HAL_DMA_STATE_READY;
 8004978:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800497a:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 800497c:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800497e:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8004980:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          return HAL_ERROR;
 8004984:	e7c2      	b.n	800490c <HAL_DMA_Init+0x310>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004986:	481f      	ldr	r0, [pc, #124]	; (8004a04 <HAL_DMA_Init+0x408>)
 8004988:	40f8      	lsrs	r0, r7
 800498a:	07c0      	lsls	r0, r0, #31
 800498c:	d5d5      	bpl.n	800493a <HAL_DMA_Init+0x33e>
        registerValue |= DMA_SxCR_TRBUFF;
 800498e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004992:	e7d5      	b.n	8004940 <HAL_DMA_Init+0x344>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004994:	2100      	movs	r1, #0
 8004996:	6061      	str	r1, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004998:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800499a:	606b      	str	r3, [r5, #4]
      hdma->DMAmuxRequestGen = 0U;
 800499c:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 800499e:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80049a2:	6763      	str	r3, [r4, #116]	; 0x74
 80049a4:	e7a5      	b.n	80048f2 <HAL_DMA_Init+0x2f6>
 80049a6:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
 80049aa:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80049ac:	e79e      	b.n	80048ec <HAL_DMA_Init+0x2f0>
    switch (hdma->Init.FIFOThreshold)
 80049ae:	2d01      	cmp	r5, #1
 80049b0:	f000 80b2 	beq.w	8004b18 <HAL_DMA_Init+0x51c>
 80049b4:	d3dd      	bcc.n	8004972 <HAL_DMA_Init+0x376>
 80049b6:	2d02      	cmp	r5, #2
 80049b8:	f47f aeb7 	bne.w	800472a <HAL_DMA_Init+0x12e>
 80049bc:	e7d9      	b.n	8004972 <HAL_DMA_Init+0x376>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80049be:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80049c0:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80049c2:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 80049c6:	f042 0204 	orr.w	r2, r2, #4
 80049ca:	e7c3      	b.n	8004954 <HAL_DMA_Init+0x358>
 80049cc:	fe10803f 	.word	0xfe10803f
 80049d0:	5c001000 	.word	0x5c001000
 80049d4:	ffff0000 	.word	0xffff0000
 80049d8:	40020010 	.word	0x40020010
 80049dc:	40020028 	.word	0x40020028
 80049e0:	40020040 	.word	0x40020040
 80049e4:	40020058 	.word	0x40020058
 80049e8:	40020070 	.word	0x40020070
 80049ec:	40020440 	.word	0x40020440
 80049f0:	cccccccd 	.word	0xcccccccd
 80049f4:	16009600 	.word	0x16009600
 80049f8:	58025880 	.word	0x58025880
 80049fc:	1600963f 	.word	0x1600963f
 8004a00:	58025940 	.word	0x58025940
 8004a04:	c3c0003f 	.word	0xc3c0003f
 8004a08:	58025408 	.word	0x58025408
 8004a0c:	5802541c 	.word	0x5802541c
 8004a10:	58025430 	.word	0x58025430
 8004a14:	400200b8 	.word	0x400200b8
 8004a18:	40020410 	.word	0x40020410
 8004a1c:	40020428 	.word	0x40020428
 8004a20:	400204b8 	.word	0x400204b8
 8004a24:	58025444 	.word	0x58025444
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a28:	4a4c      	ldr	r2, [pc, #304]	; (8004b5c <HAL_DMA_Init+0x560>)
 8004a2a:	494d      	ldr	r1, [pc, #308]	; (8004b60 <HAL_DMA_Init+0x564>)
 8004a2c:	484d      	ldr	r0, [pc, #308]	; (8004b64 <HAL_DMA_Init+0x568>)
 8004a2e:	428b      	cmp	r3, r1
 8004a30:	bf18      	it	ne
 8004a32:	4293      	cmpne	r3, r2
 8004a34:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8004a38:	4d4b      	ldr	r5, [pc, #300]	; (8004b68 <HAL_DMA_Init+0x56c>)
 8004a3a:	bf0c      	ite	eq
 8004a3c:	2201      	moveq	r2, #1
 8004a3e:	2200      	movne	r2, #0
 8004a40:	4283      	cmp	r3, r0
 8004a42:	bf08      	it	eq
 8004a44:	f042 0201 	orreq.w	r2, r2, #1
 8004a48:	303c      	adds	r0, #60	; 0x3c
 8004a4a:	428b      	cmp	r3, r1
 8004a4c:	bf08      	it	eq
 8004a4e:	f042 0201 	orreq.w	r2, r2, #1
 8004a52:	313c      	adds	r1, #60	; 0x3c
 8004a54:	42ab      	cmp	r3, r5
 8004a56:	bf08      	it	eq
 8004a58:	f042 0201 	orreq.w	r2, r2, #1
 8004a5c:	4283      	cmp	r3, r0
 8004a5e:	bf08      	it	eq
 8004a60:	f042 0201 	orreq.w	r2, r2, #1
 8004a64:	428b      	cmp	r3, r1
 8004a66:	bf08      	it	eq
 8004a68:	f042 0201 	orreq.w	r2, r2, #1
 8004a6c:	b912      	cbnz	r2, 8004a74 <HAL_DMA_Init+0x478>
 8004a6e:	4a3f      	ldr	r2, [pc, #252]	; (8004b6c <HAL_DMA_Init+0x570>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d16c      	bne.n	8004b4e <HAL_DMA_Init+0x552>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a74:	2002      	movs	r0, #2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004a76:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004a78:	493d      	ldr	r1, [pc, #244]	; (8004b70 <HAL_DMA_Init+0x574>)
    __HAL_UNLOCK(hdma);
 8004a7a:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a7c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004a80:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004a82:	6818      	ldr	r0, [r3, #0]
    __HAL_UNLOCK(hdma);
 8004a84:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004a88:	ea01 0100 	and.w	r1, r1, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004a8c:	d05d      	beq.n	8004b4a <HAL_DMA_Init+0x54e>
 8004a8e:	2a80      	cmp	r2, #128	; 0x80
 8004a90:	bf14      	ite	ne
 8004a92:	462f      	movne	r7, r5
 8004a94:	f44f 4780 	moveq.w	r7, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004a98:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a9a:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004a9c:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004a9e:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004aa0:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004aa2:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 8004b90 <HAL_DMA_Init+0x594>
 8004aa6:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004aaa:	69a6      	ldr	r6, [r4, #24]
 8004aac:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004ab0:	69e5      	ldr	r5, [r4, #28]
 8004ab2:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004ab6:	4e2f      	ldr	r6, [pc, #188]	; (8004b74 <HAL_DMA_Init+0x578>)
 8004ab8:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8004abc:	441e      	add	r6, r3
 8004abe:	6a25      	ldr	r5, [r4, #32]
 8004ac0:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8004ac4:	fbac 5606 	umull	r5, r6, ip, r6
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	0931      	lsrs	r1, r6, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004acc:	433a      	orrs	r2, r7
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004ace:	0089      	lsls	r1, r1, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004ad0:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004ad2:	65e1      	str	r1, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ad4:	f7ff fd16 	bl	8004504 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ad8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004ada:	2301      	movs	r3, #1
 8004adc:	f002 021f 	and.w	r2, r2, #31
 8004ae0:	4093      	lsls	r3, r2
 8004ae2:	6043      	str	r3, [r0, #4]
 8004ae4:	e62b      	b.n	800473e <HAL_DMA_Init+0x142>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004ae6:	f1a3 0010 	sub.w	r0, r3, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004aea:	4b23      	ldr	r3, [pc, #140]	; (8004b78 <HAL_DMA_Init+0x57c>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004aec:	4d23      	ldr	r5, [pc, #140]	; (8004b7c <HAL_DMA_Init+0x580>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004aee:	4413      	add	r3, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004af0:	fba5 5000 	umull	r5, r0, r5, r0
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004af4:	2ba8      	cmp	r3, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004af6:	ea4f 1010 	mov.w	r0, r0, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004afa:	d800      	bhi.n	8004afe <HAL_DMA_Init+0x502>
      stream_number += 8U;
 8004afc:	3008      	adds	r0, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004afe:	4a20      	ldr	r2, [pc, #128]	; (8004b80 <HAL_DMA_Init+0x584>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b00:	f000 051f 	and.w	r5, r0, #31
 8004b04:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b06:	4402      	add	r2, r0
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b08:	481e      	ldr	r0, [pc, #120]	; (8004b84 <HAL_DMA_Init+0x588>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b0a:	40ab      	lsls	r3, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b0c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b0e:	4605      	mov	r5, r0
 8004b10:	66a3      	str	r3, [r4, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b12:	e9c4 2018 	strd	r2, r0, [r4, #96]	; 0x60
 8004b16:	e6d0      	b.n	80048ba <HAL_DMA_Init+0x2be>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b18:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004b1c:	f47f ae05 	bne.w	800472a <HAL_DMA_Init+0x12e>
 8004b20:	e72a      	b.n	8004978 <HAL_DMA_Init+0x37c>
    switch (hdma->Init.FIFOThreshold)
 8004b22:	2d03      	cmp	r5, #3
 8004b24:	f63f ae01 	bhi.w	800472a <HAL_DMA_Init+0x12e>
 8004b28:	a101      	add	r1, pc, #4	; (adr r1, 8004b30 <HAL_DMA_Init+0x534>)
 8004b2a:	f851 f025 	ldr.w	pc, [r1, r5, lsl #2]
 8004b2e:	bf00      	nop
 8004b30:	08004979 	.word	0x08004979
 8004b34:	08004973 	.word	0x08004973
 8004b38:	08004979 	.word	0x08004979
 8004b3c:	08004b19 	.word	0x08004b19
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b40:	4b11      	ldr	r3, [pc, #68]	; (8004b88 <HAL_DMA_Init+0x58c>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b42:	4912      	ldr	r1, [pc, #72]	; (8004b8c <HAL_DMA_Init+0x590>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b44:	4433      	add	r3, r6
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	e6cb      	b.n	80048e2 <HAL_DMA_Init+0x2e6>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004b4a:	2710      	movs	r7, #16
 8004b4c:	e7a4      	b.n	8004a98 <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b4e:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004b50:	2303      	movs	r3, #3
    return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b54:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004b56:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8004b5a:	e6d7      	b.n	800490c <HAL_DMA_Init+0x310>
 8004b5c:	58025408 	.word	0x58025408
 8004b60:	5802541c 	.word	0x5802541c
 8004b64:	58025430 	.word	0x58025430
 8004b68:	58025458 	.word	0x58025458
 8004b6c:	58025494 	.word	0x58025494
 8004b70:	fffe000f 	.word	0xfffe000f
 8004b74:	a7fdabf8 	.word	0xa7fdabf8
 8004b78:	bffdfbf0 	.word	0xbffdfbf0
 8004b7c:	aaaaaaab 	.word	0xaaaaaaab
 8004b80:	10008200 	.word	0x10008200
 8004b84:	40020880 	.word	0x40020880
 8004b88:	1000823f 	.word	0x1000823f
 8004b8c:	40020940 	.word	0x40020940
 8004b90:	cccccccd 	.word	0xcccccccd

08004b94 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8004b94:	2800      	cmp	r0, #0
 8004b96:	f000 8104 	beq.w	8004da2 <HAL_DMA_Start_IT+0x20e>
{
 8004b9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b9e:	4605      	mov	r5, r0
  __HAL_LOCK(hdma);
 8004ba0:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8004ba4:	2801      	cmp	r0, #1
 8004ba6:	f000 8138 	beq.w	8004e1a <HAL_DMA_Start_IT+0x286>
 8004baa:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bac:	f895 4035 	ldrb.w	r4, [r5, #53]	; 0x35
 8004bb0:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8004bb2:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bb6:	d007      	beq.n	8004bc8 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8004bb8:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004bba:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8004bbe:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004bc2:	656b      	str	r3, [r5, #84]	; 0x54
}
 8004bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8004bc8:	682c      	ldr	r4, [r5, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bca:	f04f 0e02 	mov.w	lr, #2
    __HAL_DMA_DISABLE(hdma);
 8004bce:	489b      	ldr	r0, [pc, #620]	; (8004e3c <HAL_DMA_Start_IT+0x2a8>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bd0:	f04f 0c00 	mov.w	ip, #0
    __HAL_DMA_DISABLE(hdma);
 8004bd4:	4f9a      	ldr	r7, [pc, #616]	; (8004e40 <HAL_DMA_Start_IT+0x2ac>)
 8004bd6:	4e9b      	ldr	r6, [pc, #620]	; (8004e44 <HAL_DMA_Start_IT+0x2b0>)
 8004bd8:	42bc      	cmp	r4, r7
 8004bda:	bf18      	it	ne
 8004bdc:	4284      	cmpne	r4, r0
 8004bde:	f107 0748 	add.w	r7, r7, #72	; 0x48
    hdma->State = HAL_DMA_STATE_BUSY;
 8004be2:	f885 e035 	strb.w	lr, [r5, #53]	; 0x35
 8004be6:	bf0c      	ite	eq
 8004be8:	2001      	moveq	r0, #1
 8004bea:	2000      	movne	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8004bec:	f8df e264 	ldr.w	lr, [pc, #612]	; 8004e54 <HAL_DMA_Start_IT+0x2c0>
 8004bf0:	42b4      	cmp	r4, r6
 8004bf2:	bf08      	it	eq
 8004bf4:	f040 0001 	orreq.w	r0, r0, #1
 8004bf8:	3630      	adds	r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bfa:	f8c5 c054 	str.w	ip, [r5, #84]	; 0x54
 8004bfe:	42bc      	cmp	r4, r7
 8004c00:	bf08      	it	eq
 8004c02:	f040 0001 	orreq.w	r0, r0, #1
    __HAL_DMA_DISABLE(hdma);
 8004c06:	f507 7762 	add.w	r7, r7, #904	; 0x388
 8004c0a:	f8df c24c 	ldr.w	ip, [pc, #588]	; 8004e58 <HAL_DMA_Start_IT+0x2c4>
 8004c0e:	42b4      	cmp	r4, r6
 8004c10:	bf08      	it	eq
 8004c12:	f040 0001 	orreq.w	r0, r0, #1
 8004c16:	f506 7662 	add.w	r6, r6, #904	; 0x388
 8004c1a:	4574      	cmp	r4, lr
 8004c1c:	bf08      	it	eq
 8004c1e:	f040 0001 	orreq.w	r0, r0, #1
 8004c22:	f50e 7e68 	add.w	lr, lr, #928	; 0x3a0
 8004c26:	42bc      	cmp	r4, r7
 8004c28:	bf08      	it	eq
 8004c2a:	f040 0001 	orreq.w	r0, r0, #1
 8004c2e:	3760      	adds	r7, #96	; 0x60
 8004c30:	42b4      	cmp	r4, r6
 8004c32:	bf08      	it	eq
 8004c34:	f040 0001 	orreq.w	r0, r0, #1
 8004c38:	3660      	adds	r6, #96	; 0x60
 8004c3a:	4564      	cmp	r4, ip
 8004c3c:	bf08      	it	eq
 8004c3e:	f040 0001 	orreq.w	r0, r0, #1
 8004c42:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
 8004c46:	4574      	cmp	r4, lr
 8004c48:	bf08      	it	eq
 8004c4a:	f040 0001 	orreq.w	r0, r0, #1
 8004c4e:	f10e 0e60 	add.w	lr, lr, #96	; 0x60
 8004c52:	42bc      	cmp	r4, r7
 8004c54:	bf08      	it	eq
 8004c56:	f040 0001 	orreq.w	r0, r0, #1
 8004c5a:	f5a7 678c 	sub.w	r7, r7, #1120	; 0x460
 8004c5e:	42b4      	cmp	r4, r6
 8004c60:	bf08      	it	eq
 8004c62:	f040 0001 	orreq.w	r0, r0, #1
 8004c66:	f5a6 668c 	sub.w	r6, r6, #1120	; 0x460
 8004c6a:	4564      	cmp	r4, ip
 8004c6c:	bf08      	it	eq
 8004c6e:	f040 0001 	orreq.w	r0, r0, #1
 8004c72:	f8d5 c058 	ldr.w	ip, [r5, #88]	; 0x58
 8004c76:	4574      	cmp	r4, lr
 8004c78:	bf14      	ite	ne
 8004c7a:	4682      	movne	sl, r0
 8004c7c:	f040 0a01 	orreq.w	sl, r0, #1
 8004c80:	42b4      	cmp	r4, r6
 8004c82:	bf18      	it	ne
 8004c84:	42bc      	cmpne	r4, r7
 8004c86:	6827      	ldr	r7, [r4, #0]
 8004c88:	bf0c      	ite	eq
 8004c8a:	2601      	moveq	r6, #1
 8004c8c:	2600      	movne	r6, #0
 8004c8e:	f027 0701 	bic.w	r7, r7, #1
 8004c92:	6027      	str	r7, [r4, #0]
 8004c94:	d003      	beq.n	8004c9e <HAL_DMA_Start_IT+0x10a>
 8004c96:	f1ba 0f00 	cmp.w	sl, #0
 8004c9a:	f000 8084 	beq.w	8004da6 <HAL_DMA_Start_IT+0x212>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c9e:	2e00      	cmp	r6, #0
 8004ca0:	f000 8081 	beq.w	8004da6 <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ca4:	6e6f      	ldr	r7, [r5, #100]	; 0x64
 8004ca6:	e9d5 0e1a 	ldrd	r0, lr, [r5, #104]	; 0x68
 8004caa:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004cac:	f1be 0f00 	cmp.w	lr, #0
 8004cb0:	d007      	beq.n	8004cc2 <HAL_DMA_Start_IT+0x12e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cb2:	e9d5 701c 	ldrd	r7, r0, [r5, #112]	; 0x70
 8004cb6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cb8:	b91e      	cbnz	r6, 8004cc2 <HAL_DMA_Start_IT+0x12e>
 8004cba:	f1ba 0f00 	cmp.w	sl, #0
 8004cbe:	f000 80cd 	beq.w	8004e5c <HAL_DMA_Start_IT+0x2c8>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004cc2:	6def      	ldr	r7, [r5, #92]	; 0x5c
 8004cc4:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cc8:	f8d5 8008 	ldr.w	r8, [r5, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ccc:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cd0:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004cd4:	fa09 f707 	lsl.w	r7, r9, r7
 8004cd8:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004cdc:	6827      	ldr	r7, [r4, #0]
 8004cde:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 8004ce2:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004ce4:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ce6:	f000 80a5 	beq.w	8004e34 <HAL_DMA_Start_IT+0x2a0>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004cea:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004cec:	60e2      	str	r2, [r4, #12]
 8004cee:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cf0:	2e00      	cmp	r6, #0
 8004cf2:	f040 8095 	bne.w	8004e20 <HAL_DMA_Start_IT+0x28c>
 8004cf6:	f1ba 0f00 	cmp.w	sl, #0
 8004cfa:	f000 80ee 	beq.w	8004eda <HAL_DMA_Start_IT+0x346>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	f023 031e 	bic.w	r3, r3, #30
 8004d04:	f043 0316 	orr.w	r3, r3, #22
 8004d08:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004d0a:	b12f      	cbz	r7, 8004d18 <HAL_DMA_Start_IT+0x184>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	f043 0308 	orr.w	r3, r3, #8
 8004d12:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004d14:	2e00      	cmp	r6, #0
 8004d16:	d12c      	bne.n	8004d72 <HAL_DMA_Start_IT+0x1de>
 8004d18:	4b4b      	ldr	r3, [pc, #300]	; (8004e48 <HAL_DMA_Start_IT+0x2b4>)
 8004d1a:	4a4c      	ldr	r2, [pc, #304]	; (8004e4c <HAL_DMA_Start_IT+0x2b8>)
 8004d1c:	494c      	ldr	r1, [pc, #304]	; (8004e50 <HAL_DMA_Start_IT+0x2bc>)
 8004d1e:	4294      	cmp	r4, r2
 8004d20:	bf18      	it	ne
 8004d22:	429c      	cmpne	r4, r3
 8004d24:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8004d28:	bf0c      	ite	eq
 8004d2a:	2301      	moveq	r3, #1
 8004d2c:	2300      	movne	r3, #0
 8004d2e:	428c      	cmp	r4, r1
 8004d30:	bf08      	it	eq
 8004d32:	f043 0301 	orreq.w	r3, r3, #1
 8004d36:	3128      	adds	r1, #40	; 0x28
 8004d38:	4294      	cmp	r4, r2
 8004d3a:	bf08      	it	eq
 8004d3c:	f043 0301 	orreq.w	r3, r3, #1
 8004d40:	3228      	adds	r2, #40	; 0x28
 8004d42:	428c      	cmp	r4, r1
 8004d44:	bf08      	it	eq
 8004d46:	f043 0301 	orreq.w	r3, r3, #1
 8004d4a:	3128      	adds	r1, #40	; 0x28
 8004d4c:	4294      	cmp	r4, r2
 8004d4e:	bf08      	it	eq
 8004d50:	f043 0301 	orreq.w	r3, r3, #1
 8004d54:	3228      	adds	r2, #40	; 0x28
 8004d56:	428c      	cmp	r4, r1
 8004d58:	bf08      	it	eq
 8004d5a:	f043 0301 	orreq.w	r3, r3, #1
 8004d5e:	4294      	cmp	r4, r2
 8004d60:	bf08      	it	eq
 8004d62:	f043 0301 	orreq.w	r3, r3, #1
 8004d66:	b913      	cbnz	r3, 8004d6e <HAL_DMA_Start_IT+0x1da>
 8004d68:	f1ba 0f00 	cmp.w	sl, #0
 8004d6c:	d012      	beq.n	8004d94 <HAL_DMA_Start_IT+0x200>
 8004d6e:	f8d5 e06c 	ldr.w	lr, [r5, #108]	; 0x6c
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004d72:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	03d2      	lsls	r2, r2, #15
 8004d78:	d503      	bpl.n	8004d82 <HAL_DMA_Start_IT+0x1ee>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d80:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8004d82:	f1be 0f00 	cmp.w	lr, #0
 8004d86:	d005      	beq.n	8004d94 <HAL_DMA_Start_IT+0x200>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d88:	f8de 3000 	ldr.w	r3, [lr]
 8004d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d90:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 8004d94:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d96:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004d98:	f043 0301 	orr.w	r3, r3, #1
 8004d9c:	6023      	str	r3, [r4, #0]
}
 8004d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8004da2:	2001      	movs	r0, #1
}
 8004da4:	4770      	bx	lr
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004da6:	4f28      	ldr	r7, [pc, #160]	; (8004e48 <HAL_DMA_Start_IT+0x2b4>)
 8004da8:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8004e4c <HAL_DMA_Start_IT+0x2b8>
 8004dac:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004e50 <HAL_DMA_Start_IT+0x2bc>
 8004db0:	4574      	cmp	r4, lr
 8004db2:	bf18      	it	ne
 8004db4:	42bc      	cmpne	r4, r7
 8004db6:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 8004dba:	bf0c      	ite	eq
 8004dbc:	2701      	moveq	r7, #1
 8004dbe:	2700      	movne	r7, #0
 8004dc0:	4544      	cmp	r4, r8
 8004dc2:	bf08      	it	eq
 8004dc4:	f047 0701 	orreq.w	r7, r7, #1
 8004dc8:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004dcc:	4574      	cmp	r4, lr
 8004dce:	bf08      	it	eq
 8004dd0:	f047 0701 	orreq.w	r7, r7, #1
 8004dd4:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004dd8:	4544      	cmp	r4, r8
 8004dda:	bf08      	it	eq
 8004ddc:	f047 0701 	orreq.w	r7, r7, #1
 8004de0:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004de4:	4574      	cmp	r4, lr
 8004de6:	bf08      	it	eq
 8004de8:	f047 0701 	orreq.w	r7, r7, #1
 8004dec:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004df0:	4544      	cmp	r4, r8
 8004df2:	bf08      	it	eq
 8004df4:	f047 0701 	orreq.w	r7, r7, #1
 8004df8:	4574      	cmp	r4, lr
 8004dfa:	bf08      	it	eq
 8004dfc:	f047 0701 	orreq.w	r7, r7, #1
 8004e00:	b917      	cbnz	r7, 8004e08 <HAL_DMA_Start_IT+0x274>
 8004e02:	f1ba 0f00 	cmp.w	sl, #0
 8004e06:	d029      	beq.n	8004e5c <HAL_DMA_Start_IT+0x2c8>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e08:	6e6f      	ldr	r7, [r5, #100]	; 0x64
 8004e0a:	e9d5 0e1a 	ldrd	r0, lr, [r5, #104]	; 0x68
 8004e0e:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004e10:	f1be 0f00 	cmp.w	lr, #0
 8004e14:	f47f af4d 	bne.w	8004cb2 <HAL_DMA_Start_IT+0x11e>
 8004e18:	e74f      	b.n	8004cba <HAL_DMA_Start_IT+0x126>
  __HAL_LOCK(hdma);
 8004e1a:	2002      	movs	r0, #2
}
 8004e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	f023 031e 	bic.w	r3, r3, #30
 8004e26:	f043 0316 	orr.w	r3, r3, #22
 8004e2a:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004e2c:	2f00      	cmp	r7, #0
 8004e2e:	f47f af6d 	bne.w	8004d0c <HAL_DMA_Start_IT+0x178>
 8004e32:	e79e      	b.n	8004d72 <HAL_DMA_Start_IT+0x1de>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004e34:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004e36:	60e1      	str	r1, [r4, #12]
 8004e38:	e759      	b.n	8004cee <HAL_DMA_Start_IT+0x15a>
 8004e3a:	bf00      	nop
 8004e3c:	40020058 	.word	0x40020058
 8004e40:	40020040 	.word	0x40020040
 8004e44:	40020070 	.word	0x40020070
 8004e48:	5802541c 	.word	0x5802541c
 8004e4c:	58025408 	.word	0x58025408
 8004e50:	58025430 	.word	0x58025430
 8004e54:	400200b8 	.word	0x400200b8
 8004e58:	40020440 	.word	0x40020440
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004e5c:	4f28      	ldr	r7, [pc, #160]	; (8004f00 <HAL_DMA_Start_IT+0x36c>)
 8004e5e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8004f08 <HAL_DMA_Start_IT+0x374>
 8004e62:	f8df e0a8 	ldr.w	lr, [pc, #168]	; 8004f0c <HAL_DMA_Start_IT+0x378>
 8004e66:	4544      	cmp	r4, r8
 8004e68:	bf18      	it	ne
 8004e6a:	42bc      	cmpne	r4, r7
 8004e6c:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004e70:	bf0c      	ite	eq
 8004e72:	2701      	moveq	r7, #1
 8004e74:	2700      	movne	r7, #0
 8004e76:	4574      	cmp	r4, lr
 8004e78:	bf08      	it	eq
 8004e7a:	f047 0701 	orreq.w	r7, r7, #1
 8004e7e:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004e82:	4544      	cmp	r4, r8
 8004e84:	bf08      	it	eq
 8004e86:	f047 0701 	orreq.w	r7, r7, #1
 8004e8a:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8004e8e:	4574      	cmp	r4, lr
 8004e90:	bf08      	it	eq
 8004e92:	f047 0701 	orreq.w	r7, r7, #1
 8004e96:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8004e9a:	4544      	cmp	r4, r8
 8004e9c:	bf08      	it	eq
 8004e9e:	f047 0701 	orreq.w	r7, r7, #1
 8004ea2:	4574      	cmp	r4, lr
 8004ea4:	bf08      	it	eq
 8004ea6:	f047 0701 	orreq.w	r7, r7, #1
 8004eaa:	b927      	cbnz	r7, 8004eb6 <HAL_DMA_Start_IT+0x322>
 8004eac:	4f15      	ldr	r7, [pc, #84]	; (8004f04 <HAL_DMA_Start_IT+0x370>)
 8004eae:	42bc      	cmp	r4, r7
 8004eb0:	bf18      	it	ne
 8004eb2:	6c2f      	ldrne	r7, [r5, #64]	; 0x40
 8004eb4:	d111      	bne.n	8004eda <HAL_DMA_Start_IT+0x346>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004eb6:	6def      	ldr	r7, [r5, #92]	; 0x5c
 8004eb8:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ebc:	f8d5 8008 	ldr.w	r8, [r5, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004ec0:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ec4:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004ec8:	fa0e f707 	lsl.w	r7, lr, r7
 8004ecc:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004ed0:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ed2:	d010      	beq.n	8004ef6 <HAL_DMA_Start_IT+0x362>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004ed4:	60a1      	str	r1, [r4, #8]
 8004ed6:	6c2f      	ldr	r7, [r5, #64]	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004ed8:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	f023 030e 	bic.w	r3, r3, #14
 8004ee0:	f043 030a 	orr.w	r3, r3, #10
 8004ee4:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004ee6:	2f00      	cmp	r7, #0
 8004ee8:	f43f af16 	beq.w	8004d18 <HAL_DMA_Start_IT+0x184>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	f043 0304 	orr.w	r3, r3, #4
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	e710      	b.n	8004d18 <HAL_DMA_Start_IT+0x184>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004ef6:	60a2      	str	r2, [r4, #8]
 8004ef8:	6c2f      	ldr	r7, [r5, #64]	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004efa:	60e1      	str	r1, [r4, #12]
 8004efc:	e7ed      	b.n	8004eda <HAL_DMA_Start_IT+0x346>
 8004efe:	bf00      	nop
 8004f00:	58025408 	.word	0x58025408
 8004f04:	58025494 	.word	0x58025494
 8004f08:	5802541c 	.word	0x5802541c
 8004f0c:	58025430 	.word	0x58025430

08004f10 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d060      	beq.n	8004fd6 <HAL_DMA_Abort_IT+0xc6>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f14:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8004f18:	2a02      	cmp	r2, #2
{
 8004f1a:	b538      	push	{r3, r4, r5, lr}
 8004f1c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f1e:	d003      	beq.n	8004f28 <HAL_DMA_Abort_IT+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f20:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8004f22:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f24:	655a      	str	r2, [r3, #84]	; 0x54
}
 8004f26:	bd38      	pop	{r3, r4, r5, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f28:	6801      	ldr	r1, [r0, #0]
 8004f2a:	4a57      	ldr	r2, [pc, #348]	; (8005088 <HAL_DMA_Abort_IT+0x178>)
 8004f2c:	4291      	cmp	r1, r2
 8004f2e:	d049      	beq.n	8004fc4 <HAL_DMA_Abort_IT+0xb4>
 8004f30:	3218      	adds	r2, #24
 8004f32:	4291      	cmp	r1, r2
 8004f34:	d046      	beq.n	8004fc4 <HAL_DMA_Abort_IT+0xb4>
 8004f36:	3230      	adds	r2, #48	; 0x30
 8004f38:	4854      	ldr	r0, [pc, #336]	; (800508c <HAL_DMA_Abort_IT+0x17c>)
 8004f3a:	4c55      	ldr	r4, [pc, #340]	; (8005090 <HAL_DMA_Abort_IT+0x180>)
 8004f3c:	4281      	cmp	r1, r0
 8004f3e:	bf18      	it	ne
 8004f40:	4291      	cmpne	r1, r2
 8004f42:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8004f46:	4d53      	ldr	r5, [pc, #332]	; (8005094 <HAL_DMA_Abort_IT+0x184>)
 8004f48:	bf0c      	ite	eq
 8004f4a:	2201      	moveq	r2, #1
 8004f4c:	2200      	movne	r2, #0
 8004f4e:	42a1      	cmp	r1, r4
 8004f50:	bf08      	it	eq
 8004f52:	f042 0201 	orreq.w	r2, r2, #1
 8004f56:	3448      	adds	r4, #72	; 0x48
 8004f58:	4281      	cmp	r1, r0
 8004f5a:	bf08      	it	eq
 8004f5c:	f042 0201 	orreq.w	r2, r2, #1
 8004f60:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8004f64:	42a9      	cmp	r1, r5
 8004f66:	bf08      	it	eq
 8004f68:	f042 0201 	orreq.w	r2, r2, #1
 8004f6c:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8004f70:	42a1      	cmp	r1, r4
 8004f72:	bf08      	it	eq
 8004f74:	f042 0201 	orreq.w	r2, r2, #1
 8004f78:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8004f7c:	4281      	cmp	r1, r0
 8004f7e:	bf08      	it	eq
 8004f80:	f042 0201 	orreq.w	r2, r2, #1
 8004f84:	3048      	adds	r0, #72	; 0x48
 8004f86:	42a9      	cmp	r1, r5
 8004f88:	bf08      	it	eq
 8004f8a:	f042 0201 	orreq.w	r2, r2, #1
 8004f8e:	3548      	adds	r5, #72	; 0x48
 8004f90:	42a1      	cmp	r1, r4
 8004f92:	bf08      	it	eq
 8004f94:	f042 0201 	orreq.w	r2, r2, #1
 8004f98:	3448      	adds	r4, #72	; 0x48
 8004f9a:	4281      	cmp	r1, r0
 8004f9c:	bf08      	it	eq
 8004f9e:	f042 0201 	orreq.w	r2, r2, #1
 8004fa2:	3048      	adds	r0, #72	; 0x48
 8004fa4:	42a9      	cmp	r1, r5
 8004fa6:	bf08      	it	eq
 8004fa8:	f042 0201 	orreq.w	r2, r2, #1
 8004fac:	42a1      	cmp	r1, r4
 8004fae:	bf08      	it	eq
 8004fb0:	f042 0201 	orreq.w	r2, r2, #1
 8004fb4:	4281      	cmp	r1, r0
 8004fb6:	bf08      	it	eq
 8004fb8:	f042 0201 	orreq.w	r2, r2, #1
 8004fbc:	b912      	cbnz	r2, 8004fc4 <HAL_DMA_Abort_IT+0xb4>
 8004fbe:	4a36      	ldr	r2, [pc, #216]	; (8005098 <HAL_DMA_Abort_IT+0x188>)
 8004fc0:	4291      	cmp	r1, r2
 8004fc2:	d10a      	bne.n	8004fda <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004fc4:	2204      	movs	r2, #4
  return HAL_OK;
 8004fc6:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8004fc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8004fcc:	680b      	ldr	r3, [r1, #0]
 8004fce:	f023 0301 	bic.w	r3, r3, #1
 8004fd2:	600b      	str	r3, [r1, #0]
}
 8004fd4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004fd6:	2001      	movs	r0, #1
}
 8004fd8:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004fda:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8004fde:	4a2f      	ldr	r2, [pc, #188]	; (800509c <HAL_DMA_Abort_IT+0x18c>)
 8004fe0:	482f      	ldr	r0, [pc, #188]	; (80050a0 <HAL_DMA_Abort_IT+0x190>)
 8004fe2:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8004fe6:	4d2f      	ldr	r5, [pc, #188]	; (80050a4 <HAL_DMA_Abort_IT+0x194>)
 8004fe8:	42a1      	cmp	r1, r4
 8004fea:	bf18      	it	ne
 8004fec:	4291      	cmpne	r1, r2
 8004fee:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8004ff2:	bf0c      	ite	eq
 8004ff4:	2201      	moveq	r2, #1
 8004ff6:	2200      	movne	r2, #0
 8004ff8:	4281      	cmp	r1, r0
 8004ffa:	bf08      	it	eq
 8004ffc:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005000:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005002:	42a9      	cmp	r1, r5
 8005004:	bf08      	it	eq
 8005006:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800500a:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800500e:	3528      	adds	r5, #40	; 0x28
 8005010:	42a1      	cmp	r1, r4
 8005012:	bf08      	it	eq
 8005014:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005018:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800501a:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 800501c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800501e:	42a9      	cmp	r1, r5
 8005020:	bf08      	it	eq
 8005022:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8005026:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800502a:	42a1      	cmp	r1, r4
 800502c:	bf08      	it	eq
 800502e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8005032:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005034:	b912      	cbnz	r2, 800503c <HAL_DMA_Abort_IT+0x12c>
 8005036:	4a1c      	ldr	r2, [pc, #112]	; (80050a8 <HAL_DMA_Abort_IT+0x198>)
 8005038:	4291      	cmp	r1, r2
 800503a:	d117      	bne.n	800506c <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800503c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800503e:	2101      	movs	r1, #1
 8005040:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005042:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005044:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005048:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800504a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800504e:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005050:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005052:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8005054:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005058:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800505a:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800505c:	b132      	cbz	r2, 800506c <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800505e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005060:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8005062:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005064:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005068:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800506a:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 800506c:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 800506e:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 8005070:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8005072:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8005076:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 800507a:	b11a      	cbz	r2, 8005084 <HAL_DMA_Abort_IT+0x174>
 800507c:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 800507e:	4790      	blx	r2
  return HAL_OK;
 8005080:	4620      	mov	r0, r4
}
 8005082:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8005084:	4610      	mov	r0, r2
}
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	40020010 	.word	0x40020010
 800508c:	40020040 	.word	0x40020040
 8005090:	40020070 	.word	0x40020070
 8005094:	400200a0 	.word	0x400200a0
 8005098:	400204b8 	.word	0x400204b8
 800509c:	5802541c 	.word	0x5802541c
 80050a0:	58025430 	.word	0x58025430
 80050a4:	58025444 	.word	0x58025444
 80050a8:	58025494 	.word	0x58025494

080050ac <HAL_DMA_IRQHandler>:
{
 80050ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t timeout = SystemCoreClock / 9600U;
 80050b0:	49a4      	ldr	r1, [pc, #656]	; (8005344 <HAL_DMA_IRQHandler+0x298>)
{
 80050b2:	b085      	sub	sp, #20
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050b4:	4ea4      	ldr	r6, [pc, #656]	; (8005348 <HAL_DMA_IRQHandler+0x29c>)
  __IO uint32_t count = 0U;
 80050b6:	2400      	movs	r4, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050b8:	6803      	ldr	r3, [r0, #0]
 80050ba:	4aa4      	ldr	r2, [pc, #656]	; (800534c <HAL_DMA_IRQHandler+0x2a0>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050bc:	f8d0 8058 	ldr.w	r8, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80050c0:	6809      	ldr	r1, [r1, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050c2:	4293      	cmp	r3, r2
 80050c4:	bf18      	it	ne
 80050c6:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 80050c8:	9403      	str	r4, [sp, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80050ca:	9101      	str	r1, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050cc:	bf08      	it	eq
 80050ce:	2601      	moveq	r6, #1
  tmpisr_dma  = regs_dma->ISR;
 80050d0:	f8d8 5000 	ldr.w	r5, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050d4:	bf18      	it	ne
 80050d6:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 80050d8:	f8d8 1000 	ldr.w	r1, [r8]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80050dc:	d046      	beq.n	800516c <HAL_DMA_IRQHandler+0xc0>
 80050de:	3218      	adds	r2, #24
 80050e0:	4f9b      	ldr	r7, [pc, #620]	; (8005350 <HAL_DMA_IRQHandler+0x2a4>)
 80050e2:	4c9c      	ldr	r4, [pc, #624]	; (8005354 <HAL_DMA_IRQHandler+0x2a8>)
 80050e4:	42bb      	cmp	r3, r7
 80050e6:	bf18      	it	ne
 80050e8:	4293      	cmpne	r3, r2
 80050ea:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80050ee:	bf0c      	ite	eq
 80050f0:	2201      	moveq	r2, #1
 80050f2:	2200      	movne	r2, #0
 80050f4:	42a3      	cmp	r3, r4
 80050f6:	bf08      	it	eq
 80050f8:	f042 0201 	orreq.w	r2, r2, #1
 80050fc:	3430      	adds	r4, #48	; 0x30
 80050fe:	42bb      	cmp	r3, r7
 8005100:	bf08      	it	eq
 8005102:	f042 0201 	orreq.w	r2, r2, #1
 8005106:	3730      	adds	r7, #48	; 0x30
 8005108:	42a3      	cmp	r3, r4
 800510a:	bf08      	it	eq
 800510c:	f042 0201 	orreq.w	r2, r2, #1
 8005110:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8005114:	42bb      	cmp	r3, r7
 8005116:	bf08      	it	eq
 8005118:	f042 0201 	orreq.w	r2, r2, #1
 800511c:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8005120:	42a3      	cmp	r3, r4
 8005122:	bf08      	it	eq
 8005124:	f042 0201 	orreq.w	r2, r2, #1
 8005128:	3430      	adds	r4, #48	; 0x30
 800512a:	42bb      	cmp	r3, r7
 800512c:	bf08      	it	eq
 800512e:	f042 0201 	orreq.w	r2, r2, #1
 8005132:	3730      	adds	r7, #48	; 0x30
 8005134:	42a3      	cmp	r3, r4
 8005136:	bf08      	it	eq
 8005138:	f042 0201 	orreq.w	r2, r2, #1
 800513c:	3430      	adds	r4, #48	; 0x30
 800513e:	42bb      	cmp	r3, r7
 8005140:	bf08      	it	eq
 8005142:	f042 0201 	orreq.w	r2, r2, #1
 8005146:	3730      	adds	r7, #48	; 0x30
 8005148:	42a3      	cmp	r3, r4
 800514a:	bf08      	it	eq
 800514c:	f042 0201 	orreq.w	r2, r2, #1
 8005150:	3430      	adds	r4, #48	; 0x30
 8005152:	42bb      	cmp	r3, r7
 8005154:	bf08      	it	eq
 8005156:	f042 0201 	orreq.w	r2, r2, #1
 800515a:	42a3      	cmp	r3, r4
 800515c:	bf08      	it	eq
 800515e:	f042 0201 	orreq.w	r2, r2, #1
 8005162:	b91a      	cbnz	r2, 800516c <HAL_DMA_IRQHandler+0xc0>
 8005164:	4a7c      	ldr	r2, [pc, #496]	; (8005358 <HAL_DMA_IRQHandler+0x2ac>)
 8005166:	4293      	cmp	r3, r2
 8005168:	f040 81ef 	bne.w	800554a <HAL_DMA_IRQHandler+0x49e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800516c:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 800516e:	2208      	movs	r2, #8
 8005170:	f001 071f 	and.w	r7, r1, #31
 8005174:	40ba      	lsls	r2, r7
 8005176:	422a      	tst	r2, r5
 8005178:	f040 81d8 	bne.w	800552c <HAL_DMA_IRQHandler+0x480>
 800517c:	4604      	mov	r4, r0
 800517e:	f04f 0c04 	mov.w	ip, #4
 8005182:	2010      	movs	r0, #16
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005184:	fa25 f207 	lsr.w	r2, r5, r7
 8005188:	fa0c fc07 	lsl.w	ip, ip, r7
 800518c:	40b8      	lsls	r0, r7
 800518e:	07d2      	lsls	r2, r2, #31
 8005190:	ea05 090c 	and.w	r9, r5, ip
 8005194:	ea05 0e00 	and.w	lr, r5, r0
 8005198:	d560      	bpl.n	800525c <HAL_DMA_IRQHandler+0x1b0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800519a:	4a70      	ldr	r2, [pc, #448]	; (800535c <HAL_DMA_IRQHandler+0x2b0>)
 800519c:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 8005350 <HAL_DMA_IRQHandler+0x2a4>
 80051a0:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8005354 <HAL_DMA_IRQHandler+0x2a8>
 80051a4:	4293      	cmp	r3, r2
 80051a6:	bf18      	it	ne
 80051a8:	455b      	cmpne	r3, fp
 80051aa:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80051ae:	bf0c      	ite	eq
 80051b0:	2201      	moveq	r2, #1
 80051b2:	2200      	movne	r2, #0
 80051b4:	4553      	cmp	r3, sl
 80051b6:	bf08      	it	eq
 80051b8:	f042 0201 	orreq.w	r2, r2, #1
 80051bc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 80051c0:	455b      	cmp	r3, fp
 80051c2:	bf08      	it	eq
 80051c4:	f042 0201 	orreq.w	r2, r2, #1
 80051c8:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80051cc:	4553      	cmp	r3, sl
 80051ce:	bf08      	it	eq
 80051d0:	f042 0201 	orreq.w	r2, r2, #1
 80051d4:	f50a 7a5c 	add.w	sl, sl, #880	; 0x370
 80051d8:	455b      	cmp	r3, fp
 80051da:	bf08      	it	eq
 80051dc:	f042 0201 	orreq.w	r2, r2, #1
 80051e0:	f50b 7b5c 	add.w	fp, fp, #880	; 0x370
 80051e4:	4553      	cmp	r3, sl
 80051e6:	bf08      	it	eq
 80051e8:	f042 0201 	orreq.w	r2, r2, #1
 80051ec:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 80051f0:	455b      	cmp	r3, fp
 80051f2:	bf08      	it	eq
 80051f4:	f042 0201 	orreq.w	r2, r2, #1
 80051f8:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 80051fc:	4553      	cmp	r3, sl
 80051fe:	bf08      	it	eq
 8005200:	f042 0201 	orreq.w	r2, r2, #1
 8005204:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8005208:	455b      	cmp	r3, fp
 800520a:	bf08      	it	eq
 800520c:	f042 0201 	orreq.w	r2, r2, #1
 8005210:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8005214:	4553      	cmp	r3, sl
 8005216:	bf08      	it	eq
 8005218:	f042 0201 	orreq.w	r2, r2, #1
 800521c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 8005220:	455b      	cmp	r3, fp
 8005222:	bf08      	it	eq
 8005224:	f042 0201 	orreq.w	r2, r2, #1
 8005228:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 800522c:	4553      	cmp	r3, sl
 800522e:	bf08      	it	eq
 8005230:	f042 0201 	orreq.w	r2, r2, #1
 8005234:	455b      	cmp	r3, fp
 8005236:	bf08      	it	eq
 8005238:	f042 0201 	orreq.w	r2, r2, #1
 800523c:	b912      	cbnz	r2, 8005244 <HAL_DMA_IRQHandler+0x198>
 800523e:	2e00      	cmp	r6, #0
 8005240:	f000 8245 	beq.w	80056ce <HAL_DMA_IRQHandler+0x622>
 8005244:	695a      	ldr	r2, [r3, #20]
 8005246:	0612      	lsls	r2, r2, #24
 8005248:	d508      	bpl.n	800525c <HAL_DMA_IRQHandler+0x1b0>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800524a:	2201      	movs	r2, #1
 800524c:	fa02 f707 	lsl.w	r7, r2, r7
 8005250:	f8c8 7008 	str.w	r7, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005254:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005256:	f042 0202 	orr.w	r2, r2, #2
 800525a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800525c:	f1b9 0f00 	cmp.w	r9, #0
 8005260:	d055      	beq.n	800530e <HAL_DMA_IRQHandler+0x262>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005262:	2e00      	cmp	r6, #0
 8005264:	d14a      	bne.n	80052fc <HAL_DMA_IRQHandler+0x250>
 8005266:	4a3d      	ldr	r2, [pc, #244]	; (800535c <HAL_DMA_IRQHandler+0x2b0>)
 8005268:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8005350 <HAL_DMA_IRQHandler+0x2a4>
 800526c:	4f39      	ldr	r7, [pc, #228]	; (8005354 <HAL_DMA_IRQHandler+0x2a8>)
 800526e:	454b      	cmp	r3, r9
 8005270:	bf18      	it	ne
 8005272:	4293      	cmpne	r3, r2
 8005274:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005278:	bf0c      	ite	eq
 800527a:	2201      	moveq	r2, #1
 800527c:	2200      	movne	r2, #0
 800527e:	42bb      	cmp	r3, r7
 8005280:	bf08      	it	eq
 8005282:	f042 0201 	orreq.w	r2, r2, #1
 8005286:	3730      	adds	r7, #48	; 0x30
 8005288:	454b      	cmp	r3, r9
 800528a:	bf08      	it	eq
 800528c:	f042 0201 	orreq.w	r2, r2, #1
 8005290:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005294:	42bb      	cmp	r3, r7
 8005296:	bf08      	it	eq
 8005298:	f042 0201 	orreq.w	r2, r2, #1
 800529c:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80052a0:	454b      	cmp	r3, r9
 80052a2:	bf08      	it	eq
 80052a4:	f042 0201 	orreq.w	r2, r2, #1
 80052a8:	f509 795c 	add.w	r9, r9, #880	; 0x370
 80052ac:	42bb      	cmp	r3, r7
 80052ae:	bf08      	it	eq
 80052b0:	f042 0201 	orreq.w	r2, r2, #1
 80052b4:	3730      	adds	r7, #48	; 0x30
 80052b6:	454b      	cmp	r3, r9
 80052b8:	bf08      	it	eq
 80052ba:	f042 0201 	orreq.w	r2, r2, #1
 80052be:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80052c2:	42bb      	cmp	r3, r7
 80052c4:	bf08      	it	eq
 80052c6:	f042 0201 	orreq.w	r2, r2, #1
 80052ca:	3730      	adds	r7, #48	; 0x30
 80052cc:	454b      	cmp	r3, r9
 80052ce:	bf08      	it	eq
 80052d0:	f042 0201 	orreq.w	r2, r2, #1
 80052d4:	f109 0930 	add.w	r9, r9, #48	; 0x30
 80052d8:	42bb      	cmp	r3, r7
 80052da:	bf08      	it	eq
 80052dc:	f042 0201 	orreq.w	r2, r2, #1
 80052e0:	3730      	adds	r7, #48	; 0x30
 80052e2:	454b      	cmp	r3, r9
 80052e4:	bf08      	it	eq
 80052e6:	f042 0201 	orreq.w	r2, r2, #1
 80052ea:	42bb      	cmp	r3, r7
 80052ec:	bf08      	it	eq
 80052ee:	f042 0201 	orreq.w	r2, r2, #1
 80052f2:	b91a      	cbnz	r2, 80052fc <HAL_DMA_IRQHandler+0x250>
 80052f4:	4a18      	ldr	r2, [pc, #96]	; (8005358 <HAL_DMA_IRQHandler+0x2ac>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	f040 81b4 	bne.w	8005664 <HAL_DMA_IRQHandler+0x5b8>
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	0792      	lsls	r2, r2, #30
 8005300:	d505      	bpl.n	800530e <HAL_DMA_IRQHandler+0x262>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005302:	f8c8 c008 	str.w	ip, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005306:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005308:	f042 0204 	orr.w	r2, r2, #4
 800530c:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800530e:	f1be 0f00 	cmp.w	lr, #0
 8005312:	d06d      	beq.n	80053f0 <HAL_DMA_IRQHandler+0x344>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005314:	2e00      	cmp	r6, #0
 8005316:	d155      	bne.n	80053c4 <HAL_DMA_IRQHandler+0x318>
 8005318:	4a10      	ldr	r2, [pc, #64]	; (800535c <HAL_DMA_IRQHandler+0x2b0>)
 800531a:	4f0d      	ldr	r7, [pc, #52]	; (8005350 <HAL_DMA_IRQHandler+0x2a4>)
 800531c:	4e0d      	ldr	r6, [pc, #52]	; (8005354 <HAL_DMA_IRQHandler+0x2a8>)
 800531e:	42bb      	cmp	r3, r7
 8005320:	bf18      	it	ne
 8005322:	4293      	cmpne	r3, r2
 8005324:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8005328:	bf0c      	ite	eq
 800532a:	2201      	moveq	r2, #1
 800532c:	2200      	movne	r2, #0
 800532e:	42b3      	cmp	r3, r6
 8005330:	bf08      	it	eq
 8005332:	f042 0201 	orreq.w	r2, r2, #1
 8005336:	3630      	adds	r6, #48	; 0x30
 8005338:	42bb      	cmp	r3, r7
 800533a:	bf08      	it	eq
 800533c:	f042 0201 	orreq.w	r2, r2, #1
 8005340:	3730      	adds	r7, #48	; 0x30
 8005342:	e00d      	b.n	8005360 <HAL_DMA_IRQHandler+0x2b4>
 8005344:	240001f4 	.word	0x240001f4
 8005348:	40020010 	.word	0x40020010
 800534c:	40020028 	.word	0x40020028
 8005350:	40020058 	.word	0x40020058
 8005354:	40020070 	.word	0x40020070
 8005358:	400204b8 	.word	0x400204b8
 800535c:	40020040 	.word	0x40020040
 8005360:	42b3      	cmp	r3, r6
 8005362:	bf08      	it	eq
 8005364:	f042 0201 	orreq.w	r2, r2, #1
 8005368:	f506 765c 	add.w	r6, r6, #880	; 0x370
 800536c:	42bb      	cmp	r3, r7
 800536e:	bf08      	it	eq
 8005370:	f042 0201 	orreq.w	r2, r2, #1
 8005374:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8005378:	42b3      	cmp	r3, r6
 800537a:	bf08      	it	eq
 800537c:	f042 0201 	orreq.w	r2, r2, #1
 8005380:	3630      	adds	r6, #48	; 0x30
 8005382:	42bb      	cmp	r3, r7
 8005384:	bf08      	it	eq
 8005386:	f042 0201 	orreq.w	r2, r2, #1
 800538a:	3730      	adds	r7, #48	; 0x30
 800538c:	42b3      	cmp	r3, r6
 800538e:	bf08      	it	eq
 8005390:	f042 0201 	orreq.w	r2, r2, #1
 8005394:	3630      	adds	r6, #48	; 0x30
 8005396:	42bb      	cmp	r3, r7
 8005398:	bf08      	it	eq
 800539a:	f042 0201 	orreq.w	r2, r2, #1
 800539e:	3730      	adds	r7, #48	; 0x30
 80053a0:	42b3      	cmp	r3, r6
 80053a2:	bf08      	it	eq
 80053a4:	f042 0201 	orreq.w	r2, r2, #1
 80053a8:	3630      	adds	r6, #48	; 0x30
 80053aa:	42bb      	cmp	r3, r7
 80053ac:	bf08      	it	eq
 80053ae:	f042 0201 	orreq.w	r2, r2, #1
 80053b2:	42b3      	cmp	r3, r6
 80053b4:	bf08      	it	eq
 80053b6:	f042 0201 	orreq.w	r2, r2, #1
 80053ba:	b91a      	cbnz	r2, 80053c4 <HAL_DMA_IRQHandler+0x318>
 80053bc:	4aa0      	ldr	r2, [pc, #640]	; (8005640 <HAL_DMA_IRQHandler+0x594>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	f040 813a 	bne.w	8005638 <HAL_DMA_IRQHandler+0x58c>
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80053ca:	b18a      	cbz	r2, 80053f0 <HAL_DMA_IRQHandler+0x344>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80053cc:	f8c8 0008 	str.w	r0, [r8, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	0357      	lsls	r7, r2, #13
 80053d4:	f100 80f7 	bmi.w	80055c6 <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	05d0      	lsls	r0, r2, #23
 80053dc:	d403      	bmi.n	80053e6 <HAL_DMA_IRQHandler+0x33a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	f022 0208 	bic.w	r2, r2, #8
 80053e4:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80053e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053e8:	b113      	cbz	r3, 80053f0 <HAL_DMA_IRQHandler+0x344>
            hdma->XferHalfCpltCallback(hdma);
 80053ea:	4620      	mov	r0, r4
 80053ec:	4798      	blx	r3
 80053ee:	6de1      	ldr	r1, [r4, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80053f0:	f001 011f 	and.w	r1, r1, #31
 80053f4:	2220      	movs	r2, #32
 80053f6:	408a      	lsls	r2, r1
 80053f8:	422a      	tst	r2, r5
 80053fa:	d069      	beq.n	80054d0 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	4b91      	ldr	r3, [pc, #580]	; (8005644 <HAL_DMA_IRQHandler+0x598>)
 8005400:	4e91      	ldr	r6, [pc, #580]	; (8005648 <HAL_DMA_IRQHandler+0x59c>)
 8005402:	4d92      	ldr	r5, [pc, #584]	; (800564c <HAL_DMA_IRQHandler+0x5a0>)
 8005404:	42b0      	cmp	r0, r6
 8005406:	bf18      	it	ne
 8005408:	4298      	cmpne	r0, r3
 800540a:	f106 0630 	add.w	r6, r6, #48	; 0x30
 800540e:	bf0c      	ite	eq
 8005410:	2301      	moveq	r3, #1
 8005412:	2300      	movne	r3, #0
 8005414:	42a8      	cmp	r0, r5
 8005416:	bf08      	it	eq
 8005418:	f043 0301 	orreq.w	r3, r3, #1
 800541c:	3530      	adds	r5, #48	; 0x30
 800541e:	42b0      	cmp	r0, r6
 8005420:	bf08      	it	eq
 8005422:	f043 0301 	orreq.w	r3, r3, #1
 8005426:	3630      	adds	r6, #48	; 0x30
 8005428:	42a8      	cmp	r0, r5
 800542a:	bf08      	it	eq
 800542c:	f043 0301 	orreq.w	r3, r3, #1
 8005430:	3530      	adds	r5, #48	; 0x30
 8005432:	42b0      	cmp	r0, r6
 8005434:	bf08      	it	eq
 8005436:	f043 0301 	orreq.w	r3, r3, #1
 800543a:	3630      	adds	r6, #48	; 0x30
 800543c:	42a8      	cmp	r0, r5
 800543e:	bf08      	it	eq
 8005440:	f043 0301 	orreq.w	r3, r3, #1
 8005444:	f505 755c 	add.w	r5, r5, #880	; 0x370
 8005448:	42b0      	cmp	r0, r6
 800544a:	bf08      	it	eq
 800544c:	f043 0301 	orreq.w	r3, r3, #1
 8005450:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8005454:	42a8      	cmp	r0, r5
 8005456:	bf08      	it	eq
 8005458:	f043 0301 	orreq.w	r3, r3, #1
 800545c:	3530      	adds	r5, #48	; 0x30
 800545e:	42b0      	cmp	r0, r6
 8005460:	bf08      	it	eq
 8005462:	f043 0301 	orreq.w	r3, r3, #1
 8005466:	3630      	adds	r6, #48	; 0x30
 8005468:	42a8      	cmp	r0, r5
 800546a:	bf08      	it	eq
 800546c:	f043 0301 	orreq.w	r3, r3, #1
 8005470:	3530      	adds	r5, #48	; 0x30
 8005472:	42b0      	cmp	r0, r6
 8005474:	bf08      	it	eq
 8005476:	f043 0301 	orreq.w	r3, r3, #1
 800547a:	3630      	adds	r6, #48	; 0x30
 800547c:	42a8      	cmp	r0, r5
 800547e:	bf08      	it	eq
 8005480:	f043 0301 	orreq.w	r3, r3, #1
 8005484:	3530      	adds	r5, #48	; 0x30
 8005486:	42b0      	cmp	r0, r6
 8005488:	bf08      	it	eq
 800548a:	f043 0301 	orreq.w	r3, r3, #1
 800548e:	42a8      	cmp	r0, r5
 8005490:	bf08      	it	eq
 8005492:	f043 0301 	orreq.w	r3, r3, #1
 8005496:	b91b      	cbnz	r3, 80054a0 <HAL_DMA_IRQHandler+0x3f4>
 8005498:	4b69      	ldr	r3, [pc, #420]	; (8005640 <HAL_DMA_IRQHandler+0x594>)
 800549a:	4298      	cmp	r0, r3
 800549c:	f040 8121 	bne.w	80056e2 <HAL_DMA_IRQHandler+0x636>
 80054a0:	6803      	ldr	r3, [r0, #0]
 80054a2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80054a6:	b19b      	cbz	r3, 80054d0 <HAL_DMA_IRQHandler+0x424>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80054a8:	f8c8 2008 	str.w	r2, [r8, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80054ac:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80054b0:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054b2:	6803      	ldr	r3, [r0, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80054b4:	f000 8090 	beq.w	80055d8 <HAL_DMA_IRQHandler+0x52c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80054b8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80054bc:	6803      	ldr	r3, [r0, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80054be:	f000 80a8 	beq.w	8005612 <HAL_DMA_IRQHandler+0x566>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80054c2:	0319      	lsls	r1, r3, #12
 80054c4:	f140 80b3 	bpl.w	800562e <HAL_DMA_IRQHandler+0x582>
          if(hdma->XferCpltCallback != NULL)
 80054c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80054ca:	b10b      	cbz	r3, 80054d0 <HAL_DMA_IRQHandler+0x424>
            hdma->XferCpltCallback(hdma);
 80054cc:	4620      	mov	r0, r4
 80054ce:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80054d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d074      	beq.n	80055c0 <HAL_DMA_IRQHandler+0x514>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80054d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80054d8:	07da      	lsls	r2, r3, #31
 80054da:	d51f      	bpl.n	800551c <HAL_DMA_IRQHandler+0x470>
        __HAL_DMA_DISABLE(hdma);
 80054dc:	6822      	ldr	r2, [r4, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 80054de:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 80054e0:	495b      	ldr	r1, [pc, #364]	; (8005650 <HAL_DMA_IRQHandler+0x5a4>)
        hdma->State = HAL_DMA_STATE_ABORT;
 80054e2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 80054e6:	6813      	ldr	r3, [r2, #0]
 80054e8:	f023 0301 	bic.w	r3, r3, #1
 80054ec:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80054ee:	9b01      	ldr	r3, [sp, #4]
 80054f0:	fba1 3103 	umull	r3, r1, r1, r3
 80054f4:	0a89      	lsrs	r1, r1, #10
 80054f6:	e002      	b.n	80054fe <HAL_DMA_IRQHandler+0x452>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80054f8:	6813      	ldr	r3, [r2, #0]
 80054fa:	07db      	lsls	r3, r3, #31
 80054fc:	d504      	bpl.n	8005508 <HAL_DMA_IRQHandler+0x45c>
          if (++count > timeout)
 80054fe:	9b03      	ldr	r3, [sp, #12]
 8005500:	3301      	adds	r3, #1
 8005502:	428b      	cmp	r3, r1
 8005504:	9303      	str	r3, [sp, #12]
 8005506:	d9f7      	bls.n	80054f8 <HAL_DMA_IRQHandler+0x44c>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005508:	6813      	ldr	r3, [r2, #0]
        __HAL_UNLOCK(hdma);
 800550a:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800550c:	07df      	lsls	r7, r3, #31
        __HAL_UNLOCK(hdma);
 800550e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8005512:	bf4c      	ite	mi
 8005514:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8005516:	2301      	movpl	r3, #1
 8005518:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 800551c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800551e:	2b00      	cmp	r3, #0
 8005520:	d04e      	beq.n	80055c0 <HAL_DMA_IRQHandler+0x514>
        hdma->XferErrorCallback(hdma);
 8005522:	4620      	mov	r0, r4
}
 8005524:	b005      	add	sp, #20
 8005526:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        hdma->XferErrorCallback(hdma);
 800552a:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800552c:	681c      	ldr	r4, [r3, #0]
 800552e:	0764      	lsls	r4, r4, #29
 8005530:	f57f ae24 	bpl.w	800517c <HAL_DMA_IRQHandler+0xd0>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005534:	681c      	ldr	r4, [r3, #0]
 8005536:	f024 0404 	bic.w	r4, r4, #4
 800553a:	601c      	str	r4, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800553c:	f8c8 2008 	str.w	r2, [r8, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005540:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005542:	f042 0201 	orr.w	r2, r2, #1
 8005546:	6542      	str	r2, [r0, #84]	; 0x54
 8005548:	e618      	b.n	800517c <HAL_DMA_IRQHandler+0xd0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800554a:	4a42      	ldr	r2, [pc, #264]	; (8005654 <HAL_DMA_IRQHandler+0x5a8>)
 800554c:	4d42      	ldr	r5, [pc, #264]	; (8005658 <HAL_DMA_IRQHandler+0x5ac>)
 800554e:	4c43      	ldr	r4, [pc, #268]	; (800565c <HAL_DMA_IRQHandler+0x5b0>)
 8005550:	42ab      	cmp	r3, r5
 8005552:	bf18      	it	ne
 8005554:	4293      	cmpne	r3, r2
 8005556:	f105 0528 	add.w	r5, r5, #40	; 0x28
 800555a:	bf0c      	ite	eq
 800555c:	2201      	moveq	r2, #1
 800555e:	2200      	movne	r2, #0
 8005560:	42a3      	cmp	r3, r4
 8005562:	bf08      	it	eq
 8005564:	f042 0201 	orreq.w	r2, r2, #1
 8005568:	3428      	adds	r4, #40	; 0x28
 800556a:	42ab      	cmp	r3, r5
 800556c:	bf08      	it	eq
 800556e:	f042 0201 	orreq.w	r2, r2, #1
 8005572:	3528      	adds	r5, #40	; 0x28
 8005574:	42a3      	cmp	r3, r4
 8005576:	bf08      	it	eq
 8005578:	f042 0201 	orreq.w	r2, r2, #1
 800557c:	3428      	adds	r4, #40	; 0x28
 800557e:	42ab      	cmp	r3, r5
 8005580:	bf08      	it	eq
 8005582:	f042 0201 	orreq.w	r2, r2, #1
 8005586:	42a3      	cmp	r3, r4
 8005588:	bf08      	it	eq
 800558a:	f042 0201 	orreq.w	r2, r2, #1
 800558e:	b912      	cbnz	r2, 8005596 <HAL_DMA_IRQHandler+0x4ea>
 8005590:	4a33      	ldr	r2, [pc, #204]	; (8005660 <HAL_DMA_IRQHandler+0x5b4>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d114      	bne.n	80055c0 <HAL_DMA_IRQHandler+0x514>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005596:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8005598:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800559a:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800559c:	f004 041f 	and.w	r4, r4, #31
 80055a0:	40a5      	lsls	r5, r4
 80055a2:	420d      	tst	r5, r1
 80055a4:	d068      	beq.n	8005678 <HAL_DMA_IRQHandler+0x5cc>
 80055a6:	0756      	lsls	r6, r2, #29
 80055a8:	d566      	bpl.n	8005678 <HAL_DMA_IRQHandler+0x5cc>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055aa:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80055ac:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055b0:	f140 80ac 	bpl.w	800570c <HAL_DMA_IRQHandler+0x660>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80055b4:	03d3      	lsls	r3, r2, #15
 80055b6:	f100 80af 	bmi.w	8005718 <HAL_DMA_IRQHandler+0x66c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80055ba:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1b1      	bne.n	8005524 <HAL_DMA_IRQHandler+0x478>
}
 80055c0:	b005      	add	sp, #20
 80055c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	031e      	lsls	r6, r3, #12
 80055ca:	f57f af0c 	bpl.w	80053e6 <HAL_DMA_IRQHandler+0x33a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80055ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f47f af0a 	bne.w	80053ea <HAL_DMA_IRQHandler+0x33e>
 80055d6:	e70b      	b.n	80053f0 <HAL_DMA_IRQHandler+0x344>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055d8:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055de:	6003      	str	r3, [r0, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80055e0:	6943      	ldr	r3, [r0, #20]
 80055e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055e6:	6143      	str	r3, [r0, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055e8:	2a00      	cmp	r2, #0
 80055ea:	d041      	beq.n	8005670 <HAL_DMA_IRQHandler+0x5c4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80055ec:	6803      	ldr	r3, [r0, #0]
 80055ee:	f023 0308 	bic.w	r3, r3, #8
 80055f2:	6003      	str	r3, [r0, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80055f4:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 80055f6:	2000      	movs	r0, #0
          hdma->State = HAL_DMA_STATE_READY;
 80055f8:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80055fa:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 80055fe:	6d23      	ldr	r3, [r4, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005600:	f8c8 1008 	str.w	r1, [r8, #8]
          __HAL_UNLOCK(hdma);
 8005604:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8005608:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 800560c:	2b00      	cmp	r3, #0
 800560e:	d188      	bne.n	8005522 <HAL_DMA_IRQHandler+0x476>
 8005610:	e7d6      	b.n	80055c0 <HAL_DMA_IRQHandler+0x514>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005612:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8005616:	f47f af57 	bne.w	80054c8 <HAL_DMA_IRQHandler+0x41c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800561a:	6802      	ldr	r2, [r0, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800561c:	2101      	movs	r1, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800561e:	f022 0210 	bic.w	r2, r2, #16
 8005622:	6002      	str	r2, [r0, #0]
            __HAL_UNLOCK(hdma);
 8005624:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8005628:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
 800562c:	e74c      	b.n	80054c8 <HAL_DMA_IRQHandler+0x41c>
            if(hdma->XferM1CpltCallback != NULL)
 800562e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005630:	2b00      	cmp	r3, #0
 8005632:	f47f af4b 	bne.w	80054cc <HAL_DMA_IRQHandler+0x420>
 8005636:	e74b      	b.n	80054d0 <HAL_DMA_IRQHandler+0x424>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800563e:	e6c4      	b.n	80053ca <HAL_DMA_IRQHandler+0x31e>
 8005640:	400204b8 	.word	0x400204b8
 8005644:	40020010 	.word	0x40020010
 8005648:	40020028 	.word	0x40020028
 800564c:	40020040 	.word	0x40020040
 8005650:	1b4e81b5 	.word	0x1b4e81b5
 8005654:	58025408 	.word	0x58025408
 8005658:	5802541c 	.word	0x5802541c
 800565c:	58025430 	.word	0x58025430
 8005660:	58025494 	.word	0x58025494
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005664:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005666:	f1be 0f00 	cmp.w	lr, #0
 800566a:	f43f aec1 	beq.w	80053f0 <HAL_DMA_IRQHandler+0x344>
 800566e:	e653      	b.n	8005318 <HAL_DMA_IRQHandler+0x26c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005670:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1ba      	bne.n	80055ec <HAL_DMA_IRQHandler+0x540>
 8005676:	e7bd      	b.n	80055f4 <HAL_DMA_IRQHandler+0x548>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005678:	2502      	movs	r5, #2
 800567a:	40a5      	lsls	r5, r4
 800567c:	420d      	tst	r5, r1
 800567e:	d00c      	beq.n	800569a <HAL_DMA_IRQHandler+0x5ee>
 8005680:	0796      	lsls	r6, r2, #30
 8005682:	d50a      	bpl.n	800569a <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005684:	0414      	lsls	r4, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005686:	f8c8 5004 	str.w	r5, [r8, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800568a:	d52e      	bpl.n	80056ea <HAL_DMA_IRQHandler+0x63e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800568c:	03d1      	lsls	r1, r2, #15
 800568e:	d438      	bmi.n	8005702 <HAL_DMA_IRQHandler+0x656>
          if(hdma->XferM1CpltCallback != NULL)
 8005690:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005692:	2b00      	cmp	r3, #0
 8005694:	f47f af46 	bne.w	8005524 <HAL_DMA_IRQHandler+0x478>
 8005698:	e792      	b.n	80055c0 <HAL_DMA_IRQHandler+0x514>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800569a:	2508      	movs	r5, #8
 800569c:	40a5      	lsls	r5, r4
 800569e:	420d      	tst	r5, r1
 80056a0:	d08e      	beq.n	80055c0 <HAL_DMA_IRQHandler+0x514>
 80056a2:	0712      	lsls	r2, r2, #28
 80056a4:	d58c      	bpl.n	80055c0 <HAL_DMA_IRQHandler+0x514>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056a6:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056a8:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80056aa:	2500      	movs	r5, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056ac:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056b0:	fa02 f404 	lsl.w	r4, r2, r4
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056b4:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 80056b6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80056b8:	f8c8 4004 	str.w	r4, [r8, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80056bc:	6542      	str	r2, [r0, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 80056be:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80056c2:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f47f af2c 	bne.w	8005524 <HAL_DMA_IRQHandler+0x478>
 80056cc:	e778      	b.n	80055c0 <HAL_DMA_IRQHandler+0x514>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80056ce:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056d0:	f1b9 0f00 	cmp.w	r9, #0
 80056d4:	f47f adc7 	bne.w	8005266 <HAL_DMA_IRQHandler+0x1ba>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056d8:	f1be 0f00 	cmp.w	lr, #0
 80056dc:	f43f ae88 	beq.w	80053f0 <HAL_DMA_IRQHandler+0x344>
 80056e0:	e618      	b.n	8005314 <HAL_DMA_IRQHandler+0x268>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80056e2:	6803      	ldr	r3, [r0, #0]
 80056e4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80056e8:	e6dd      	b.n	80054a6 <HAL_DMA_IRQHandler+0x3fa>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80056ea:	f012 0220 	ands.w	r2, r2, #32
 80056ee:	d108      	bne.n	8005702 <HAL_DMA_IRQHandler+0x656>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056f0:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80056f2:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056f4:	f021 010a 	bic.w	r1, r1, #10
 80056f8:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 80056fa:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80056fe:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8005702:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005704:	2b00      	cmp	r3, #0
 8005706:	f47f af0d 	bne.w	8005524 <HAL_DMA_IRQHandler+0x478>
 800570a:	e759      	b.n	80055c0 <HAL_DMA_IRQHandler+0x514>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800570c:	0697      	lsls	r7, r2, #26
 800570e:	d403      	bmi.n	8005718 <HAL_DMA_IRQHandler+0x66c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	f022 0204 	bic.w	r2, r2, #4
 8005716:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8005718:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800571a:	2b00      	cmp	r3, #0
 800571c:	f47f af02 	bne.w	8005524 <HAL_DMA_IRQHandler+0x478>
 8005720:	e74e      	b.n	80055c0 <HAL_DMA_IRQHandler+0x514>
 8005722:	bf00      	nop

08005724 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005728:	468e      	mov	lr, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800572a:	6809      	ldr	r1, [r1, #0]
{
 800572c:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800572e:	2900      	cmp	r1, #0
 8005730:	f000 80cd 	beq.w	80058ce <HAL_GPIO_Init+0x1aa>
  uint32_t position = 0x00U;
 8005734:	2600      	movs	r6, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005736:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800594c <HAL_GPIO_Init+0x228>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800573a:	2301      	movs	r3, #1
 800573c:	40b3      	lsls	r3, r6
    if (iocurrent != 0x00U)
 800573e:	ea13 0501 	ands.w	r5, r3, r1
 8005742:	f000 80bf 	beq.w	80058c4 <HAL_GPIO_Init+0x1a0>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005746:	f8de 2004 	ldr.w	r2, [lr, #4]
 800574a:	0077      	lsls	r7, r6, #1
 800574c:	f04f 0c03 	mov.w	ip, #3
 8005750:	f022 0910 	bic.w	r9, r2, #16
 8005754:	fa0c fc07 	lsl.w	ip, ip, r7
 8005758:	f109 34ff 	add.w	r4, r9, #4294967295
 800575c:	ea6f 0c0c 	mvn.w	ip, ip
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005760:	2c01      	cmp	r4, #1
 8005762:	d812      	bhi.n	800578a <HAL_GPIO_Init+0x66>
        temp = GPIOx->OSPEEDR;
 8005764:	6884      	ldr	r4, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005766:	f3c2 1a00 	ubfx	sl, r2, #4, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800576a:	ea04 0b0c 	and.w	fp, r4, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 800576e:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005772:	fa0a fa06 	lsl.w	sl, sl, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005776:	40bc      	lsls	r4, r7
 8005778:	ea44 040b 	orr.w	r4, r4, fp
        GPIOx->OSPEEDR = temp;
 800577c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800577e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005780:	ea24 0303 	bic.w	r3, r4, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005784:	ea4a 0303 	orr.w	r3, sl, r3
        GPIOx->OTYPER = temp;
 8005788:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 800578a:	68c3      	ldr	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800578c:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005790:	f8de 4008 	ldr.w	r4, [lr, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005794:	ea03 030c 	and.w	r3, r3, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005798:	fa04 f407 	lsl.w	r4, r4, r7
 800579c:	ea44 0403 	orr.w	r4, r4, r3
      GPIOx->PUPDR = temp;
 80057a0:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80057a2:	d115      	bne.n	80057d0 <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3U];
 80057a4:	08f3      	lsrs	r3, r6, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057a6:	f006 0907 	and.w	r9, r6, #7
 80057aa:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057ae:	f8de 4010 	ldr.w	r4, [lr, #16]
 80057b2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057b6:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 80057ba:	f8d3 a020 	ldr.w	sl, [r3, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057be:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057c2:	fa04 f409 	lsl.w	r4, r4, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057c6:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057ca:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 80057ce:	621c      	str	r4, [r3, #32]
      temp = GPIOx->MODER;
 80057d0:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057d2:	f002 0303 	and.w	r3, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057d6:	ea04 0c0c 	and.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057da:	40bb      	lsls	r3, r7
 80057dc:	ea43 030c 	orr.w	r3, r3, ip
      GPIOx->MODER = temp;
 80057e0:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80057e2:	00d3      	lsls	r3, r2, #3
 80057e4:	d56e      	bpl.n	80058c4 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057e6:	4b53      	ldr	r3, [pc, #332]	; (8005934 <HAL_GPIO_Init+0x210>)
 80057e8:	f026 0903 	bic.w	r9, r6, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057ec:	240f      	movs	r4, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057ee:	f8d3 70f4 	ldr.w	r7, [r3, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057f2:	f006 0303 	and.w	r3, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057f6:	f047 0c02 	orr.w	ip, r7, #2
 80057fa:	4f4f      	ldr	r7, [pc, #316]	; (8005938 <HAL_GPIO_Init+0x214>)
 80057fc:	444f      	add	r7, r9
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057fe:	ea4f 0983 	mov.w	r9, r3, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005802:	4b4c      	ldr	r3, [pc, #304]	; (8005934 <HAL_GPIO_Init+0x210>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005804:	fa04 f409 	lsl.w	r4, r4, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005808:	f8c3 c0f4 	str.w	ip, [r3, #244]	; 0xf4
 800580c:	f8d3 c0f4 	ldr.w	ip, [r3, #244]	; 0xf4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005810:	f5a3 4388 	sub.w	r3, r3, #17408	; 0x4400
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005814:	f00c 0c02 	and.w	ip, ip, #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005818:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800581a:	f8cd c004 	str.w	ip, [sp, #4]
 800581e:	f8dd c004 	ldr.w	ip, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005822:	f8d7 c008 	ldr.w	ip, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005826:	ea2c 0404 	bic.w	r4, ip, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800582a:	d026      	beq.n	800587a <HAL_GPIO_Init+0x156>
 800582c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005830:	4298      	cmp	r0, r3
 8005832:	d055      	beq.n	80058e0 <HAL_GPIO_Init+0x1bc>
 8005834:	4b41      	ldr	r3, [pc, #260]	; (800593c <HAL_GPIO_Init+0x218>)
 8005836:	4298      	cmp	r0, r3
 8005838:	d04c      	beq.n	80058d4 <HAL_GPIO_Init+0x1b0>
 800583a:	4b41      	ldr	r3, [pc, #260]	; (8005940 <HAL_GPIO_Init+0x21c>)
 800583c:	4298      	cmp	r0, r3
 800583e:	d05b      	beq.n	80058f8 <HAL_GPIO_Init+0x1d4>
 8005840:	4b40      	ldr	r3, [pc, #256]	; (8005944 <HAL_GPIO_Init+0x220>)
 8005842:	4298      	cmp	r0, r3
 8005844:	d05e      	beq.n	8005904 <HAL_GPIO_Init+0x1e0>
 8005846:	4b40      	ldr	r3, [pc, #256]	; (8005948 <HAL_GPIO_Init+0x224>)
 8005848:	4298      	cmp	r0, r3
 800584a:	d04f      	beq.n	80058ec <HAL_GPIO_Init+0x1c8>
 800584c:	f8df c100 	ldr.w	ip, [pc, #256]	; 8005950 <HAL_GPIO_Init+0x22c>
 8005850:	4560      	cmp	r0, ip
 8005852:	d05d      	beq.n	8005910 <HAL_GPIO_Init+0x1ec>
 8005854:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 8005954 <HAL_GPIO_Init+0x230>
 8005858:	4560      	cmp	r0, ip
 800585a:	d05f      	beq.n	800591c <HAL_GPIO_Init+0x1f8>
 800585c:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8005958 <HAL_GPIO_Init+0x234>
 8005860:	4560      	cmp	r0, ip
 8005862:	d061      	beq.n	8005928 <HAL_GPIO_Init+0x204>
 8005864:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 800595c <HAL_GPIO_Init+0x238>
 8005868:	4560      	cmp	r0, ip
 800586a:	bf0c      	ite	eq
 800586c:	f04f 0c09 	moveq.w	ip, #9
 8005870:	f04f 0c0a 	movne.w	ip, #10
 8005874:	fa0c f309 	lsl.w	r3, ip, r9
 8005878:	431c      	orrs	r4, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 800587a:	60bc      	str	r4, [r7, #8]
        temp &= ~(iocurrent);
 800587c:	43ec      	mvns	r4, r5
        temp = EXTI_CurrentCPU->IMR1;
 800587e:	f8d8 3000 	ldr.w	r3, [r8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005882:	03d7      	lsls	r7, r2, #15
        {
          temp |= iocurrent;
 8005884:	bf4c      	ite	mi
 8005886:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 8005888:	4023      	andpl	r3, r4
        }
        EXTI_CurrentCPU->IMR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800588a:	0397      	lsls	r7, r2, #14
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800588c:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_CurrentCPU->IMR1 = temp;
 8005890:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI_CurrentCPU->EMR1;
 8005894:	f8d8 3004 	ldr.w	r3, [r8, #4]
          temp |= iocurrent;
 8005898:	bf4c      	ite	mi
 800589a:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 800589c:	4023      	andpl	r3, r4
        EXTI_CurrentCPU->EMR1 = temp;
 800589e:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR1;
 80058a2:	683b      	ldr	r3, [r7, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80058a4:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80058a6:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
          temp |= iocurrent;
 80058aa:	bf4c      	ite	mi
 80058ac:	432b      	orrmi	r3, r5
        temp &= ~(iocurrent);
 80058ae:	4023      	andpl	r3, r4

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058b0:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80058b2:	603b      	str	r3, [r7, #0]
        temp = EXTI->FTSR1;
 80058b4:	687b      	ldr	r3, [r7, #4]
        temp &= ~(iocurrent);
 80058b6:	bf54      	ite	pl
 80058b8:	ea04 0503 	andpl.w	r5, r4, r3
        {
          temp |= iocurrent;
 80058bc:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR1 = temp;
 80058be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058c2:	605d      	str	r5, [r3, #4]
      }
    }

    position++;
 80058c4:	3601      	adds	r6, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80058c6:	fa31 f306 	lsrs.w	r3, r1, r6
 80058ca:	f47f af36 	bne.w	800573a <HAL_GPIO_Init+0x16>
  }
}
 80058ce:	b003      	add	sp, #12
 80058d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d4:	f04f 0c02 	mov.w	ip, #2
 80058d8:	fa0c f309 	lsl.w	r3, ip, r9
 80058dc:	431c      	orrs	r4, r3
 80058de:	e7cc      	b.n	800587a <HAL_GPIO_Init+0x156>
 80058e0:	f04f 0c01 	mov.w	ip, #1
 80058e4:	fa0c f309 	lsl.w	r3, ip, r9
 80058e8:	431c      	orrs	r4, r3
 80058ea:	e7c6      	b.n	800587a <HAL_GPIO_Init+0x156>
 80058ec:	f04f 0c05 	mov.w	ip, #5
 80058f0:	fa0c f309 	lsl.w	r3, ip, r9
 80058f4:	431c      	orrs	r4, r3
 80058f6:	e7c0      	b.n	800587a <HAL_GPIO_Init+0x156>
 80058f8:	f04f 0c03 	mov.w	ip, #3
 80058fc:	fa0c f309 	lsl.w	r3, ip, r9
 8005900:	431c      	orrs	r4, r3
 8005902:	e7ba      	b.n	800587a <HAL_GPIO_Init+0x156>
 8005904:	f04f 0c04 	mov.w	ip, #4
 8005908:	fa0c f309 	lsl.w	r3, ip, r9
 800590c:	431c      	orrs	r4, r3
 800590e:	e7b4      	b.n	800587a <HAL_GPIO_Init+0x156>
 8005910:	f04f 0c06 	mov.w	ip, #6
 8005914:	fa0c f309 	lsl.w	r3, ip, r9
 8005918:	431c      	orrs	r4, r3
 800591a:	e7ae      	b.n	800587a <HAL_GPIO_Init+0x156>
 800591c:	f04f 0c07 	mov.w	ip, #7
 8005920:	fa0c f309 	lsl.w	r3, ip, r9
 8005924:	431c      	orrs	r4, r3
 8005926:	e7a8      	b.n	800587a <HAL_GPIO_Init+0x156>
 8005928:	f04f 0c08 	mov.w	ip, #8
 800592c:	fa0c f309 	lsl.w	r3, ip, r9
 8005930:	431c      	orrs	r4, r3
 8005932:	e7a2      	b.n	800587a <HAL_GPIO_Init+0x156>
 8005934:	58024400 	.word	0x58024400
 8005938:	58000400 	.word	0x58000400
 800593c:	58020800 	.word	0x58020800
 8005940:	58020c00 	.word	0x58020c00
 8005944:	58021000 	.word	0x58021000
 8005948:	58021400 	.word	0x58021400
 800594c:	58000080 	.word	0x58000080
 8005950:	58021800 	.word	0x58021800
 8005954:	58021c00 	.word	0x58021c00
 8005958:	58022000 	.word	0x58022000
 800595c:	58022400 	.word	0x58022400

08005960 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005960:	b902      	cbnz	r2, 8005964 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005962:	0409      	lsls	r1, r1, #16
 8005964:	6181      	str	r1, [r0, #24]
  }
}
 8005966:	4770      	bx	lr

08005968 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005968:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800596c:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8005970:	4201      	tst	r1, r0
 8005972:	d100      	bne.n	8005976 <HAL_GPIO_EXTI_IRQHandler+0xe>
 8005974:	4770      	bx	lr
{
 8005976:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005978:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800597c:	f7fb faf4 	bl	8000f68 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005980:	bd08      	pop	{r3, pc}
 8005982:	bf00      	nop

08005984 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005984:	2800      	cmp	r0, #0
 8005986:	d066      	beq.n	8005a56 <HAL_LPTIM_Init+0xd2>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005988:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
{
 800598c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005990:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005994:	4604      	mov	r4, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d03c      	beq.n	8005a14 <HAL_LPTIM_Init+0x90>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800599a:	2302      	movs	r3, #2
 800599c:	6960      	ldr	r0, [r4, #20]
 800599e:	68a2      	ldr	r2, [r4, #8]

  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80059a0:	f64f 7eff 	movw	lr, #65535	; 0xffff
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80059a4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 80059a8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80059aa:	e9d4 1500 	ldrd	r1, r5, [r4]
 80059ae:	e9d4 6308 	ldrd	r6, r3, [r4, #32]
 80059b2:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 80059b4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80059b8:	d026      	beq.n	8005a08 <HAL_LPTIM_Init+0x84>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80059ba:	4570      	cmp	r0, lr
 80059bc:	d001      	beq.n	80059c2 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRIGSEL));
 80059be:	f42c 4c60 	bic.w	ip, ip, #57344	; 0xe000
  }
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80059c2:	bbb5      	cbnz	r5, 8005a32 <HAL_LPTIM_Init+0xae>
  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80059c4:	4332      	orrs	r2, r6
 80059c6:	69e6      	ldr	r6, [r4, #28]
 80059c8:	6925      	ldr	r5, [r4, #16]
 80059ca:	4313      	orrs	r3, r2
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80059cc:	4a2e      	ldr	r2, [pc, #184]	; (8005a88 <HAL_LPTIM_Init+0x104>)
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80059ce:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80059d0:	ea0c 0202 	and.w	r2, ip, r2
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80059d4:	4333      	orrs	r3, r6
 80059d6:	432b      	orrs	r3, r5
 80059d8:	4313      	orrs	r3, r2
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
  }

  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80059da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059de:	4290      	cmp	r0, r2
 80059e0:	d002      	beq.n	80059e8 <HAL_LPTIM_Init+0x64>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source |
 80059e2:	69a2      	ldr	r2, [r4, #24]
 80059e4:	4310      	orrs	r0, r2
 80059e6:	4303      	orrs	r3, r0

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80059e8:	4a28      	ldr	r2, [pc, #160]	; (8005a8c <HAL_LPTIM_Init+0x108>)
  hlptim->Instance->CFGR = tmpcfgr;
 80059ea:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80059ec:	4291      	cmp	r1, r2
 80059ee:	d016      	beq.n	8005a1e <HAL_LPTIM_Init+0x9a>
 80059f0:	4b27      	ldr	r3, [pc, #156]	; (8005a90 <HAL_LPTIM_Init+0x10c>)
 80059f2:	4299      	cmp	r1, r3
 80059f4:	d013      	beq.n	8005a1e <HAL_LPTIM_Init+0x9a>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 80059f6:	4b27      	ldr	r3, [pc, #156]	; (8005a94 <HAL_LPTIM_Init+0x110>)
 80059f8:	4299      	cmp	r1, r3
 80059fa:	d03c      	beq.n	8005a76 <HAL_LPTIM_Init+0xf2>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80059fc:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 80059fe:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a00:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005a08:	4570      	cmp	r0, lr
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 8005a0a:	f02c 0806 	bic.w	r8, ip, #6
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005a0e:	d024      	beq.n	8005a5a <HAL_LPTIM_Init+0xd6>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL));
 8005a10:	46c4      	mov	ip, r8
 8005a12:	e7d4      	b.n	80059be <HAL_LPTIM_Init+0x3a>
    hlptim->Lock = HAL_UNLOCKED;
 8005a14:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8005a18:	f7fd faea 	bl	8002ff0 <HAL_LPTIM_MspInit>
 8005a1c:	e7bd      	b.n	800599a <HAL_LPTIM_Init+0x16>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005a1e:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8005a22:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005a24:	4313      	orrs	r3, r2
 8005a26:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a32:	432a      	orrs	r2, r5
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a34:	f8df e060 	ldr.w	lr, [pc, #96]	; 8005a98 <HAL_LPTIM_Init+0x114>
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005a38:	2d01      	cmp	r5, #1
              hlptim->Init.Clock.Prescaler |
 8005a3a:	ea42 0206 	orr.w	r2, r2, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a3e:	ea0c 0e0e 	and.w	lr, ip, lr
              hlptim->Init.OutputPolarity  |
 8005a42:	ea43 0302 	orr.w	r3, r3, r2
              hlptim->Init.UpdateMode      |
 8005a46:	ea43 0307 	orr.w	r3, r3, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a4a:	ea43 030e 	orr.w	r3, r3, lr
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005a4e:	d1c4      	bne.n	80059da <HAL_LPTIM_Init+0x56>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity);
 8005a50:	68e2      	ldr	r2, [r4, #12]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	e7c1      	b.n	80059da <HAL_LPTIM_Init+0x56>
    return HAL_ERROR;
 8005a56:	2001      	movs	r0, #1
}
 8005a58:	4770      	bx	lr
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a5a:	f042 0501 	orr.w	r5, r2, #1
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a5e:	f8df e038 	ldr.w	lr, [pc, #56]	; 8005a98 <HAL_LPTIM_Init+0x114>
              hlptim->Init.Clock.Prescaler |
 8005a62:	ea45 0206 	orr.w	r2, r5, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005a66:	ea0c 0e0e 	and.w	lr, ip, lr
              hlptim->Init.OutputPolarity  |
 8005a6a:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005a6c:	ea42 0307 	orr.w	r3, r2, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005a70:	ea43 030e 	orr.w	r3, r3, lr
 8005a74:	e7ec      	b.n	8005a50 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8005a76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8005a78:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8005a7a:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8005a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a86:	bf00      	nop
 8005a88:	ff19f120 	.word	0xff19f120
 8005a8c:	40002400 	.word	0x40002400
 8005a90:	58002400 	.word	0x58002400
 8005a94:	58002800 	.word	0x58002800
 8005a98:	ff19f1f8 	.word	0xff19f1f8

08005a9c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005a9c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005a9e:	4b11      	ldr	r3, [pc, #68]	; (8005ae4 <HAL_PWREx_ConfigSupply+0x48>)
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	0752      	lsls	r2, r2, #29
 8005aa4:	d406      	bmi.n	8005ab4 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005aac:	1a18      	subs	r0, r3, r0
 8005aae:	bf18      	it	ne
 8005ab0:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005ab4:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ab6:	461c      	mov	r4, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005ab8:	f022 0207 	bic.w	r2, r2, #7
 8005abc:	4310      	orrs	r0, r2
 8005abe:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8005ac0:	f7fd fca0 	bl	8003404 <HAL_GetTick>
 8005ac4:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ac6:	e005      	b.n	8005ad4 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ac8:	f7fd fc9c 	bl	8003404 <HAL_GetTick>
 8005acc:	1b40      	subs	r0, r0, r5
 8005ace:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005ad2:	d804      	bhi.n	8005ade <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ad4:	6863      	ldr	r3, [r4, #4]
 8005ad6:	049b      	lsls	r3, r3, #18
 8005ad8:	d5f6      	bpl.n	8005ac8 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8005ada:	2000      	movs	r0, #0
}
 8005adc:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005ade:	2001      	movs	r0, #1
}
 8005ae0:	bd38      	pop	{r3, r4, r5, pc}
 8005ae2:	bf00      	nop
 8005ae4:	58024800 	.word	0x58024800

08005ae8 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ae8:	2800      	cmp	r0, #0
 8005aea:	f000 819d 	beq.w	8005e28 <HAL_RCC_OscConfig+0x340>
{
 8005aee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005af0:	6803      	ldr	r3, [r0, #0]
 8005af2:	4604      	mov	r4, r0
 8005af4:	07d9      	lsls	r1, r3, #31
 8005af6:	d533      	bpl.n	8005b60 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005af8:	49a7      	ldr	r1, [pc, #668]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005afa:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005afc:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005afe:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b02:	2a10      	cmp	r2, #16
 8005b04:	f000 8112 	beq.w	8005d2c <HAL_RCC_OscConfig+0x244>
 8005b08:	2a18      	cmp	r2, #24
 8005b0a:	f000 810a 	beq.w	8005d22 <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b0e:	6863      	ldr	r3, [r4, #4]
 8005b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b14:	d010      	beq.n	8005b38 <HAL_RCC_OscConfig+0x50>
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 816f 	beq.w	8005dfa <HAL_RCC_OscConfig+0x312>
 8005b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b20:	4b9d      	ldr	r3, [pc, #628]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	f000 81e4 	beq.w	8005ef0 <HAL_RCC_OscConfig+0x408>
 8005b28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	e004      	b.n	8005b42 <HAL_RCC_OscConfig+0x5a>
 8005b38:	4a97      	ldr	r2, [pc, #604]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005b3a:	6813      	ldr	r3, [r2, #0]
 8005b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b40:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b42:	f7fd fc5f 	bl	8003404 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b46:	4d94      	ldr	r5, [pc, #592]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005b48:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b4a:	e005      	b.n	8005b58 <HAL_RCC_OscConfig+0x70>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b4c:	f7fd fc5a 	bl	8003404 <HAL_GetTick>
 8005b50:	1b80      	subs	r0, r0, r6
 8005b52:	2864      	cmp	r0, #100	; 0x64
 8005b54:	f200 814f 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b58:	682b      	ldr	r3, [r5, #0]
 8005b5a:	039f      	lsls	r7, r3, #14
 8005b5c:	d5f6      	bpl.n	8005b4c <HAL_RCC_OscConfig+0x64>
 8005b5e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b60:	0799      	lsls	r1, r3, #30
 8005b62:	f100 808e 	bmi.w	8005c82 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005b66:	06d9      	lsls	r1, r3, #27
 8005b68:	d534      	bpl.n	8005bd4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b6a:	4a8b      	ldr	r2, [pc, #556]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005b6c:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b6e:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b70:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	f000 80e9 	beq.w	8005d4c <HAL_RCC_OscConfig+0x264>
 8005b7a:	2b18      	cmp	r3, #24
 8005b7c:	f000 80e1 	beq.w	8005d42 <HAL_RCC_OscConfig+0x25a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005b80:	69e3      	ldr	r3, [r4, #28]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 8178 	beq.w	8005e78 <HAL_RCC_OscConfig+0x390>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005b88:	4b83      	ldr	r3, [pc, #524]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005b8a:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b8c:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 8005b8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005b94:	f7fd fc36 	bl	8003404 <HAL_GetTick>
 8005b98:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b9a:	e005      	b.n	8005ba8 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005b9c:	f7fd fc32 	bl	8003404 <HAL_GetTick>
 8005ba0:	1b80      	subs	r0, r0, r6
 8005ba2:	2802      	cmp	r0, #2
 8005ba4:	f200 8127 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	05db      	lsls	r3, r3, #23
 8005bac:	d5f6      	bpl.n	8005b9c <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005bae:	f7fd fc41 	bl	8003434 <HAL_GetREVID>
 8005bb2:	f241 0303 	movw	r3, #4099	; 0x1003
 8005bb6:	4298      	cmp	r0, r3
 8005bb8:	f200 825d 	bhi.w	8006076 <HAL_RCC_OscConfig+0x58e>
 8005bbc:	6a22      	ldr	r2, [r4, #32]
 8005bbe:	686b      	ldr	r3, [r5, #4]
 8005bc0:	2a20      	cmp	r2, #32
 8005bc2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005bc6:	bf0c      	ite	eq
 8005bc8:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8005bcc:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8005bd0:	606b      	str	r3, [r5, #4]
 8005bd2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bd4:	071d      	lsls	r5, r3, #28
 8005bd6:	d517      	bpl.n	8005c08 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bd8:	6963      	ldr	r3, [r4, #20]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8126 	beq.w	8005e2c <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005be0:	4b6d      	ldr	r3, [pc, #436]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005be2:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005be4:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8005be6:	f042 0201 	orr.w	r2, r2, #1
 8005bea:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8005bec:	f7fd fc0a 	bl	8003404 <HAL_GetTick>
 8005bf0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bf2:	e005      	b.n	8005c00 <HAL_RCC_OscConfig+0x118>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bf4:	f7fd fc06 	bl	8003404 <HAL_GetTick>
 8005bf8:	1b80      	subs	r0, r0, r6
 8005bfa:	2802      	cmp	r0, #2
 8005bfc:	f200 80fb 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005c00:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8005c02:	0798      	lsls	r0, r3, #30
 8005c04:	d5f6      	bpl.n	8005bf4 <HAL_RCC_OscConfig+0x10c>
 8005c06:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c08:	069a      	lsls	r2, r3, #26
 8005c0a:	d517      	bpl.n	8005c3c <HAL_RCC_OscConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005c0c:	69a3      	ldr	r3, [r4, #24]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 811f 	beq.w	8005e52 <HAL_RCC_OscConfig+0x36a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c14:	4b60      	ldr	r3, [pc, #384]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005c16:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c18:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 8005c1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c1e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005c20:	f7fd fbf0 	bl	8003404 <HAL_GetTick>
 8005c24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c26:	e005      	b.n	8005c34 <HAL_RCC_OscConfig+0x14c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005c28:	f7fd fbec 	bl	8003404 <HAL_GetTick>
 8005c2c:	1b80      	subs	r0, r0, r6
 8005c2e:	2802      	cmp	r0, #2
 8005c30:	f200 80e1 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c34:	682b      	ldr	r3, [r5, #0]
 8005c36:	049f      	lsls	r7, r3, #18
 8005c38:	d5f6      	bpl.n	8005c28 <HAL_RCC_OscConfig+0x140>
 8005c3a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c3c:	0759      	lsls	r1, r3, #29
 8005c3e:	f100 80a0 	bmi.w	8005d82 <HAL_RCC_OscConfig+0x29a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c44:	b1d8      	cbz	r0, 8005c7e <HAL_RCC_OscConfig+0x196>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005c46:	4b54      	ldr	r3, [pc, #336]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8005c4e:	2a18      	cmp	r2, #24
 8005c50:	f000 81c9 	beq.w	8005fe6 <HAL_RCC_OscConfig+0x4fe>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c54:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c56:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c58:	f000 815b 	beq.w	8005f12 <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c5c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c60:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 8005c62:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005c64:	f7fd fbce 	bl	8003404 <HAL_GetTick>
 8005c68:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c6a:	e005      	b.n	8005c78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fd fbca 	bl	8003404 <HAL_GetTick>
 8005c70:	1b40      	subs	r0, r0, r5
 8005c72:	2802      	cmp	r0, #2
 8005c74:	f200 80bf 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	019b      	lsls	r3, r3, #6
 8005c7c:	d4f6      	bmi.n	8005c6c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8005c7e:	2000      	movs	r0, #0
}
 8005c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c82:	4a45      	ldr	r2, [pc, #276]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005c84:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c86:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005c88:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8005c8c:	d02f      	beq.n	8005cee <HAL_RCC_OscConfig+0x206>
 8005c8e:	2b18      	cmp	r3, #24
 8005c90:	d02b      	beq.n	8005cea <HAL_RCC_OscConfig+0x202>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c92:	68e2      	ldr	r2, [r4, #12]
 8005c94:	2a00      	cmp	r2, #0
 8005c96:	f000 8103 	beq.w	8005ea0 <HAL_RCC_OscConfig+0x3b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c9a:	493f      	ldr	r1, [pc, #252]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005c9c:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c9e:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005ca0:	f023 0319 	bic.w	r3, r3, #25
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8005ca8:	f7fd fbac 	bl	8003404 <HAL_GetTick>
 8005cac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cae:	e005      	b.n	8005cbc <HAL_RCC_OscConfig+0x1d4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cb0:	f7fd fba8 	bl	8003404 <HAL_GetTick>
 8005cb4:	1b80      	subs	r0, r0, r6
 8005cb6:	2802      	cmp	r0, #2
 8005cb8:	f200 809d 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cbc:	682b      	ldr	r3, [r5, #0]
 8005cbe:	075f      	lsls	r7, r3, #29
 8005cc0:	d5f6      	bpl.n	8005cb0 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc2:	f7fd fbb7 	bl	8003434 <HAL_GetREVID>
 8005cc6:	f241 0303 	movw	r3, #4099	; 0x1003
 8005cca:	4298      	cmp	r0, r3
 8005ccc:	f200 81e2 	bhi.w	8006094 <HAL_RCC_OscConfig+0x5ac>
 8005cd0:	6922      	ldr	r2, [r4, #16]
 8005cd2:	686b      	ldr	r3, [r5, #4]
 8005cd4:	2a40      	cmp	r2, #64	; 0x40
 8005cd6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005cda:	bf0c      	ite	eq
 8005cdc:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8005ce0:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8005ce4:	606b      	str	r3, [r5, #4]
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	e73d      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005cea:	0792      	lsls	r2, r2, #30
 8005cec:	d1d1      	bne.n	8005c92 <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cee:	4b2a      	ldr	r3, [pc, #168]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	075b      	lsls	r3, r3, #29
 8005cf4:	d501      	bpl.n	8005cfa <HAL_RCC_OscConfig+0x212>
 8005cf6:	68e3      	ldr	r3, [r4, #12]
 8005cf8:	b30b      	cbz	r3, 8005d3e <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cfa:	f7fd fb9b 	bl	8003434 <HAL_GetREVID>
 8005cfe:	f241 0303 	movw	r3, #4099	; 0x1003
 8005d02:	4298      	cmp	r0, r3
 8005d04:	f200 80e0 	bhi.w	8005ec8 <HAL_RCC_OscConfig+0x3e0>
 8005d08:	6922      	ldr	r2, [r4, #16]
 8005d0a:	2a40      	cmp	r2, #64	; 0x40
 8005d0c:	f000 80f8 	beq.w	8005f00 <HAL_RCC_OscConfig+0x418>
 8005d10:	4921      	ldr	r1, [pc, #132]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005d12:	684b      	ldr	r3, [r1, #4]
 8005d14:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005d18:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005d1c:	604b      	str	r3, [r1, #4]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	e721      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d22:	f001 0103 	and.w	r1, r1, #3
 8005d26:	2902      	cmp	r1, #2
 8005d28:	f47f aef1 	bne.w	8005b0e <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d2c:	4a1a      	ldr	r2, [pc, #104]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	0392      	lsls	r2, r2, #14
 8005d32:	f57f af15 	bpl.w	8005b60 <HAL_RCC_OscConfig+0x78>
 8005d36:	6862      	ldr	r2, [r4, #4]
 8005d38:	2a00      	cmp	r2, #0
 8005d3a:	f47f af11 	bne.w	8005b60 <HAL_RCC_OscConfig+0x78>
        return HAL_ERROR;
 8005d3e:	2001      	movs	r0, #1
}
 8005d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005d42:	f002 0203 	and.w	r2, r2, #3
 8005d46:	2a01      	cmp	r2, #1
 8005d48:	f47f af1a 	bne.w	8005b80 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d4c:	4b12      	ldr	r3, [pc, #72]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	05da      	lsls	r2, r3, #23
 8005d52:	d502      	bpl.n	8005d5a <HAL_RCC_OscConfig+0x272>
 8005d54:	69e3      	ldr	r3, [r4, #28]
 8005d56:	2b80      	cmp	r3, #128	; 0x80
 8005d58:	d1f1      	bne.n	8005d3e <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d5a:	f7fd fb6b 	bl	8003434 <HAL_GetREVID>
 8005d5e:	f241 0303 	movw	r3, #4099	; 0x1003
 8005d62:	4298      	cmp	r0, r3
 8005d64:	f200 80ba 	bhi.w	8005edc <HAL_RCC_OscConfig+0x3f4>
 8005d68:	6a22      	ldr	r2, [r4, #32]
 8005d6a:	2a20      	cmp	r2, #32
 8005d6c:	f000 81a1 	beq.w	80060b2 <HAL_RCC_OscConfig+0x5ca>
 8005d70:	4909      	ldr	r1, [pc, #36]	; (8005d98 <HAL_RCC_OscConfig+0x2b0>)
 8005d72:	684b      	ldr	r3, [r1, #4]
 8005d74:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005d78:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8005d7c:	604b      	str	r3, [r1, #4]
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	e728      	b.n	8005bd4 <HAL_RCC_OscConfig+0xec>
    PWR->CR1 |= PWR_CR1_DBP;
 8005d82:	4b06      	ldr	r3, [pc, #24]	; (8005d9c <HAL_RCC_OscConfig+0x2b4>)
 8005d84:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d86:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8005d88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d8c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8005d8e:	f7fd fb39 	bl	8003404 <HAL_GetTick>
 8005d92:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d94:	e009      	b.n	8005daa <HAL_RCC_OscConfig+0x2c2>
 8005d96:	bf00      	nop
 8005d98:	58024400 	.word	0x58024400
 8005d9c:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005da0:	f7fd fb30 	bl	8003404 <HAL_GetTick>
 8005da4:	1b80      	subs	r0, r0, r6
 8005da6:	2864      	cmp	r0, #100	; 0x64
 8005da8:	d825      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005daa:	682b      	ldr	r3, [r5, #0]
 8005dac:	05da      	lsls	r2, r3, #23
 8005dae:	d5f7      	bpl.n	8005da0 <HAL_RCC_OscConfig+0x2b8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005db0:	68a3      	ldr	r3, [r4, #8]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	f000 8177 	beq.w	80060a6 <HAL_RCC_OscConfig+0x5be>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	f000 8142 	beq.w	8006042 <HAL_RCC_OscConfig+0x55a>
 8005dbe:	2b05      	cmp	r3, #5
 8005dc0:	4bb1      	ldr	r3, [pc, #708]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005dc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dc4:	f000 817e 	beq.w	80060c4 <HAL_RCC_OscConfig+0x5dc>
 8005dc8:	f022 0201 	bic.w	r2, r2, #1
 8005dcc:	671a      	str	r2, [r3, #112]	; 0x70
 8005dce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dd0:	f022 0204 	bic.w	r2, r2, #4
 8005dd4:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8005dd6:	f7fd fb15 	bl	8003404 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dda:	4dab      	ldr	r5, [pc, #684]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
      tickstart = HAL_GetTick();
 8005ddc:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dde:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005de2:	e004      	b.n	8005dee <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005de4:	f7fd fb0e 	bl	8003404 <HAL_GetTick>
 8005de8:	1bc0      	subs	r0, r0, r7
 8005dea:	42b0      	cmp	r0, r6
 8005dec:	d803      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005df0:	079b      	lsls	r3, r3, #30
 8005df2:	d5f7      	bpl.n	8005de4 <HAL_RCC_OscConfig+0x2fc>
 8005df4:	e725      	b.n	8005c42 <HAL_RCC_OscConfig+0x15a>
            return HAL_TIMEOUT;
 8005df6:	2003      	movs	r0, #3
}
 8005df8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dfa:	4ba3      	ldr	r3, [pc, #652]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005dfe:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005e04:	601a      	str	r2, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e0c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005e0e:	f7fd faf9 	bl	8003404 <HAL_GetTick>
 8005e12:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e14:	e004      	b.n	8005e20 <HAL_RCC_OscConfig+0x338>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e16:	f7fd faf5 	bl	8003404 <HAL_GetTick>
 8005e1a:	1b80      	subs	r0, r0, r6
 8005e1c:	2864      	cmp	r0, #100	; 0x64
 8005e1e:	d8ea      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e20:	682b      	ldr	r3, [r5, #0]
 8005e22:	0398      	lsls	r0, r3, #14
 8005e24:	d4f7      	bmi.n	8005e16 <HAL_RCC_OscConfig+0x32e>
 8005e26:	e69a      	b.n	8005b5e <HAL_RCC_OscConfig+0x76>
    return HAL_ERROR;
 8005e28:	2001      	movs	r0, #1
}
 8005e2a:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 8005e2c:	4b96      	ldr	r3, [pc, #600]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005e2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e30:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8005e32:	f022 0201 	bic.w	r2, r2, #1
 8005e36:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8005e38:	f7fd fae4 	bl	8003404 <HAL_GetTick>
 8005e3c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e3e:	e004      	b.n	8005e4a <HAL_RCC_OscConfig+0x362>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e40:	f7fd fae0 	bl	8003404 <HAL_GetTick>
 8005e44:	1b80      	subs	r0, r0, r6
 8005e46:	2802      	cmp	r0, #2
 8005e48:	d8d5      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e4a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8005e4c:	0799      	lsls	r1, r3, #30
 8005e4e:	d4f7      	bmi.n	8005e40 <HAL_RCC_OscConfig+0x358>
 8005e50:	e6d9      	b.n	8005c06 <HAL_RCC_OscConfig+0x11e>
      __HAL_RCC_HSI48_DISABLE();
 8005e52:	4b8d      	ldr	r3, [pc, #564]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005e54:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e56:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 8005e58:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e5c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005e5e:	f7fd fad1 	bl	8003404 <HAL_GetTick>
 8005e62:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e64:	e004      	b.n	8005e70 <HAL_RCC_OscConfig+0x388>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005e66:	f7fd facd 	bl	8003404 <HAL_GetTick>
 8005e6a:	1b80      	subs	r0, r0, r6
 8005e6c:	2802      	cmp	r0, #2
 8005e6e:	d8c2      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	0498      	lsls	r0, r3, #18
 8005e74:	d4f7      	bmi.n	8005e66 <HAL_RCC_OscConfig+0x37e>
 8005e76:	e6e0      	b.n	8005c3a <HAL_RCC_OscConfig+0x152>
        __HAL_RCC_CSI_DISABLE();
 8005e78:	4b83      	ldr	r3, [pc, #524]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e7c:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 8005e7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e82:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005e84:	f7fd fabe 	bl	8003404 <HAL_GetTick>
 8005e88:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e8a:	e004      	b.n	8005e96 <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e8c:	f7fd faba 	bl	8003404 <HAL_GetTick>
 8005e90:	1b80      	subs	r0, r0, r6
 8005e92:	2802      	cmp	r0, #2
 8005e94:	d8af      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e96:	682b      	ldr	r3, [r5, #0]
 8005e98:	05df      	lsls	r7, r3, #23
 8005e9a:	d4f7      	bmi.n	8005e8c <HAL_RCC_OscConfig+0x3a4>
 8005e9c:	6823      	ldr	r3, [r4, #0]
 8005e9e:	e699      	b.n	8005bd4 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 8005ea0:	4b79      	ldr	r3, [pc, #484]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005ea2:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005ea4:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8005ea6:	f022 0201 	bic.w	r2, r2, #1
 8005eaa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005eac:	f7fd faaa 	bl	8003404 <HAL_GetTick>
 8005eb0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005eb2:	e004      	b.n	8005ebe <HAL_RCC_OscConfig+0x3d6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eb4:	f7fd faa6 	bl	8003404 <HAL_GetTick>
 8005eb8:	1b80      	subs	r0, r0, r6
 8005eba:	2802      	cmp	r0, #2
 8005ebc:	d89b      	bhi.n	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005ebe:	682b      	ldr	r3, [r5, #0]
 8005ec0:	0758      	lsls	r0, r3, #29
 8005ec2:	d4f7      	bmi.n	8005eb4 <HAL_RCC_OscConfig+0x3cc>
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	e64e      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec8:	4a6f      	ldr	r2, [pc, #444]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005eca:	6921      	ldr	r1, [r4, #16]
 8005ecc:	6853      	ldr	r3, [r2, #4]
 8005ece:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ed2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005ed6:	6053      	str	r3, [r2, #4]
 8005ed8:	6823      	ldr	r3, [r4, #0]
 8005eda:	e644      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005edc:	4a6a      	ldr	r2, [pc, #424]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005ede:	6a21      	ldr	r1, [r4, #32]
 8005ee0:	68d3      	ldr	r3, [r2, #12]
 8005ee2:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8005ee6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005eea:	60d3      	str	r3, [r2, #12]
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	e671      	b.n	8005bd4 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ef0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	e620      	b.n	8005b42 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f00:	4a61      	ldr	r2, [pc, #388]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
 8005f02:	6853      	ldr	r3, [r2, #4]
 8005f04:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f0c:	6053      	str	r3, [r2, #4]
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	e629      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
        __HAL_RCC_PLL_DISABLE();
 8005f12:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f16:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8005f18:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005f1a:	f7fd fa73 	bl	8003404 <HAL_GetTick>
 8005f1e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f20:	e005      	b.n	8005f2e <HAL_RCC_OscConfig+0x446>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f22:	f7fd fa6f 	bl	8003404 <HAL_GetTick>
 8005f26:	1b80      	subs	r0, r0, r6
 8005f28:	2802      	cmp	r0, #2
 8005f2a:	f63f af64 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f2e:	682b      	ldr	r3, [r5, #0]
 8005f30:	0199      	lsls	r1, r3, #6
 8005f32:	d4f6      	bmi.n	8005f22 <HAL_RCC_OscConfig+0x43a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f34:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005f36:	4b55      	ldr	r3, [pc, #340]	; (800608c <HAL_RCC_OscConfig+0x5a4>)
 8005f38:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f3e:	4954      	ldr	r1, [pc, #336]	; (8006090 <HAL_RCC_OscConfig+0x5a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f40:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f42:	4e51      	ldr	r6, [pc, #324]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f44:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005f48:	62ab      	str	r3, [r5, #40]	; 0x28
 8005f4a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8005f4c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8005f50:	3f01      	subs	r7, #1
 8005f52:	1e50      	subs	r0, r2, #1
 8005f54:	3b01      	subs	r3, #1
 8005f56:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005f58:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8005f5c:	025b      	lsls	r3, r3, #9
 8005f5e:	0400      	lsls	r0, r0, #16
 8005f60:	3a01      	subs	r2, #1
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8005f68:	0612      	lsls	r2, r2, #24
 8005f6a:	4303      	orrs	r3, r0
 8005f6c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8005f70:	433b      	orrs	r3, r7
 8005f72:	4313      	orrs	r3, r2
 8005f74:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8005f76:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005f78:	f023 0301 	bic.w	r3, r3, #1
 8005f7c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f7e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8005f80:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005f82:	4011      	ands	r1, r2
 8005f84:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8005f88:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005f8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005f8c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005f8e:	f023 030c 	bic.w	r3, r3, #12
 8005f92:	4313      	orrs	r3, r2
 8005f94:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005f96:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005f98:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005f9a:	f023 0302 	bic.w	r3, r3, #2
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005fa2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fa8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005faa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fb0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005fb2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fb8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8005fba:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8005fbc:	f043 0301 	orr.w	r3, r3, #1
 8005fc0:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8005fc2:	682b      	ldr	r3, [r5, #0]
 8005fc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fc8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005fca:	f7fd fa1b 	bl	8003404 <HAL_GetTick>
 8005fce:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fd0:	e005      	b.n	8005fde <HAL_RCC_OscConfig+0x4f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fd2:	f7fd fa17 	bl	8003404 <HAL_GetTick>
 8005fd6:	1b00      	subs	r0, r0, r4
 8005fd8:	2802      	cmp	r0, #2
 8005fda:	f63f af0c 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fde:	6833      	ldr	r3, [r6, #0]
 8005fe0:	019a      	lsls	r2, r3, #6
 8005fe2:	d5f6      	bpl.n	8005fd2 <HAL_RCC_OscConfig+0x4ea>
 8005fe4:	e64b      	b.n	8005c7e <HAL_RCC_OscConfig+0x196>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fe6:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005fe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005fea:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fec:	f43f ae48 	beq.w	8005c80 <HAL_RCC_OscConfig+0x198>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ff0:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ff4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005ff6:	428b      	cmp	r3, r1
 8005ff8:	f47f aea1 	bne.w	8005d3e <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ffc:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006000:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006002:	429a      	cmp	r2, r3
 8006004:	f47f ae9b 	bne.w	8005d3e <HAL_RCC_OscConfig+0x256>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006008:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800600a:	f3c5 0208 	ubfx	r2, r5, #0, #9
 800600e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006010:	429a      	cmp	r2, r3
 8006012:	f47f ae94 	bne.w	8005d3e <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006016:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006018:	f3c5 2246 	ubfx	r2, r5, #9, #7
 800601c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800601e:	429a      	cmp	r2, r3
 8006020:	f47f ae8d 	bne.w	8005d3e <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006024:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006026:	f3c5 4206 	ubfx	r2, r5, #16, #7
 800602a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800602c:	429a      	cmp	r2, r3
 800602e:	f47f ae86 	bne.w	8005d3e <HAL_RCC_OscConfig+0x256>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006032:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006034:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8006038:	3801      	subs	r0, #1
    return HAL_ERROR;
 800603a:	1a28      	subs	r0, r5, r0
 800603c:	bf18      	it	ne
 800603e:	2001      	movne	r0, #1
 8006040:	e61e      	b.n	8005c80 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006042:	4b11      	ldr	r3, [pc, #68]	; (8006088 <HAL_RCC_OscConfig+0x5a0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006044:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006048:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800604a:	461d      	mov	r5, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800604c:	f022 0201 	bic.w	r2, r2, #1
 8006050:	671a      	str	r2, [r3, #112]	; 0x70
 8006052:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006054:	f022 0204 	bic.w	r2, r2, #4
 8006058:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800605a:	f7fd f9d3 	bl	8003404 <HAL_GetTick>
 800605e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006060:	e005      	b.n	800606e <HAL_RCC_OscConfig+0x586>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006062:	f7fd f9cf 	bl	8003404 <HAL_GetTick>
 8006066:	1b80      	subs	r0, r0, r6
 8006068:	42b8      	cmp	r0, r7
 800606a:	f63f aec4 	bhi.w	8005df6 <HAL_RCC_OscConfig+0x30e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800606e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8006070:	0798      	lsls	r0, r3, #30
 8006072:	d4f6      	bmi.n	8006062 <HAL_RCC_OscConfig+0x57a>
 8006074:	e5e5      	b.n	8005c42 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006076:	68eb      	ldr	r3, [r5, #12]
 8006078:	6a22      	ldr	r2, [r4, #32]
 800607a:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800607e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006082:	60eb      	str	r3, [r5, #12]
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	e5a5      	b.n	8005bd4 <HAL_RCC_OscConfig+0xec>
 8006088:	58024400 	.word	0x58024400
 800608c:	fffffc0c 	.word	0xfffffc0c
 8006090:	ffff0007 	.word	0xffff0007
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006094:	686b      	ldr	r3, [r5, #4]
 8006096:	6922      	ldr	r2, [r4, #16]
 8006098:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800609c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80060a0:	606b      	str	r3, [r5, #4]
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	e55f      	b.n	8005b66 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060a6:	4a0b      	ldr	r2, [pc, #44]	; (80060d4 <HAL_RCC_OscConfig+0x5ec>)
 80060a8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80060aa:	f043 0301 	orr.w	r3, r3, #1
 80060ae:	6713      	str	r3, [r2, #112]	; 0x70
 80060b0:	e691      	b.n	8005dd6 <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060b2:	4a08      	ldr	r2, [pc, #32]	; (80060d4 <HAL_RCC_OscConfig+0x5ec>)
 80060b4:	6853      	ldr	r3, [r2, #4]
 80060b6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80060ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060be:	6053      	str	r3, [r2, #4]
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	e587      	b.n	8005bd4 <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060c4:	f042 0204 	orr.w	r2, r2, #4
 80060c8:	671a      	str	r2, [r3, #112]	; 0x70
 80060ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80060cc:	f042 0201 	orr.w	r2, r2, #1
 80060d0:	671a      	str	r2, [r3, #112]	; 0x70
 80060d2:	e680      	b.n	8005dd6 <HAL_RCC_OscConfig+0x2ee>
 80060d4:	58024400 	.word	0x58024400

080060d8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80060d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060da:	460e      	mov	r6, r1
 80060dc:	b089      	sub	sp, #36	; 0x24
 80060de:	4615      	mov	r5, r2
  if(RCC_MCOx == RCC_MCO1)
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80060e0:	4c22      	ldr	r4, [pc, #136]	; (800616c <HAL_RCC_MCOConfig+0x94>)
  if(RCC_MCOx == RCC_MCO1)
 80060e2:	b310      	cbz	r0, 800612a <HAL_RCC_MCOConfig+0x52>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    MCO2_CLK_ENABLE();
 80060e4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060e8:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = MCO2_PIN;
 80060ea:	f44f 7000 	mov.w	r0, #512	; 0x200
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060ee:	2103      	movs	r1, #3
    MCO2_CLK_ENABLE();
 80060f0:	f043 0304 	orr.w	r3, r3, #4
 80060f4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80060f8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060fc:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060fe:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 8006100:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006104:	9003      	str	r0, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006106:	9106      	str	r1, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006108:	a903      	add	r1, sp, #12
    MCO2_CLK_ENABLE();
 800610a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800610c:	4818      	ldr	r0, [pc, #96]	; (8006170 <HAL_RCC_MCOConfig+0x98>)
    MCO2_CLK_ENABLE();
 800610e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006110:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006112:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006114:	f7ff fb06 	bl	8005724 <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8006118:	6921      	ldr	r1, [r4, #16]
 800611a:	f021 417e 	bic.w	r1, r1, #4261412864	; 0xfe000000
 800611e:	4331      	orrs	r1, r6
 8006120:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
 8006124:	6121      	str	r1, [r4, #16]
  }
}
 8006126:	b009      	add	sp, #36	; 0x24
 8006128:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MCO1_CLK_ENABLE();
 800612a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO1_PIN;
 800612e:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006132:	2702      	movs	r7, #2
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006134:	a903      	add	r1, sp, #12
    MCO1_CLK_ENABLE();
 8006136:	f043 0301 	orr.w	r3, r3, #1
 800613a:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800613e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006142:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006144:	2203      	movs	r2, #3
    MCO1_CLK_ENABLE();
 8006146:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800614a:	9005      	str	r0, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800614c:	9007      	str	r0, [sp, #28]
    MCO1_CLK_ENABLE();
 800614e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006150:	4808      	ldr	r0, [pc, #32]	; (8006174 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 8006152:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006154:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006156:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006158:	f7ff fae4 	bl	8005724 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800615c:	6921      	ldr	r1, [r4, #16]
 800615e:	f021 71fe 	bic.w	r1, r1, #33292288	; 0x1fc0000
 8006162:	4331      	orrs	r1, r6
 8006164:	4329      	orrs	r1, r5
 8006166:	6121      	str	r1, [r4, #16]
}
 8006168:	b009      	add	sp, #36	; 0x24
 800616a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800616c:	58024400 	.word	0x58024400
 8006170:	58020800 	.word	0x58020800
 8006174:	58020000 	.word	0x58020000

08006178 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006178:	4a3e      	ldr	r2, [pc, #248]	; (8006274 <HAL_RCC_GetSysClockFreq+0xfc>)
 800617a:	6913      	ldr	r3, [r2, #16]
 800617c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006180:	2b10      	cmp	r3, #16
 8006182:	d04f      	beq.n	8006224 <HAL_RCC_GetSysClockFreq+0xac>
 8006184:	2b18      	cmp	r3, #24
 8006186:	d00b      	beq.n	80061a0 <HAL_RCC_GetSysClockFreq+0x28>
 8006188:	b10b      	cbz	r3, 800618e <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800618a:	483b      	ldr	r0, [pc, #236]	; (8006278 <HAL_RCC_GetSysClockFreq+0x100>)
 800618c:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800618e:	6813      	ldr	r3, [r2, #0]
 8006190:	0699      	lsls	r1, r3, #26
 8006192:	d549      	bpl.n	8006228 <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006194:	6813      	ldr	r3, [r2, #0]
 8006196:	4839      	ldr	r0, [pc, #228]	; (800627c <HAL_RCC_GetSysClockFreq+0x104>)
 8006198:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800619c:	40d8      	lsrs	r0, r3
 800619e:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061a0:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80061a2:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80061a4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80061a6:	f3c0 1005 	ubfx	r0, r0, #4, #6
{
 80061aa:	b410      	push	{r4}
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80061ac:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 80061ae:	b3b0      	cbz	r0, 800621e <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80061b0:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80061b4:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061b8:	f001 0103 	and.w	r1, r1, #3
 80061bc:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80061c0:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 80061c4:	2901      	cmp	r1, #1
 80061c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80061ca:	ee07 3a10 	vmov	s14, r3
 80061ce:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 80061d2:	d002      	beq.n	80061da <HAL_RCC_GetSysClockFreq+0x62>
 80061d4:	d32d      	bcc.n	8006232 <HAL_RCC_GetSysClockFreq+0xba>
 80061d6:	2902      	cmp	r1, #2
 80061d8:	d028      	beq.n	800622c <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80061da:	eddf 5a29 	vldr	s11, [pc, #164]	; 8006280 <HAL_RCC_GetSysClockFreq+0x108>
 80061de:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 80061e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80061e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e8:	ee07 3a90 	vmov	s15, r3
 80061ec:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80061f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061f4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80061f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80061fc:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006200:	4b1c      	ldr	r3, [pc, #112]	; (8006274 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006204:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006208:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006212:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800621a:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 800621e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006222:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006224:	4817      	ldr	r0, [pc, #92]	; (8006284 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006226:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006228:	4814      	ldr	r0, [pc, #80]	; (800627c <HAL_RCC_GetSysClockFreq+0x104>)
}
 800622a:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800622c:	eddf 5a16 	vldr	s11, [pc, #88]	; 8006288 <HAL_RCC_GetSysClockFreq+0x110>
 8006230:	e7d5      	b.n	80061de <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006232:	6813      	ldr	r3, [r2, #0]
 8006234:	069b      	lsls	r3, r3, #26
 8006236:	d51a      	bpl.n	800626e <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006238:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800623a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800623e:	490f      	ldr	r1, [pc, #60]	; (800627c <HAL_RCC_GetSysClockFreq+0x104>)
 8006240:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006244:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006246:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624c:	ee06 1a90 	vmov	s13, r1
 8006250:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 8006254:	ee06 3a90 	vmov	s13, r3
 8006258:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 800625c:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8006260:	ee76 7a05 	vadd.f32	s15, s12, s10
 8006264:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006268:	ee26 7a87 	vmul.f32	s14, s13, s14
 800626c:	e7c8      	b.n	8006200 <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800626e:	eddf 5a07 	vldr	s11, [pc, #28]	; 800628c <HAL_RCC_GetSysClockFreq+0x114>
 8006272:	e7b4      	b.n	80061de <HAL_RCC_GetSysClockFreq+0x66>
 8006274:	58024400 	.word	0x58024400
 8006278:	003d0900 	.word	0x003d0900
 800627c:	03d09000 	.word	0x03d09000
 8006280:	4a742400 	.word	0x4a742400
 8006284:	007a1200 	.word	0x007a1200
 8006288:	4af42400 	.word	0x4af42400
 800628c:	4c742400 	.word	0x4c742400

08006290 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8006290:	b178      	cbz	r0, 80062b2 <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006292:	4a8e      	ldr	r2, [pc, #568]	; (80064cc <HAL_RCC_ClockConfig+0x23c>)
 8006294:	6813      	ldr	r3, [r2, #0]
 8006296:	f003 030f 	and.w	r3, r3, #15
 800629a:	428b      	cmp	r3, r1
 800629c:	d20b      	bcs.n	80062b6 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800629e:	6813      	ldr	r3, [r2, #0]
 80062a0:	f023 030f 	bic.w	r3, r3, #15
 80062a4:	430b      	orrs	r3, r1
 80062a6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062a8:	6813      	ldr	r3, [r2, #0]
 80062aa:	f003 030f 	and.w	r3, r3, #15
 80062ae:	428b      	cmp	r3, r1
 80062b0:	d001      	beq.n	80062b6 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 80062b2:	2001      	movs	r0, #1
}
 80062b4:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062b6:	6803      	ldr	r3, [r0, #0]
{
 80062b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80062bc:	075d      	lsls	r5, r3, #29
 80062be:	d50b      	bpl.n	80062d8 <HAL_RCC_ClockConfig+0x48>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80062c0:	4c83      	ldr	r4, [pc, #524]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 80062c2:	6905      	ldr	r5, [r0, #16]
 80062c4:	69a2      	ldr	r2, [r4, #24]
 80062c6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80062ca:	4295      	cmp	r5, r2
 80062cc:	d904      	bls.n	80062d8 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80062ce:	69a2      	ldr	r2, [r4, #24]
 80062d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80062d4:	432a      	orrs	r2, r5
 80062d6:	61a2      	str	r2, [r4, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062d8:	071c      	lsls	r4, r3, #28
 80062da:	d50b      	bpl.n	80062f4 <HAL_RCC_ClockConfig+0x64>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80062dc:	4c7c      	ldr	r4, [pc, #496]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 80062de:	6945      	ldr	r5, [r0, #20]
 80062e0:	69e2      	ldr	r2, [r4, #28]
 80062e2:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80062e6:	4295      	cmp	r5, r2
 80062e8:	d904      	bls.n	80062f4 <HAL_RCC_ClockConfig+0x64>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80062ea:	69e2      	ldr	r2, [r4, #28]
 80062ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80062f0:	432a      	orrs	r2, r5
 80062f2:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062f4:	06da      	lsls	r2, r3, #27
 80062f6:	d50b      	bpl.n	8006310 <HAL_RCC_ClockConfig+0x80>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062f8:	4c75      	ldr	r4, [pc, #468]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 80062fa:	6985      	ldr	r5, [r0, #24]
 80062fc:	69e2      	ldr	r2, [r4, #28]
 80062fe:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8006302:	4295      	cmp	r5, r2
 8006304:	d904      	bls.n	8006310 <HAL_RCC_ClockConfig+0x80>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006306:	69e2      	ldr	r2, [r4, #28]
 8006308:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800630c:	432a      	orrs	r2, r5
 800630e:	61e2      	str	r2, [r4, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006310:	069f      	lsls	r7, r3, #26
 8006312:	d50b      	bpl.n	800632c <HAL_RCC_ClockConfig+0x9c>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006314:	4c6e      	ldr	r4, [pc, #440]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 8006316:	69c5      	ldr	r5, [r0, #28]
 8006318:	6a22      	ldr	r2, [r4, #32]
 800631a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800631e:	4295      	cmp	r5, r2
 8006320:	d904      	bls.n	800632c <HAL_RCC_ClockConfig+0x9c>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006322:	6a22      	ldr	r2, [r4, #32]
 8006324:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006328:	432a      	orrs	r2, r5
 800632a:	6222      	str	r2, [r4, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800632c:	079e      	lsls	r6, r3, #30
 800632e:	4604      	mov	r4, r0
 8006330:	460d      	mov	r5, r1
 8006332:	f003 0201 	and.w	r2, r3, #1
 8006336:	d55d      	bpl.n	80063f4 <HAL_RCC_ClockConfig+0x164>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006338:	4e65      	ldr	r6, [pc, #404]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 800633a:	68c0      	ldr	r0, [r0, #12]
 800633c:	69b1      	ldr	r1, [r6, #24]
 800633e:	f001 010f 	and.w	r1, r1, #15
 8006342:	4288      	cmp	r0, r1
 8006344:	d904      	bls.n	8006350 <HAL_RCC_ClockConfig+0xc0>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006346:	69b1      	ldr	r1, [r6, #24]
 8006348:	f021 010f 	bic.w	r1, r1, #15
 800634c:	4301      	orrs	r1, r0
 800634e:	61b1      	str	r1, [r6, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006350:	2a00      	cmp	r2, #0
 8006352:	d031      	beq.n	80063b8 <HAL_RCC_ClockConfig+0x128>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006354:	4a5e      	ldr	r2, [pc, #376]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 8006356:	68a1      	ldr	r1, [r4, #8]
 8006358:	6993      	ldr	r3, [r2, #24]
 800635a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800635e:	430b      	orrs	r3, r1
 8006360:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006362:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006364:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006366:	2b02      	cmp	r3, #2
 8006368:	f000 80a2 	beq.w	80064b0 <HAL_RCC_ClockConfig+0x220>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800636c:	2b03      	cmp	r3, #3
 800636e:	f000 80a5 	beq.w	80064bc <HAL_RCC_ClockConfig+0x22c>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006372:	2b01      	cmp	r3, #1
 8006374:	f000 80a6 	beq.w	80064c4 <HAL_RCC_ClockConfig+0x234>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006378:	0757      	lsls	r7, r2, #29
 800637a:	d538      	bpl.n	80063ee <HAL_RCC_ClockConfig+0x15e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800637c:	4954      	ldr	r1, [pc, #336]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800637e:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006382:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006384:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006386:	f022 0207 	bic.w	r2, r2, #7
 800638a:	4313      	orrs	r3, r2
 800638c:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 800638e:	f7fd f839 	bl	8003404 <HAL_GetTick>
 8006392:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006394:	e005      	b.n	80063a2 <HAL_RCC_ClockConfig+0x112>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006396:	f7fd f835 	bl	8003404 <HAL_GetTick>
 800639a:	1bc0      	subs	r0, r0, r7
 800639c:	4540      	cmp	r0, r8
 800639e:	f200 808b 	bhi.w	80064b8 <HAL_RCC_ClockConfig+0x228>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063a2:	6933      	ldr	r3, [r6, #16]
 80063a4:	6862      	ldr	r2, [r4, #4]
 80063a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063aa:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80063ae:	d1f2      	bne.n	8006396 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b0:	6823      	ldr	r3, [r4, #0]
 80063b2:	079e      	lsls	r6, r3, #30
 80063b4:	d50b      	bpl.n	80063ce <HAL_RCC_ClockConfig+0x13e>
 80063b6:	68e0      	ldr	r0, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80063b8:	4945      	ldr	r1, [pc, #276]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 80063ba:	698a      	ldr	r2, [r1, #24]
 80063bc:	f002 020f 	and.w	r2, r2, #15
 80063c0:	4282      	cmp	r2, r0
 80063c2:	d904      	bls.n	80063ce <HAL_RCC_ClockConfig+0x13e>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063c4:	698a      	ldr	r2, [r1, #24]
 80063c6:	f022 020f 	bic.w	r2, r2, #15
 80063ca:	4310      	orrs	r0, r2
 80063cc:	6188      	str	r0, [r1, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063ce:	493f      	ldr	r1, [pc, #252]	; (80064cc <HAL_RCC_ClockConfig+0x23c>)
 80063d0:	680a      	ldr	r2, [r1, #0]
 80063d2:	f002 020f 	and.w	r2, r2, #15
 80063d6:	42aa      	cmp	r2, r5
 80063d8:	d914      	bls.n	8006404 <HAL_RCC_ClockConfig+0x174>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063da:	680a      	ldr	r2, [r1, #0]
 80063dc:	f022 020f 	bic.w	r2, r2, #15
 80063e0:	432a      	orrs	r2, r5
 80063e2:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063e4:	680a      	ldr	r2, [r1, #0]
 80063e6:	f002 020f 	and.w	r2, r2, #15
 80063ea:	42aa      	cmp	r2, r5
 80063ec:	d00a      	beq.n	8006404 <HAL_RCC_ClockConfig+0x174>
    return HAL_ERROR;
 80063ee:	2001      	movs	r0, #1
}
 80063f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063f4:	2a00      	cmp	r2, #0
 80063f6:	d1ad      	bne.n	8006354 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063f8:	4934      	ldr	r1, [pc, #208]	; (80064cc <HAL_RCC_ClockConfig+0x23c>)
 80063fa:	680a      	ldr	r2, [r1, #0]
 80063fc:	f002 020f 	and.w	r2, r2, #15
 8006400:	42aa      	cmp	r2, r5
 8006402:	d8ea      	bhi.n	80063da <HAL_RCC_ClockConfig+0x14a>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006404:	0758      	lsls	r0, r3, #29
 8006406:	d50b      	bpl.n	8006420 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006408:	4931      	ldr	r1, [pc, #196]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 800640a:	6920      	ldr	r0, [r4, #16]
 800640c:	698a      	ldr	r2, [r1, #24]
 800640e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8006412:	4290      	cmp	r0, r2
 8006414:	d204      	bcs.n	8006420 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006416:	698a      	ldr	r2, [r1, #24]
 8006418:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800641c:	4302      	orrs	r2, r0
 800641e:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006420:	0719      	lsls	r1, r3, #28
 8006422:	d50b      	bpl.n	800643c <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006424:	492a      	ldr	r1, [pc, #168]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 8006426:	6960      	ldr	r0, [r4, #20]
 8006428:	69ca      	ldr	r2, [r1, #28]
 800642a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800642e:	4290      	cmp	r0, r2
 8006430:	d204      	bcs.n	800643c <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006432:	69ca      	ldr	r2, [r1, #28]
 8006434:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006438:	4302      	orrs	r2, r0
 800643a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800643c:	06da      	lsls	r2, r3, #27
 800643e:	d50b      	bpl.n	8006458 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006440:	4923      	ldr	r1, [pc, #140]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 8006442:	69a0      	ldr	r0, [r4, #24]
 8006444:	69ca      	ldr	r2, [r1, #28]
 8006446:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800644a:	4290      	cmp	r0, r2
 800644c:	d204      	bcs.n	8006458 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800644e:	69ca      	ldr	r2, [r1, #28]
 8006450:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006454:	4302      	orrs	r2, r0
 8006456:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006458:	069b      	lsls	r3, r3, #26
 800645a:	d50b      	bpl.n	8006474 <HAL_RCC_ClockConfig+0x1e4>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800645c:	4a1c      	ldr	r2, [pc, #112]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 800645e:	69e1      	ldr	r1, [r4, #28]
 8006460:	6a13      	ldr	r3, [r2, #32]
 8006462:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006466:	4299      	cmp	r1, r3
 8006468:	d204      	bcs.n	8006474 <HAL_RCC_ClockConfig+0x1e4>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800646a:	6a13      	ldr	r3, [r2, #32]
 800646c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006470:	430b      	orrs	r3, r1
 8006472:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006474:	f7ff fe80 	bl	8006178 <HAL_RCC_GetSysClockFreq>
 8006478:	4a15      	ldr	r2, [pc, #84]	; (80064d0 <HAL_RCC_ClockConfig+0x240>)
 800647a:	4916      	ldr	r1, [pc, #88]	; (80064d4 <HAL_RCC_ClockConfig+0x244>)
 800647c:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800647e:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006480:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8006484:	4d14      	ldr	r5, [pc, #80]	; (80064d8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006486:	f002 020f 	and.w	r2, r2, #15
 800648a:	4c14      	ldr	r4, [pc, #80]	; (80064dc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800648c:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800648e:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006490:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8006494:	4912      	ldr	r1, [pc, #72]	; (80064e0 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006496:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800649a:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 800649e:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80064a0:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 80064a4:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80064a6:	6022      	str	r2, [r4, #0]
}
 80064a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80064ac:	f7fc bf46 	b.w	800333c <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064b0:	0390      	lsls	r0, r2, #14
 80064b2:	f53f af63 	bmi.w	800637c <HAL_RCC_ClockConfig+0xec>
 80064b6:	e79a      	b.n	80063ee <HAL_RCC_ClockConfig+0x15e>
            return HAL_TIMEOUT;
 80064b8:	2003      	movs	r0, #3
 80064ba:	e799      	b.n	80063f0 <HAL_RCC_ClockConfig+0x160>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80064bc:	0191      	lsls	r1, r2, #6
 80064be:	f53f af5d 	bmi.w	800637c <HAL_RCC_ClockConfig+0xec>
 80064c2:	e794      	b.n	80063ee <HAL_RCC_ClockConfig+0x15e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064c4:	05d2      	lsls	r2, r2, #23
 80064c6:	f53f af59 	bmi.w	800637c <HAL_RCC_ClockConfig+0xec>
 80064ca:	e790      	b.n	80063ee <HAL_RCC_ClockConfig+0x15e>
 80064cc:	52002000 	.word	0x52002000
 80064d0:	58024400 	.word	0x58024400
 80064d4:	0800fcd0 	.word	0x0800fcd0
 80064d8:	24000200 	.word	0x24000200
 80064dc:	240001f8 	.word	0x240001f8
 80064e0:	240001f4 	.word	0x240001f4

080064e4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064e4:	4a49      	ldr	r2, [pc, #292]	; (800660c <HAL_RCC_GetHCLKFreq+0x128>)
 80064e6:	6913      	ldr	r3, [r2, #16]
 80064e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064ec:	2b10      	cmp	r3, #16
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064ee:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064f0:	d064      	beq.n	80065bc <HAL_RCC_GetHCLKFreq+0xd8>
 80064f2:	2b18      	cmp	r3, #24
 80064f4:	d022      	beq.n	800653c <HAL_RCC_GetHCLKFreq+0x58>
 80064f6:	b1bb      	cbz	r3, 8006528 <HAL_RCC_GetHCLKFreq+0x44>
    sysclockfreq = CSI_VALUE;
 80064f8:	4b45      	ldr	r3, [pc, #276]	; (8006610 <HAL_RCC_GetHCLKFreq+0x12c>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80064fa:	4944      	ldr	r1, [pc, #272]	; (800660c <HAL_RCC_GetHCLKFreq+0x128>)
 80064fc:	4845      	ldr	r0, [pc, #276]	; (8006614 <HAL_RCC_GetHCLKFreq+0x130>)
 80064fe:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006500:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006502:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006506:	4c44      	ldr	r4, [pc, #272]	; (8006618 <HAL_RCC_GetHCLKFreq+0x134>)
 8006508:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800650c:	4d43      	ldr	r5, [pc, #268]	; (800661c <HAL_RCC_GetHCLKFreq+0x138>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800650e:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006510:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006512:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006516:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800651a:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800651c:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8006520:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006522:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8006524:	bc30      	pop	{r4, r5}
 8006526:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006528:	6813      	ldr	r3, [r2, #0]
 800652a:	0699      	lsls	r1, r3, #26
 800652c:	d548      	bpl.n	80065c0 <HAL_RCC_GetHCLKFreq+0xdc>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800652e:	6813      	ldr	r3, [r2, #0]
 8006530:	4a3b      	ldr	r2, [pc, #236]	; (8006620 <HAL_RCC_GetHCLKFreq+0x13c>)
 8006532:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006536:	fa22 f303 	lsr.w	r3, r2, r3
 800653a:	e7de      	b.n	80064fa <HAL_RCC_GetHCLKFreq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800653c:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800653e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006540:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006542:	f3c3 1305 	ubfx	r3, r3, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006546:	6b54      	ldr	r4, [r2, #52]	; 0x34
    if (pllm != 0U)
 8006548:	2b00      	cmp	r3, #0
 800654a:	d0d6      	beq.n	80064fa <HAL_RCC_GetHCLKFreq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800654c:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006550:	f001 0101 	and.w	r1, r1, #1
 8006554:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006558:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800655c:	fb01 f304 	mul.w	r3, r1, r4
 8006560:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8006564:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006566:	ee07 3a90 	vmov	s15, r3
 800656a:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 800656e:	d002      	beq.n	8006576 <HAL_RCC_GetHCLKFreq+0x92>
 8006570:	d32b      	bcc.n	80065ca <HAL_RCC_GetHCLKFreq+0xe6>
 8006572:	2802      	cmp	r0, #2
 8006574:	d026      	beq.n	80065c4 <HAL_RCC_GetHCLKFreq+0xe0>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006576:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006624 <HAL_RCC_GetHCLKFreq+0x140>
 800657a:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800657e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006584:	ee07 3a10 	vmov	s14, r3
 8006588:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800658c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006590:	ee37 7a25 	vadd.f32	s14, s14, s11
 8006594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006598:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800659c:	4b1b      	ldr	r3, [pc, #108]	; (800660c <HAL_RCC_GetHCLKFreq+0x128>)
 800659e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80065a4:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80065a6:	ee07 3a10 	vmov	s14, r3
 80065aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80065ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80065b2:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80065b6:	ee17 3a90 	vmov	r3, s15
 80065ba:	e79e      	b.n	80064fa <HAL_RCC_GetHCLKFreq+0x16>
    sysclockfreq = HSE_VALUE;
 80065bc:	4b1a      	ldr	r3, [pc, #104]	; (8006628 <HAL_RCC_GetHCLKFreq+0x144>)
 80065be:	e79c      	b.n	80064fa <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80065c0:	4b17      	ldr	r3, [pc, #92]	; (8006620 <HAL_RCC_GetHCLKFreq+0x13c>)
 80065c2:	e79a      	b.n	80064fa <HAL_RCC_GetHCLKFreq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80065c4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800662c <HAL_RCC_GetHCLKFreq+0x148>
 80065c8:	e7d7      	b.n	800657a <HAL_RCC_GetHCLKFreq+0x96>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065ca:	6813      	ldr	r3, [r2, #0]
 80065cc:	069b      	lsls	r3, r3, #26
 80065ce:	d51a      	bpl.n	8006606 <HAL_RCC_GetHCLKFreq+0x122>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80065d0:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80065d2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80065d6:	4912      	ldr	r1, [pc, #72]	; (8006620 <HAL_RCC_GetHCLKFreq+0x13c>)
 80065d8:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80065dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80065de:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80065e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e4:	ee07 1a10 	vmov	s14, r1
 80065e8:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80065ec:	ee07 3a10 	vmov	s14, r3
 80065f0:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80065f4:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80065f8:	ee76 6a05 	vadd.f32	s13, s12, s10
 80065fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006600:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006604:	e7ca      	b.n	800659c <HAL_RCC_GetHCLKFreq+0xb8>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006606:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8006630 <HAL_RCC_GetHCLKFreq+0x14c>
 800660a:	e7b6      	b.n	800657a <HAL_RCC_GetHCLKFreq+0x96>
 800660c:	58024400 	.word	0x58024400
 8006610:	003d0900 	.word	0x003d0900
 8006614:	0800fcd0 	.word	0x0800fcd0
 8006618:	240001f8 	.word	0x240001f8
 800661c:	240001f4 	.word	0x240001f4
 8006620:	03d09000 	.word	0x03d09000
 8006624:	4a742400 	.word	0x4a742400
 8006628:	007a1200 	.word	0x007a1200
 800662c:	4af42400 	.word	0x4af42400
 8006630:	4c742400 	.word	0x4c742400

08006634 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006634:	494d      	ldr	r1, [pc, #308]	; (800676c <HAL_RCC_GetPCLK1Freq+0x138>)
 8006636:	690b      	ldr	r3, [r1, #16]
 8006638:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800663c:	2b10      	cmp	r3, #16
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800663e:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006640:	d06b      	beq.n	800671a <HAL_RCC_GetPCLK1Freq+0xe6>
 8006642:	2b18      	cmp	r3, #24
 8006644:	d029      	beq.n	800669a <HAL_RCC_GetPCLK1Freq+0x66>
 8006646:	b1fb      	cbz	r3, 8006688 <HAL_RCC_GetPCLK1Freq+0x54>
    sysclockfreq = CSI_VALUE;
 8006648:	4a49      	ldr	r2, [pc, #292]	; (8006770 <HAL_RCC_GetPCLK1Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800664a:	4848      	ldr	r0, [pc, #288]	; (800676c <HAL_RCC_GetPCLK1Freq+0x138>)
 800664c:	4949      	ldr	r1, [pc, #292]	; (8006774 <HAL_RCC_GetPCLK1Freq+0x140>)
 800664e:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006650:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006652:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8006656:	4d48      	ldr	r5, [pc, #288]	; (8006778 <HAL_RCC_GetPCLK1Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006658:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800665c:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800665e:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006660:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006664:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006668:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800666a:	4c44      	ldr	r4, [pc, #272]	; (800677c <HAL_RCC_GetPCLK1Freq+0x148>)
 800666c:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8006670:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006672:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006674:	69c2      	ldr	r2, [r0, #28]
 8006676:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800667a:	5c88      	ldrb	r0, [r1, r2]
 800667c:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006680:	bc30      	pop	{r4, r5}
 8006682:	fa23 f000 	lsr.w	r0, r3, r0
 8006686:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006688:	680b      	ldr	r3, [r1, #0]
 800668a:	069a      	lsls	r2, r3, #26
 800668c:	d547      	bpl.n	800671e <HAL_RCC_GetPCLK1Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800668e:	680b      	ldr	r3, [r1, #0]
 8006690:	4a3b      	ldr	r2, [pc, #236]	; (8006780 <HAL_RCC_GetPCLK1Freq+0x14c>)
 8006692:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006696:	40da      	lsrs	r2, r3
 8006698:	e7d7      	b.n	800664a <HAL_RCC_GetPCLK1Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800669a:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800669c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800669e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80066a0:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80066a4:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 80066a6:	2a00      	cmp	r2, #0
 80066a8:	d0cf      	beq.n	800664a <HAL_RCC_GetPCLK1Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80066aa:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066b6:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80066ba:	fb03 f304 	mul.w	r3, r3, r4
 80066be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 80066c2:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80066c4:	ee07 3a90 	vmov	s15, r3
 80066c8:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 80066cc:	d002      	beq.n	80066d4 <HAL_RCC_GetPCLK1Freq+0xa0>
 80066ce:	d32b      	bcc.n	8006728 <HAL_RCC_GetPCLK1Freq+0xf4>
 80066d0:	2802      	cmp	r0, #2
 80066d2:	d026      	beq.n	8006722 <HAL_RCC_GetPCLK1Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80066d4:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006784 <HAL_RCC_GetPCLK1Freq+0x150>
 80066d8:	ee87 6a26 	vdiv.f32	s12, s14, s13
 80066dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80066de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e2:	ee07 3a10 	vmov	s14, r3
 80066e6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80066ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80066ee:	ee37 7a25 	vadd.f32	s14, s14, s11
 80066f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066f6:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80066fa:	4b1c      	ldr	r3, [pc, #112]	; (800676c <HAL_RCC_GetPCLK1Freq+0x138>)
 80066fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fe:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006702:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006704:	ee07 3a10 	vmov	s14, r3
 8006708:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800670c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006710:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8006714:	ee17 2a90 	vmov	r2, s15
 8006718:	e797      	b.n	800664a <HAL_RCC_GetPCLK1Freq+0x16>
    sysclockfreq = HSE_VALUE;
 800671a:	4a1b      	ldr	r2, [pc, #108]	; (8006788 <HAL_RCC_GetPCLK1Freq+0x154>)
 800671c:	e795      	b.n	800664a <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800671e:	4a18      	ldr	r2, [pc, #96]	; (8006780 <HAL_RCC_GetPCLK1Freq+0x14c>)
 8006720:	e793      	b.n	800664a <HAL_RCC_GetPCLK1Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006722:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800678c <HAL_RCC_GetPCLK1Freq+0x158>
 8006726:	e7d7      	b.n	80066d8 <HAL_RCC_GetPCLK1Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006728:	680b      	ldr	r3, [r1, #0]
 800672a:	069b      	lsls	r3, r3, #26
 800672c:	d51a      	bpl.n	8006764 <HAL_RCC_GetPCLK1Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800672e:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006730:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006734:	4a12      	ldr	r2, [pc, #72]	; (8006780 <HAL_RCC_GetPCLK1Freq+0x14c>)
 8006736:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800673a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800673c:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800673e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006742:	ee07 2a10 	vmov	s14, r2
 8006746:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 800674a:	ee07 3a10 	vmov	s14, r3
 800674e:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8006752:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8006756:	ee76 6a05 	vadd.f32	s13, s12, s10
 800675a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006762:	e7ca      	b.n	80066fa <HAL_RCC_GetPCLK1Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006764:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8006790 <HAL_RCC_GetPCLK1Freq+0x15c>
 8006768:	e7b6      	b.n	80066d8 <HAL_RCC_GetPCLK1Freq+0xa4>
 800676a:	bf00      	nop
 800676c:	58024400 	.word	0x58024400
 8006770:	003d0900 	.word	0x003d0900
 8006774:	0800fcd0 	.word	0x0800fcd0
 8006778:	240001f4 	.word	0x240001f4
 800677c:	240001f8 	.word	0x240001f8
 8006780:	03d09000 	.word	0x03d09000
 8006784:	4a742400 	.word	0x4a742400
 8006788:	007a1200 	.word	0x007a1200
 800678c:	4af42400 	.word	0x4af42400
 8006790:	4c742400 	.word	0x4c742400

08006794 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006794:	494d      	ldr	r1, [pc, #308]	; (80068cc <HAL_RCC_GetPCLK2Freq+0x138>)
 8006796:	690b      	ldr	r3, [r1, #16]
 8006798:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800679c:	2b10      	cmp	r3, #16
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800679e:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067a0:	d06b      	beq.n	800687a <HAL_RCC_GetPCLK2Freq+0xe6>
 80067a2:	2b18      	cmp	r3, #24
 80067a4:	d029      	beq.n	80067fa <HAL_RCC_GetPCLK2Freq+0x66>
 80067a6:	b1fb      	cbz	r3, 80067e8 <HAL_RCC_GetPCLK2Freq+0x54>
    sysclockfreq = CSI_VALUE;
 80067a8:	4a49      	ldr	r2, [pc, #292]	; (80068d0 <HAL_RCC_GetPCLK2Freq+0x13c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067aa:	4848      	ldr	r0, [pc, #288]	; (80068cc <HAL_RCC_GetPCLK2Freq+0x138>)
 80067ac:	4949      	ldr	r1, [pc, #292]	; (80068d4 <HAL_RCC_GetPCLK2Freq+0x140>)
 80067ae:	6984      	ldr	r4, [r0, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067b0:	6983      	ldr	r3, [r0, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067b2:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 80067b6:	4d48      	ldr	r5, [pc, #288]	; (80068d8 <HAL_RCC_GetPCLK2Freq+0x144>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067b8:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067bc:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067be:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067c0:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067c4:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80067c8:	40e2      	lsrs	r2, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067ca:	4c44      	ldr	r4, [pc, #272]	; (80068dc <HAL_RCC_GetPCLK2Freq+0x148>)
 80067cc:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80067d0:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067d2:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80067d4:	69c2      	ldr	r2, [r0, #28]
 80067d6:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80067da:	5c88      	ldrb	r0, [r1, r2]
 80067dc:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80067e0:	bc30      	pop	{r4, r5}
 80067e2:	fa23 f000 	lsr.w	r0, r3, r0
 80067e6:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067e8:	680b      	ldr	r3, [r1, #0]
 80067ea:	069a      	lsls	r2, r3, #26
 80067ec:	d547      	bpl.n	800687e <HAL_RCC_GetPCLK2Freq+0xea>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80067ee:	680b      	ldr	r3, [r1, #0]
 80067f0:	4a3b      	ldr	r2, [pc, #236]	; (80068e0 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80067f2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80067f6:	40da      	lsrs	r2, r3
 80067f8:	e7d7      	b.n	80067aa <HAL_RCC_GetPCLK2Freq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067fa:	6a88      	ldr	r0, [r1, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80067fc:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80067fe:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006800:	f3c2 1205 	ubfx	r2, r2, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006804:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    if (pllm != 0U)
 8006806:	2a00      	cmp	r2, #0
 8006808:	d0cf      	beq.n	80067aa <HAL_RCC_GetPCLK2Freq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800680a:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	ee07 2a90 	vmov	s15, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006816:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800681a:	fb03 f304 	mul.w	r3, r3, r4
 800681e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8006822:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006824:	ee07 3a90 	vmov	s15, r3
 8006828:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 800682c:	d002      	beq.n	8006834 <HAL_RCC_GetPCLK2Freq+0xa0>
 800682e:	d32b      	bcc.n	8006888 <HAL_RCC_GetPCLK2Freq+0xf4>
 8006830:	2802      	cmp	r0, #2
 8006832:	d026      	beq.n	8006882 <HAL_RCC_GetPCLK2Freq+0xee>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006834:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80068e4 <HAL_RCC_GetPCLK2Freq+0x150>
 8006838:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800683c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800683e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006842:	ee07 3a10 	vmov	s14, r3
 8006846:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800684a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800684e:	ee37 7a25 	vadd.f32	s14, s14, s11
 8006852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006856:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800685a:	4b1c      	ldr	r3, [pc, #112]	; (80068cc <HAL_RCC_GetPCLK2Freq+0x138>)
 800685c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006862:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006864:	ee07 3a10 	vmov	s14, r3
 8006868:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800686c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006870:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8006874:	ee17 2a90 	vmov	r2, s15
 8006878:	e797      	b.n	80067aa <HAL_RCC_GetPCLK2Freq+0x16>
    sysclockfreq = HSE_VALUE;
 800687a:	4a1b      	ldr	r2, [pc, #108]	; (80068e8 <HAL_RCC_GetPCLK2Freq+0x154>)
 800687c:	e795      	b.n	80067aa <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800687e:	4a18      	ldr	r2, [pc, #96]	; (80068e0 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8006880:	e793      	b.n	80067aa <HAL_RCC_GetPCLK2Freq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006882:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80068ec <HAL_RCC_GetPCLK2Freq+0x158>
 8006886:	e7d7      	b.n	8006838 <HAL_RCC_GetPCLK2Freq+0xa4>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006888:	680b      	ldr	r3, [r1, #0]
 800688a:	069b      	lsls	r3, r3, #26
 800688c:	d51a      	bpl.n	80068c4 <HAL_RCC_GetPCLK2Freq+0x130>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800688e:	6808      	ldr	r0, [r1, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006890:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006894:	4a12      	ldr	r2, [pc, #72]	; (80068e0 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8006896:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800689a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800689c:	40c2      	lsrs	r2, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800689e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068a2:	ee07 2a10 	vmov	s14, r2
 80068a6:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80068aa:	ee07 3a10 	vmov	s14, r3
 80068ae:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80068b2:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80068b6:	ee76 6a05 	vadd.f32	s13, s12, s10
 80068ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068c2:	e7ca      	b.n	800685a <HAL_RCC_GetPCLK2Freq+0xc6>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80068c4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80068f0 <HAL_RCC_GetPCLK2Freq+0x15c>
 80068c8:	e7b6      	b.n	8006838 <HAL_RCC_GetPCLK2Freq+0xa4>
 80068ca:	bf00      	nop
 80068cc:	58024400 	.word	0x58024400
 80068d0:	003d0900 	.word	0x003d0900
 80068d4:	0800fcd0 	.word	0x0800fcd0
 80068d8:	240001f4 	.word	0x240001f4
 80068dc:	240001f8 	.word	0x240001f8
 80068e0:	03d09000 	.word	0x03d09000
 80068e4:	4a742400 	.word	0x4a742400
 80068e8:	007a1200 	.word	0x007a1200
 80068ec:	4af42400 	.word	0x4af42400
 80068f0:	4c742400 	.word	0x4c742400

080068f4 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068f4:	4a3b      	ldr	r2, [pc, #236]	; (80069e4 <RCCEx_PLL2_Config+0xf0>)
{
 80068f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80068fa:	f003 0303 	and.w	r3, r3, #3
 80068fe:	2b03      	cmp	r3, #3
 8006900:	d067      	beq.n	80069d2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006902:	6813      	ldr	r3, [r2, #0]
 8006904:	460f      	mov	r7, r1
 8006906:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006908:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800690a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800690e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006910:	f7fc fd78 	bl	8003404 <HAL_GetTick>
 8006914:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006916:	e004      	b.n	8006922 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006918:	f7fc fd74 	bl	8003404 <HAL_GetTick>
 800691c:	1b80      	subs	r0, r0, r6
 800691e:	2802      	cmp	r0, #2
 8006920:	d859      	bhi.n	80069d6 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006922:	6823      	ldr	r3, [r4, #0]
 8006924:	011a      	lsls	r2, r3, #4
 8006926:	d4f7      	bmi.n	8006918 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006928:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800692a:	682a      	ldr	r2, [r5, #0]
 800692c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006930:	492d      	ldr	r1, [pc, #180]	; (80069e8 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006932:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8006936:	62a3      	str	r3, [r4, #40]	; 0x28
 8006938:	686e      	ldr	r6, [r5, #4]
 800693a:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 800693e:	3e01      	subs	r6, #1
 8006940:	1e50      	subs	r0, r2, #1
 8006942:	3b01      	subs	r3, #1
 8006944:	692a      	ldr	r2, [r5, #16]
 8006946:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800694a:	025b      	lsls	r3, r3, #9
 800694c:	0400      	lsls	r0, r0, #16
 800694e:	3a01      	subs	r2, #1
 8006950:	b29b      	uxth	r3, r3
 8006952:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8006956:	0612      	lsls	r2, r2, #24
 8006958:	4303      	orrs	r3, r0
 800695a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800695e:	4333      	orrs	r3, r6
 8006960:	4313      	orrs	r3, r2
 8006962:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006964:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006966:	696a      	ldr	r2, [r5, #20]
 8006968:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800696c:	4313      	orrs	r3, r2
 800696e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006970:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006972:	69aa      	ldr	r2, [r5, #24]
 8006974:	f023 0320 	bic.w	r3, r3, #32
 8006978:	4313      	orrs	r3, r2
 800697a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800697c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800697e:	f023 0310 	bic.w	r3, r3, #16
 8006982:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006984:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006986:	69eb      	ldr	r3, [r5, #28]
 8006988:	4011      	ands	r1, r2
 800698a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800698e:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006990:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006992:	f043 0310 	orr.w	r3, r3, #16
 8006996:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006998:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800699a:	b1f7      	cbz	r7, 80069da <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800699c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800699e:	bf0c      	ite	eq
 80069a0:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80069a4:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80069a8:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80069aa:	4b0e      	ldr	r3, [pc, #56]	; (80069e4 <RCCEx_PLL2_Config+0xf0>)
 80069ac:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069ae:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 80069b0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80069b4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80069b6:	f7fc fd25 	bl	8003404 <HAL_GetTick>
 80069ba:	4605      	mov	r5, r0
 80069bc:	e004      	b.n	80069c8 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80069be:	f7fc fd21 	bl	8003404 <HAL_GetTick>
 80069c2:	1b40      	subs	r0, r0, r5
 80069c4:	2802      	cmp	r0, #2
 80069c6:	d806      	bhi.n	80069d6 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	011b      	lsls	r3, r3, #4
 80069cc:	d5f7      	bpl.n	80069be <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 80069ce:	2000      	movs	r0, #0
}
 80069d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80069d2:	2001      	movs	r0, #1
}
 80069d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80069d6:	2003      	movs	r0, #3
}
 80069d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80069da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80069de:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069e0:	e7e3      	b.n	80069aa <RCCEx_PLL2_Config+0xb6>
 80069e2:	bf00      	nop
 80069e4:	58024400 	.word	0x58024400
 80069e8:	ffff0007 	.word	0xffff0007

080069ec <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069ec:	4a3b      	ldr	r2, [pc, #236]	; (8006adc <RCCEx_PLL3_Config+0xf0>)
{
 80069ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069f0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80069f2:	f003 0303 	and.w	r3, r3, #3
 80069f6:	2b03      	cmp	r3, #3
 80069f8:	d067      	beq.n	8006aca <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80069fa:	6813      	ldr	r3, [r2, #0]
 80069fc:	460f      	mov	r7, r1
 80069fe:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a00:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8006a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a06:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006a08:	f7fc fcfc 	bl	8003404 <HAL_GetTick>
 8006a0c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a0e:	e004      	b.n	8006a1a <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006a10:	f7fc fcf8 	bl	8003404 <HAL_GetTick>
 8006a14:	1b80      	subs	r0, r0, r6
 8006a16:	2802      	cmp	r0, #2
 8006a18:	d859      	bhi.n	8006ace <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	009a      	lsls	r2, r3, #2
 8006a1e:	d4f7      	bmi.n	8006a10 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006a20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006a22:	682a      	ldr	r2, [r5, #0]
 8006a24:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006a28:	492d      	ldr	r1, [pc, #180]	; (8006ae0 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006a2a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8006a2e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a30:	686e      	ldr	r6, [r5, #4]
 8006a32:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8006a36:	3e01      	subs	r6, #1
 8006a38:	1e50      	subs	r0, r2, #1
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	692a      	ldr	r2, [r5, #16]
 8006a3e:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8006a42:	025b      	lsls	r3, r3, #9
 8006a44:	0400      	lsls	r0, r0, #16
 8006a46:	3a01      	subs	r2, #1
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8006a4e:	0612      	lsls	r2, r2, #24
 8006a50:	4303      	orrs	r3, r0
 8006a52:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8006a56:	4333      	orrs	r3, r6
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006a5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a5e:	696a      	ldr	r2, [r5, #20]
 8006a60:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a64:	4313      	orrs	r3, r2
 8006a66:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006a68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a6a:	69aa      	ldr	r2, [r5, #24]
 8006a6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a70:	4313      	orrs	r3, r2
 8006a72:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006a74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a7a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006a7c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006a7e:	69eb      	ldr	r3, [r5, #28]
 8006a80:	4011      	ands	r1, r2
 8006a82:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8006a86:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006a88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a8e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006a90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8006a92:	b1f7      	cbz	r7, 8006ad2 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006a94:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006a96:	bf0c      	ite	eq
 8006a98:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006a9c:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8006aa0:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006aa2:	4b0e      	ldr	r3, [pc, #56]	; (8006adc <RCCEx_PLL3_Config+0xf0>)
 8006aa4:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006aa6:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 8006aa8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006aac:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8006aae:	f7fc fca9 	bl	8003404 <HAL_GetTick>
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	e004      	b.n	8006ac0 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006ab6:	f7fc fca5 	bl	8003404 <HAL_GetTick>
 8006aba:	1b40      	subs	r0, r0, r5
 8006abc:	2802      	cmp	r0, #2
 8006abe:	d806      	bhi.n	8006ace <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	d5f7      	bpl.n	8006ab6 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8006ac6:	2000      	movs	r0, #0
}
 8006ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8006aca:	2001      	movs	r0, #1
}
 8006acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8006ace:	2003      	movs	r0, #3
}
 8006ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006ad2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ad6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ad8:	e7e3      	b.n	8006aa2 <RCCEx_PLL3_Config+0xb6>
 8006ada:	bf00      	nop
 8006adc:	58024400 	.word	0x58024400
 8006ae0:	ffff0007 	.word	0xffff0007

08006ae4 <HAL_RCCEx_PeriphCLKConfig>:
{
 8006ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ae8:	6803      	ldr	r3, [r0, #0]
{
 8006aea:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006aec:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8006af0:	d015      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x3a>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8006af2:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8006af4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006af8:	f000 844e 	beq.w	8007398 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8006afc:	f240 8501 	bls.w	8007502 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8006b00:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8006b04:	f000 8461 	beq.w	80073ca <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8006b08:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8006b0c:	f040 8512 	bne.w	8007534 <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006b10:	48a2      	ldr	r0, [pc, #648]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006b12:	2600      	movs	r6, #0
 8006b14:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8006b16:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b1e:	05dd      	lsls	r5, r3, #23
 8006b20:	d50a      	bpl.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->Sai1ClockSelection)
 8006b22:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006b24:	2a04      	cmp	r2, #4
 8006b26:	d806      	bhi.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006b28:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006b2c:	03e403dd 	.word	0x03e403dd
 8006b30:	039e03d2 	.word	0x039e03d2
 8006b34:	039e      	.short	0x039e
      ret = HAL_ERROR;
 8006b36:	2601      	movs	r6, #1
 8006b38:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006b3a:	0598      	lsls	r0, r3, #22
 8006b3c:	d51b      	bpl.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->Sai23ClockSelection)
 8006b3e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8006b40:	2a80      	cmp	r2, #128	; 0x80
 8006b42:	f000 8405 	beq.w	8007350 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 8006b46:	f200 84d1 	bhi.w	80074ec <HAL_RCCEx_PeriphCLKConfig+0xa08>
 8006b4a:	2a00      	cmp	r2, #0
 8006b4c:	f000 8443 	beq.w	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8006b50:	2a40      	cmp	r2, #64	; 0x40
 8006b52:	f040 84d2 	bne.w	80074fa <HAL_RCCEx_PeriphCLKConfig+0xa16>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b56:	2100      	movs	r1, #0
 8006b58:	1d20      	adds	r0, r4, #4
 8006b5a:	f7ff fecb 	bl	80068f4 <RCCEx_PLL2_Config>
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006b62:	2d00      	cmp	r5, #0
 8006b64:	f040 83fe 	bne.w	8007364 <HAL_RCCEx_PeriphCLKConfig+0x880>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006b68:	498c      	ldr	r1, [pc, #560]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006b6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b6c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8006b6e:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8006b72:	4302      	orrs	r2, r0
 8006b74:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006b76:	0559      	lsls	r1, r3, #21
 8006b78:	d51f      	bpl.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4AClockSelection)
 8006b7a:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8006b7e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8006b82:	f000 83d4 	beq.w	800732e <HAL_RCCEx_PeriphCLKConfig+0x84a>
 8006b86:	f200 8499 	bhi.w	80074bc <HAL_RCCEx_PeriphCLKConfig+0x9d8>
 8006b8a:	2a00      	cmp	r2, #0
 8006b8c:	f000 8410 	beq.w	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8006b90:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8006b94:	f040 849a 	bne.w	80074cc <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b98:	2100      	movs	r1, #0
 8006b9a:	1d20      	adds	r0, r4, #4
 8006b9c:	f7ff feaa 	bl	80068f4 <RCCEx_PLL2_Config>
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006ba4:	2d00      	cmp	r5, #0
 8006ba6:	f040 83cc 	bne.w	8007342 <HAL_RCCEx_PeriphCLKConfig+0x85e>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006baa:	497c      	ldr	r1, [pc, #496]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006bac:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8006bb0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006bb2:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8006bb6:	4302      	orrs	r2, r0
 8006bb8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006bba:	051a      	lsls	r2, r3, #20
 8006bbc:	d51f      	bpl.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8006bbe:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8006bc2:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8006bc6:	f000 83cf 	beq.w	8007368 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8006bca:	f200 8483 	bhi.w	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x9f0>
 8006bce:	2a00      	cmp	r2, #0
 8006bd0:	f000 8408 	beq.w	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8006bd4:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8006bd8:	f040 8484 	bne.w	80074e4 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006bdc:	2100      	movs	r1, #0
 8006bde:	1d20      	adds	r0, r4, #4
 8006be0:	f7ff fe88 	bl	80068f4 <RCCEx_PLL2_Config>
 8006be4:	6823      	ldr	r3, [r4, #0]
 8006be6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006be8:	2d00      	cmp	r5, #0
 8006bea:	f040 83c7 	bne.w	800737c <HAL_RCCEx_PeriphCLKConfig+0x898>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006bee:	496b      	ldr	r1, [pc, #428]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006bf0:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8006bf4:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006bf6:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8006bfa:	4302      	orrs	r2, r0
 8006bfc:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006bfe:	019f      	lsls	r7, r3, #6
 8006c00:	d50d      	bpl.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    switch(PeriphClkInit->QspiClockSelection)
 8006c02:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006c04:	2a10      	cmp	r2, #16
 8006c06:	f000 830c 	beq.w	8007222 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006c0a:	f240 848e 	bls.w	800752a <HAL_RCCEx_PeriphCLKConfig+0xa46>
 8006c0e:	2a20      	cmp	r2, #32
 8006c10:	f000 8349 	beq.w	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
 8006c14:	2a30      	cmp	r2, #48	; 0x30
 8006c16:	f000 8309 	beq.w	800722c <HAL_RCCEx_PeriphCLKConfig+0x748>
      ret = HAL_ERROR;
 8006c1a:	2601      	movs	r6, #1
 8006c1c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006c1e:	04d8      	lsls	r0, r3, #19
 8006c20:	d51d      	bpl.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8006c22:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006c24:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8006c28:	f000 83aa 	beq.w	8007380 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8006c2c:	f200 8471 	bhi.w	8007512 <HAL_RCCEx_PeriphCLKConfig+0xa2e>
 8006c30:	2a00      	cmp	r2, #0
 8006c32:	f000 83c4 	beq.w	80073be <HAL_RCCEx_PeriphCLKConfig+0x8da>
 8006c36:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8006c3a:	f040 8472 	bne.w	8007522 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c3e:	2100      	movs	r1, #0
 8006c40:	1d20      	adds	r0, r4, #4
 8006c42:	f7ff fe57 	bl	80068f4 <RCCEx_PLL2_Config>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006c4a:	2d00      	cmp	r5, #0
 8006c4c:	f040 83a2 	bne.w	8007394 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006c50:	4952      	ldr	r1, [pc, #328]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006c52:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8006c54:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8006c56:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006c5a:	4302      	orrs	r2, r0
 8006c5c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006c5e:	0499      	lsls	r1, r3, #18
 8006c60:	d51b      	bpl.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi45ClockSelection)
 8006c62:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006c64:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8006c68:	f000 8309 	beq.w	800727e <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8006c6c:	f200 8407 	bhi.w	800747e <HAL_RCCEx_PeriphCLKConfig+0x99a>
 8006c70:	b14a      	cbz	r2, 8006c86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8006c72:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006c76:	f040 840e 	bne.w	8007496 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	1d20      	adds	r0, r4, #4
 8006c7e:	f7ff fe39 	bl	80068f4 <RCCEx_PLL2_Config>
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006c86:	2d00      	cmp	r5, #0
 8006c88:	f040 8271 	bne.w	800716e <HAL_RCCEx_PeriphCLKConfig+0x68a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006c8c:	4943      	ldr	r1, [pc, #268]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006c8e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8006c90:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8006c92:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8006c96:	4302      	orrs	r2, r0
 8006c98:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006c9a:	045a      	lsls	r2, r3, #17
 8006c9c:	d51d      	bpl.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Spi6ClockSelection)
 8006c9e:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8006ca2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8006ca6:	f000 82b2 	beq.w	800720e <HAL_RCCEx_PeriphCLKConfig+0x72a>
 8006caa:	f200 83f8 	bhi.w	800749e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8006cae:	b14a      	cbz	r2, 8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8006cb0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8006cb4:	f040 83ff 	bne.w	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006cb8:	2101      	movs	r1, #1
 8006cba:	1d20      	adds	r0, r4, #4
 8006cbc:	f7ff fe1a 	bl	80068f4 <RCCEx_PLL2_Config>
 8006cc0:	6823      	ldr	r3, [r4, #0]
 8006cc2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006cc4:	2d00      	cmp	r5, #0
 8006cc6:	f040 8250 	bne.w	800716a <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006cca:	4934      	ldr	r1, [pc, #208]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006ccc:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8006cd0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006cd2:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8006cd6:	4302      	orrs	r2, r0
 8006cd8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006cda:	041f      	lsls	r7, r3, #16
 8006cdc:	d50d      	bpl.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch(PeriphClkInit->FdcanClockSelection)
 8006cde:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8006ce0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8006ce4:	f000 82d6 	beq.w	8007294 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8006ce8:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8006cec:	f000 81ad 	beq.w	800704a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8006cf0:	2a00      	cmp	r2, #0
 8006cf2:	f000 81b0 	beq.w	8007056 <HAL_RCCEx_PeriphCLKConfig+0x572>
      ret = HAL_ERROR;
 8006cf6:	2601      	movs	r6, #1
 8006cf8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006cfa:	01d8      	lsls	r0, r3, #7
 8006cfc:	d519      	bpl.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x24e>
    switch(PeriphClkInit->FmcClockSelection)
 8006cfe:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006d00:	2a03      	cmp	r2, #3
 8006d02:	f200 8442 	bhi.w	800758a <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 8006d06:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006d0a:	000a      	.short	0x000a
 8006d0c:	00040264 	.word	0x00040264
 8006d10:	000a      	.short	0x000a
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006d12:	2102      	movs	r1, #2
 8006d14:	1d20      	adds	r0, r4, #4
 8006d16:	f7ff fded 	bl	80068f4 <RCCEx_PLL2_Config>
 8006d1a:	6823      	ldr	r3, [r4, #0]
 8006d1c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006d1e:	2d00      	cmp	r5, #0
 8006d20:	f040 821b 	bne.w	800715a <HAL_RCCEx_PeriphCLKConfig+0x676>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006d24:	491d      	ldr	r1, [pc, #116]	; (8006d9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8006d26:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8006d28:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8006d2a:	f022 0203 	bic.w	r2, r2, #3
 8006d2e:	4302      	orrs	r2, r0
 8006d30:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d32:	0259      	lsls	r1, r3, #9
 8006d34:	f100 81cb 	bmi.w	80070ce <HAL_RCCEx_PeriphCLKConfig+0x5ea>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006d38:	07df      	lsls	r7, r3, #31
 8006d3a:	d542      	bpl.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch(PeriphClkInit->Usart16ClockSelection)
 8006d3c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8006d3e:	2a28      	cmp	r2, #40	; 0x28
 8006d40:	f200 8369 	bhi.w	8007416 <HAL_RCCEx_PeriphCLKConfig+0x932>
 8006d44:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006d48:	03670033 	.word	0x03670033
 8006d4c:	03670367 	.word	0x03670367
 8006d50:	03670367 	.word	0x03670367
 8006d54:	03670367 	.word	0x03670367
 8006d58:	03670256 	.word	0x03670256
 8006d5c:	03670367 	.word	0x03670367
 8006d60:	03670367 	.word	0x03670367
 8006d64:	03670367 	.word	0x03670367
 8006d68:	0367002c 	.word	0x0367002c
 8006d6c:	03670367 	.word	0x03670367
 8006d70:	03670367 	.word	0x03670367
 8006d74:	03670367 	.word	0x03670367
 8006d78:	03670033 	.word	0x03670033
 8006d7c:	03670367 	.word	0x03670367
 8006d80:	03670367 	.word	0x03670367
 8006d84:	03670367 	.word	0x03670367
 8006d88:	03670033 	.word	0x03670033
 8006d8c:	03670367 	.word	0x03670367
 8006d90:	03670367 	.word	0x03670367
 8006d94:	03670367 	.word	0x03670367
 8006d98:	0033      	.short	0x0033
 8006d9a:	bf00      	nop
 8006d9c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006da0:	2101      	movs	r1, #1
 8006da2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006da6:	f7ff fe21 	bl	80069ec <RCCEx_PLL3_Config>
 8006daa:	6823      	ldr	r3, [r4, #0]
 8006dac:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006dae:	2d00      	cmp	r5, #0
 8006db0:	f040 81d1 	bne.w	8007156 <HAL_RCCEx_PeriphCLKConfig+0x672>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006db4:	49ad      	ldr	r1, [pc, #692]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006db6:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006db8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8006dba:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8006dbe:	4302      	orrs	r2, r0
 8006dc0:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006dc2:	0798      	lsls	r0, r3, #30
 8006dc4:	d51c      	bpl.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006dc6:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8006dc8:	2a05      	cmp	r2, #5
 8006dca:	f200 83d8 	bhi.w	800757e <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 8006dce:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006dd2:	000d      	.short	0x000d
 8006dd4:	000601f7 	.word	0x000601f7
 8006dd8:	000d000d 	.word	0x000d000d
 8006ddc:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006dde:	2101      	movs	r1, #1
 8006de0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006de4:	f7ff fe02 	bl	80069ec <RCCEx_PLL3_Config>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006dec:	2d00      	cmp	r5, #0
 8006dee:	f040 81b6 	bne.w	800715e <HAL_RCCEx_PeriphCLKConfig+0x67a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006df2:	499e      	ldr	r1, [pc, #632]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006df4:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8006df6:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8006df8:	f022 0207 	bic.w	r2, r2, #7
 8006dfc:	4302      	orrs	r2, r0
 8006dfe:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e00:	0759      	lsls	r1, r3, #29
 8006e02:	d51e      	bpl.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x35e>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006e04:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8006e08:	2a05      	cmp	r2, #5
 8006e0a:	f200 83bb 	bhi.w	8007584 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8006e0e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006e12:	000d      	.short	0x000d
 8006e14:	000601e8 	.word	0x000601e8
 8006e18:	000d000d 	.word	0x000d000d
 8006e1c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e1e:	2101      	movs	r1, #1
 8006e20:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006e24:	f7ff fde2 	bl	80069ec <RCCEx_PLL3_Config>
 8006e28:	6823      	ldr	r3, [r4, #0]
 8006e2a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006e2c:	2d00      	cmp	r5, #0
 8006e2e:	f040 8198 	bne.w	8007162 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e32:	498e      	ldr	r1, [pc, #568]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006e34:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8006e38:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006e3a:	f022 0207 	bic.w	r2, r2, #7
 8006e3e:	4302      	orrs	r2, r0
 8006e40:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006e42:	069a      	lsls	r2, r3, #26
 8006e44:	d51d      	bpl.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006e46:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8006e4a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8006e4e:	f000 81f7 	beq.w	8007240 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8006e52:	f200 82e7 	bhi.w	8007424 <HAL_RCCEx_PeriphCLKConfig+0x940>
 8006e56:	b14a      	cbz	r2, 8006e6c <HAL_RCCEx_PeriphCLKConfig+0x388>
 8006e58:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8006e5c:	f040 82ee 	bne.w	800743c <HAL_RCCEx_PeriphCLKConfig+0x958>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e60:	2100      	movs	r1, #0
 8006e62:	1d20      	adds	r0, r4, #4
 8006e64:	f7ff fd46 	bl	80068f4 <RCCEx_PLL2_Config>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006e6c:	2d00      	cmp	r5, #0
 8006e6e:	f040 817a 	bne.w	8007166 <HAL_RCCEx_PeriphCLKConfig+0x682>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e72:	497e      	ldr	r1, [pc, #504]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006e74:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8006e78:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8006e7a:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8006e7e:	4302      	orrs	r2, r0
 8006e80:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006e82:	065f      	lsls	r7, r3, #25
 8006e84:	d51d      	bpl.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006e86:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8006e8a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8006e8e:	f000 81e1 	beq.w	8007254 <HAL_RCCEx_PeriphCLKConfig+0x770>
 8006e92:	f200 82d6 	bhi.w	8007442 <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8006e96:	b14a      	cbz	r2, 8006eac <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8006e98:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8006e9c:	f040 82dd 	bne.w	800745a <HAL_RCCEx_PeriphCLKConfig+0x976>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	1d20      	adds	r0, r4, #4
 8006ea4:	f7ff fd26 	bl	80068f4 <RCCEx_PLL2_Config>
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006eac:	2d00      	cmp	r5, #0
 8006eae:	f040 8162 	bne.w	8007176 <HAL_RCCEx_PeriphCLKConfig+0x692>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006eb2:	496e      	ldr	r1, [pc, #440]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006eb4:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8006eb8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006eba:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8006ebe:	4302      	orrs	r2, r0
 8006ec0:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006ec2:	0618      	lsls	r0, r3, #24
 8006ec4:	d51d      	bpl.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006ec6:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8006eca:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8006ece:	f000 81f4 	beq.w	80072ba <HAL_RCCEx_PeriphCLKConfig+0x7d6>
 8006ed2:	f200 82c5 	bhi.w	8007460 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8006ed6:	b14a      	cbz	r2, 8006eec <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006ed8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8006edc:	f040 82cc 	bne.w	8007478 <HAL_RCCEx_PeriphCLKConfig+0x994>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	1d20      	adds	r0, r4, #4
 8006ee4:	f7ff fd06 	bl	80068f4 <RCCEx_PLL2_Config>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8006eec:	2d00      	cmp	r5, #0
 8006eee:	f040 8144 	bne.w	800717a <HAL_RCCEx_PeriphCLKConfig+0x696>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006ef2:	495e      	ldr	r1, [pc, #376]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006ef4:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8006ef8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8006efa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006efe:	4302      	orrs	r2, r0
 8006f00:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006f02:	0719      	lsls	r1, r3, #28
 8006f04:	d50b      	bpl.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006f06:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8006f0a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8006f0e:	f000 81f8 	beq.w	8007302 <HAL_RCCEx_PeriphCLKConfig+0x81e>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006f12:	4856      	ldr	r0, [pc, #344]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006f14:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8006f16:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f1e:	06da      	lsls	r2, r3, #27
 8006f20:	d50b      	bpl.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x456>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006f22:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8006f26:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8006f2a:	f000 81f5 	beq.w	8007318 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f2e:	484f      	ldr	r0, [pc, #316]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006f30:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8006f32:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006f36:	430a      	orrs	r2, r1
 8006f38:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f3a:	031f      	lsls	r7, r3, #12
 8006f3c:	d50e      	bpl.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch(PeriphClkInit->AdcClockSelection)
 8006f3e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8006f42:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8006f46:	f000 8093 	beq.w	8007070 <HAL_RCCEx_PeriphCLKConfig+0x58c>
 8006f4a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8006f4e:	f000 8096 	beq.w	800707e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006f52:	2900      	cmp	r1, #0
 8006f54:	f000 824d 	beq.w	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x90e>
      ret = HAL_ERROR;
 8006f58:	2601      	movs	r6, #1
 8006f5a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f5c:	0358      	lsls	r0, r3, #13
 8006f5e:	d50f      	bpl.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    switch(PeriphClkInit->UsbClockSelection)
 8006f60:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8006f64:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8006f68:	f000 8094 	beq.w	8007094 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 8006f6c:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8006f70:	f000 8097 	beq.w	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8006f74:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006f78:	f000 8244 	beq.w	8007404 <HAL_RCCEx_PeriphCLKConfig+0x920>
      ret = HAL_ERROR;
 8006f7c:	2601      	movs	r6, #1
 8006f7e:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006f80:	03d9      	lsls	r1, r3, #15
 8006f82:	d517      	bpl.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    switch(PeriphClkInit->SdmmcClockSelection)
 8006f84:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8006f86:	2a00      	cmp	r2, #0
 8006f88:	f000 8110 	beq.w	80071ac <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8006f8c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006f90:	f040 80f7 	bne.w	8007182 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f94:	2102      	movs	r1, #2
 8006f96:	1d20      	adds	r0, r4, #4
 8006f98:	f7ff fcac 	bl	80068f4 <RCCEx_PLL2_Config>
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8006fa0:	2d00      	cmp	r5, #0
 8006fa2:	f040 810b 	bne.w	80071bc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006fa6:	4931      	ldr	r1, [pc, #196]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006fa8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8006faa:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8006fac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006fb0:	4302      	orrs	r2, r0
 8006fb2:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006fb4:	009a      	lsls	r2, r3, #2
 8006fb6:	d47f      	bmi.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006fb8:	039f      	lsls	r7, r3, #14
 8006fba:	d435      	bmi.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x544>
 8006fbc:	1c30      	adds	r0, r6, #0
 8006fbe:	bf18      	it	ne
 8006fc0:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006fc2:	02de      	lsls	r6, r3, #11
 8006fc4:	d506      	bpl.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006fc6:	4929      	ldr	r1, [pc, #164]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006fc8:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8006fca:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8006fcc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006fd0:	432a      	orrs	r2, r5
 8006fd2:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006fd4:	00dd      	lsls	r5, r3, #3
 8006fd6:	d507      	bpl.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006fd8:	4924      	ldr	r1, [pc, #144]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006fda:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8006fde:	690a      	ldr	r2, [r1, #16]
 8006fe0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fe4:	432a      	orrs	r2, r5
 8006fe6:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006fe8:	0299      	lsls	r1, r3, #10
 8006fea:	d506      	bpl.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x516>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006fec:	491f      	ldr	r1, [pc, #124]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8006fee:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8006ff0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8006ff2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006ff6:	432a      	orrs	r2, r5
 8006ff8:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006ffa:	005a      	lsls	r2, r3, #1
 8006ffc:	d509      	bpl.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ffe:	4a1b      	ldr	r2, [pc, #108]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007000:	6911      	ldr	r1, [r2, #16]
 8007002:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8007006:	6111      	str	r1, [r2, #16]
 8007008:	6911      	ldr	r1, [r2, #16]
 800700a:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800700e:	4329      	orrs	r1, r5
 8007010:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007012:	2b00      	cmp	r3, #0
 8007014:	da06      	bge.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x540>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007016:	4a15      	ldr	r2, [pc, #84]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 8007018:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800701a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800701c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007020:	430b      	orrs	r3, r1
 8007022:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8007024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8007028:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800702a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800702e:	f000 80ab 	beq.w	8007188 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8007032:	f240 80e8 	bls.w	8007206 <HAL_RCCEx_PeriphCLKConfig+0x722>
 8007036:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800703a:	f000 80aa 	beq.w	8007192 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 800703e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007042:	f000 80a6 	beq.w	8007192 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8007046:	2001      	movs	r0, #1
 8007048:	e7bb      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800704a:	2101      	movs	r1, #1
 800704c:	1d20      	adds	r0, r4, #4
 800704e:	f7ff fc51 	bl	80068f4 <RCCEx_PLL2_Config>
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007056:	2d00      	cmp	r5, #0
 8007058:	f040 808b 	bne.w	8007172 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800705c:	4903      	ldr	r1, [pc, #12]	; (800706c <HAL_RCCEx_PeriphCLKConfig+0x588>)
 800705e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8007060:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007062:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007066:	4302      	orrs	r2, r0
 8007068:	650a      	str	r2, [r1, #80]	; 0x50
 800706a:	e646      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x216>
 800706c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007070:	2102      	movs	r1, #2
 8007072:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007076:	f7ff fcb9 	bl	80069ec <RCCEx_PLL3_Config>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800707e:	2d00      	cmp	r5, #0
 8007080:	d17d      	bne.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x69a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007082:	49b1      	ldr	r1, [pc, #708]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007084:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8007088:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800708a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800708e:	4302      	orrs	r2, r0
 8007090:	658a      	str	r2, [r1, #88]	; 0x58
 8007092:	e763      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007094:	2101      	movs	r1, #1
 8007096:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800709a:	f7ff fca7 	bl	80069ec <RCCEx_PLL3_Config>
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80070a2:	2d00      	cmp	r5, #0
 80070a4:	d155      	bne.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80070a6:	49a8      	ldr	r1, [pc, #672]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 80070a8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80070ac:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80070ae:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80070b2:	4302      	orrs	r2, r0
 80070b4:	654a      	str	r2, [r1, #84]	; 0x54
 80070b6:	e763      	b.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80070b8:	2102      	movs	r1, #2
 80070ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80070be:	f7ff fc95 	bl	80069ec <RCCEx_PLL3_Config>
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	2800      	cmp	r0, #0
 80070c6:	f43f af77 	beq.w	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      status=HAL_ERROR;
 80070ca:	2601      	movs	r6, #1
 80070cc:	e774      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070ce:	4b9f      	ldr	r3, [pc, #636]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x868>)
 80070d0:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070d2:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80070da:	f7fc f993 	bl	8003404 <HAL_GetTick>
 80070de:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070e0:	e006      	b.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x60c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070e2:	f7fc f98f 	bl	8003404 <HAL_GetTick>
 80070e6:	eba0 0008 	sub.w	r0, r0, r8
 80070ea:	2864      	cmp	r0, #100	; 0x64
 80070ec:	f200 8196 	bhi.w	800741c <HAL_RCCEx_PeriphCLKConfig+0x938>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	05da      	lsls	r2, r3, #23
 80070f4:	d5f5      	bpl.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    if(ret == HAL_OK)
 80070f6:	2d00      	cmp	r5, #0
 80070f8:	f040 823d 	bne.w	8007576 <HAL_RCCEx_PeriphCLKConfig+0xa92>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80070fc:	4a92      	ldr	r2, [pc, #584]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 80070fe:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8007102:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8007104:	4059      	eors	r1, r3
 8007106:	f411 7f40 	tst.w	r1, #768	; 0x300
 800710a:	d00b      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x640>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800710c:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800710e:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007110:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007114:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8007118:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800711a:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800711c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007120:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8007122:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007128:	f000 8207 	beq.w	800753a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800712c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007130:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007134:	f000 8215 	beq.w	8007562 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007138:	4983      	ldr	r1, [pc, #524]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 800713a:	690a      	ldr	r2, [r1, #16]
 800713c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8007140:	610a      	str	r2, [r1, #16]
 8007142:	4a81      	ldr	r2, [pc, #516]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007148:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800714a:	430b      	orrs	r3, r1
 800714c:	6713      	str	r3, [r2, #112]	; 0x70
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	e5f2      	b.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007152:	462e      	mov	r6, r5
 8007154:	e714      	b.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8007156:	462e      	mov	r6, r5
 8007158:	e633      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800715a:	462e      	mov	r6, r5
 800715c:	e5e9      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800715e:	462e      	mov	r6, r5
 8007160:	e64e      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8007162:	462e      	mov	r6, r5
 8007164:	e66d      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8007166:	462e      	mov	r6, r5
 8007168:	e68b      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
 800716a:	462e      	mov	r6, r5
 800716c:	e5b5      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800716e:	462e      	mov	r6, r5
 8007170:	e593      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007172:	462e      	mov	r6, r5
 8007174:	e5c1      	b.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x216>
 8007176:	462e      	mov	r6, r5
 8007178:	e6a3      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800717a:	462e      	mov	r6, r5
 800717c:	e6c1      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800717e:	462e      	mov	r6, r5
 8007180:	e6ec      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x478>
      ret = HAL_ERROR;
 8007182:	2601      	movs	r6, #1
 8007184:	4635      	mov	r5, r6
 8007186:	e715      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007188:	486f      	ldr	r0, [pc, #444]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 800718a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800718c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8007190:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8007192:	2d00      	cmp	r5, #0
 8007194:	f47f af57 	bne.w	8007046 <HAL_RCCEx_PeriphCLKConfig+0x562>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007198:	4d6b      	ldr	r5, [pc, #428]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 800719a:	1c30      	adds	r0, r6, #0
 800719c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800719e:	bf18      	it	ne
 80071a0:	2001      	movne	r0, #1
 80071a2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80071a6:	430a      	orrs	r2, r1
 80071a8:	656a      	str	r2, [r5, #84]	; 0x54
 80071aa:	e70a      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071ac:	4966      	ldr	r1, [pc, #408]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 80071ae:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80071b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80071b4:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80071b6:	2d00      	cmp	r5, #0
 80071b8:	f43f aef5 	beq.w	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80071bc:	462e      	mov	r6, r5
 80071be:	e6f9      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071c0:	2101      	movs	r1, #1
 80071c2:	1d20      	adds	r0, r4, #4
 80071c4:	f7ff fb96 	bl	80068f4 <RCCEx_PLL2_Config>
 80071c8:	4605      	mov	r5, r0
 80071ca:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80071cc:	2d00      	cmp	r5, #0
 80071ce:	d1c6      	bne.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80071d0:	e60f      	b.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071d2:	495d      	ldr	r1, [pc, #372]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 80071d4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80071d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80071da:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80071dc:	2d00      	cmp	r5, #0
 80071de:	d1bc      	bne.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80071e0:	e5a0      	b.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071e2:	2101      	movs	r1, #1
 80071e4:	1d20      	adds	r0, r4, #4
 80071e6:	f7ff fb85 	bl	80068f4 <RCCEx_PLL2_Config>
 80071ea:	4605      	mov	r5, r0
 80071ec:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80071ee:	2d00      	cmp	r5, #0
 80071f0:	d1b7      	bne.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80071f2:	e61e      	b.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071f4:	2101      	movs	r1, #1
 80071f6:	1d20      	adds	r0, r4, #4
 80071f8:	f7ff fb7c 	bl	80068f4 <RCCEx_PLL2_Config>
 80071fc:	4605      	mov	r5, r0
 80071fe:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007200:	2d00      	cmp	r5, #0
 8007202:	d1a8      	bne.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007204:	e5d6      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    switch(PeriphClkInit->RngClockSelection)
 8007206:	2a00      	cmp	r2, #0
 8007208:	f47f af1d 	bne.w	8007046 <HAL_RCCEx_PeriphCLKConfig+0x562>
 800720c:	e7c1      	b.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800720e:	2101      	movs	r1, #1
 8007210:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007214:	f7ff fbea 	bl	80069ec <RCCEx_PLL3_Config>
 8007218:	4605      	mov	r5, r0
 800721a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800721c:	2d00      	cmp	r5, #0
 800721e:	d1a4      	bne.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x686>
 8007220:	e553      	b.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007222:	4949      	ldr	r1, [pc, #292]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007224:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007226:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800722a:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800722c:	2d00      	cmp	r5, #0
 800722e:	d142      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007230:	4945      	ldr	r1, [pc, #276]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007232:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007234:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007236:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800723a:	4302      	orrs	r2, r0
 800723c:	64ca      	str	r2, [r1, #76]	; 0x4c
 800723e:	e4ee      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007240:	2102      	movs	r1, #2
 8007242:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007246:	f7ff fbd1 	bl	80069ec <RCCEx_PLL3_Config>
 800724a:	4605      	mov	r5, r0
 800724c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800724e:	2d00      	cmp	r5, #0
 8007250:	d189      	bne.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007252:	e60e      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007254:	2102      	movs	r1, #2
 8007256:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800725a:	f7ff fbc7 	bl	80069ec <RCCEx_PLL3_Config>
 800725e:	4605      	mov	r5, r0
 8007260:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007262:	2d00      	cmp	r5, #0
 8007264:	d187      	bne.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x692>
 8007266:	e624      	b.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007268:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 800726a:	2d00      	cmp	r5, #0
 800726c:	d139      	bne.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800726e:	4936      	ldr	r1, [pc, #216]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007270:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007272:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007274:	f022 0207 	bic.w	r2, r2, #7
 8007278:	4302      	orrs	r2, r0
 800727a:	650a      	str	r2, [r1, #80]	; 0x50
 800727c:	e45d      	b.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x56>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800727e:	2101      	movs	r1, #1
 8007280:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007284:	f7ff fbb2 	bl	80069ec <RCCEx_PLL3_Config>
 8007288:	4605      	mov	r5, r0
 800728a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800728c:	2d00      	cmp	r5, #0
 800728e:	f47f af6e 	bne.w	800716e <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8007292:	e4fb      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007294:	492c      	ldr	r1, [pc, #176]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
 8007296:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007298:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800729c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800729e:	2d00      	cmp	r5, #0
 80072a0:	f47f af67 	bne.w	8007172 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80072a4:	e6da      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x578>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80072a6:	2102      	movs	r1, #2
 80072a8:	1d20      	adds	r0, r4, #4
 80072aa:	f7ff fb23 	bl	80068f4 <RCCEx_PLL2_Config>
 80072ae:	4605      	mov	r5, r0
 80072b0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80072b2:	2d00      	cmp	r5, #0
 80072b4:	d0bc      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80072b6:	462e      	mov	r6, r5
 80072b8:	e4b1      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x13a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80072ba:	2102      	movs	r1, #2
 80072bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80072c0:	f7ff fb94 	bl	80069ec <RCCEx_PLL3_Config>
 80072c4:	4605      	mov	r5, r0
 80072c6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80072c8:	2d00      	cmp	r5, #0
 80072ca:	f47f af56 	bne.w	800717a <HAL_RCCEx_PeriphCLKConfig+0x696>
 80072ce:	e610      	b.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80072d0:	2100      	movs	r1, #0
 80072d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80072d6:	f7ff fb89 	bl	80069ec <RCCEx_PLL3_Config>
 80072da:	4605      	mov	r5, r0
 80072dc:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80072de:	2d00      	cmp	r5, #0
 80072e0:	d0c5      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80072e2:	462e      	mov	r6, r5
 80072e4:	e429      	b.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072e6:	4918      	ldr	r1, [pc, #96]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x864>)
      break;
 80072e8:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072ea:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80072ec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80072f0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80072f2:	e7ba      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x786>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80072f4:	2100      	movs	r1, #0
 80072f6:	1d20      	adds	r0, r4, #4
 80072f8:	f7ff fafc 	bl	80068f4 <RCCEx_PLL2_Config>
 80072fc:	6823      	ldr	r3, [r4, #0]
 80072fe:	4605      	mov	r5, r0
      break;
 8007300:	e7b3      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x786>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007302:	2102      	movs	r1, #2
 8007304:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007308:	f7ff fb70 	bl	80069ec <RCCEx_PLL3_Config>
 800730c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8007310:	b100      	cbz	r0, 8007314 <HAL_RCCEx_PeriphCLKConfig+0x830>
          status = HAL_ERROR;
 8007312:	2601      	movs	r6, #1
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	e5fc      	b.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007318:	2102      	movs	r1, #2
 800731a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800731e:	f7ff fb65 	bl	80069ec <RCCEx_PLL3_Config>
 8007322:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8007326:	b100      	cbz	r0, 800732a <HAL_RCCEx_PeriphCLKConfig+0x846>
        status = HAL_ERROR;
 8007328:	2601      	movs	r6, #1
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	e5ff      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800732e:	2100      	movs	r1, #0
 8007330:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007334:	f7ff fb5a 	bl	80069ec <RCCEx_PLL3_Config>
 8007338:	4605      	mov	r5, r0
 800733a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800733c:	2d00      	cmp	r5, #0
 800733e:	f43f ac34 	beq.w	8006baa <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8007342:	462e      	mov	r6, r5
 8007344:	e439      	b.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8007346:	bf00      	nop
 8007348:	58024400 	.word	0x58024400
 800734c:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007350:	2100      	movs	r1, #0
 8007352:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007356:	f7ff fb49 	bl	80069ec <RCCEx_PLL3_Config>
 800735a:	4605      	mov	r5, r0
 800735c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800735e:	2d00      	cmp	r5, #0
 8007360:	f43f ac02 	beq.w	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x84>
 8007364:	462e      	mov	r6, r5
 8007366:	e406      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x92>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007368:	2100      	movs	r1, #0
 800736a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800736e:	f7ff fb3d 	bl	80069ec <RCCEx_PLL3_Config>
 8007372:	4605      	mov	r5, r0
 8007374:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007376:	2d00      	cmp	r5, #0
 8007378:	f43f ac39 	beq.w	8006bee <HAL_RCCEx_PeriphCLKConfig+0x10a>
 800737c:	462e      	mov	r6, r5
 800737e:	e43e      	b.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x11a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007380:	2100      	movs	r1, #0
 8007382:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007386:	f7ff fb31 	bl	80069ec <RCCEx_PLL3_Config>
 800738a:	4605      	mov	r5, r0
 800738c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800738e:	2d00      	cmp	r5, #0
 8007390:	f43f ac5e 	beq.w	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007394:	462e      	mov	r6, r5
 8007396:	e462      	b.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007398:	2102      	movs	r1, #2
 800739a:	3004      	adds	r0, #4
 800739c:	f7ff faaa 	bl	80068f4 <RCCEx_PLL2_Config>
 80073a0:	4606      	mov	r6, r0
 80073a2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80073a4:	2e00      	cmp	r6, #0
 80073a6:	f47f abba 	bne.w	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80073aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073ac:	f7ff bbb0 	b.w	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073b0:	4978      	ldr	r1, [pc, #480]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 80073b2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80073b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80073b8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80073ba:	f7ff bbf3 	b.w	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073be:	4975      	ldr	r1, [pc, #468]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 80073c0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80073c2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80073c6:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80073c8:	e43f      	b.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80073ca:	2102      	movs	r1, #2
 80073cc:	3024      	adds	r0, #36	; 0x24
 80073ce:	f7ff fb0d 	bl	80069ec <RCCEx_PLL3_Config>
 80073d2:	4606      	mov	r6, r0
      break;
 80073d4:	e7e5      	b.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x8be>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073d6:	496f      	ldr	r1, [pc, #444]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 80073d8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80073da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80073de:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80073e0:	f7ff bbbf 	b.w	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073e4:	496b      	ldr	r1, [pc, #428]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 80073e6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80073e8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80073ec:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80073ee:	f7ff bbfb 	b.w	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80073f2:	1d20      	adds	r0, r4, #4
 80073f4:	f7ff fa7e 	bl	80068f4 <RCCEx_PLL2_Config>
 80073f8:	4605      	mov	r5, r0
 80073fa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80073fc:	2d00      	cmp	r5, #0
 80073fe:	f47f aebe 	bne.w	800717e <HAL_RCCEx_PeriphCLKConfig+0x69a>
 8007402:	e63e      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007404:	4963      	ldr	r1, [pc, #396]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007406:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007408:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800740c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800740e:	2d00      	cmp	r5, #0
 8007410:	f47f ae9f 	bne.w	8007152 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007414:	e647      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      ret = HAL_ERROR;
 8007416:	2601      	movs	r6, #1
 8007418:	4635      	mov	r5, r6
 800741a:	e4d2      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
            ret = HAL_TIMEOUT;
 800741c:	2603      	movs	r6, #3
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	4635      	mov	r5, r6
 8007422:	e489      	b.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x254>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007424:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007428:	f43f ad20 	beq.w	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x388>
 800742c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8007430:	f43f ad1c 	beq.w	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x388>
 8007434:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8007438:	f43f ad18 	beq.w	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x388>
      ret = HAL_ERROR;
 800743c:	2601      	movs	r6, #1
 800743e:	4635      	mov	r5, r6
 8007440:	e51f      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007442:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8007446:	f43f ad31 	beq.w	8006eac <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800744a:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 800744e:	f43f ad2d 	beq.w	8006eac <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8007452:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007456:	f43f ad29 	beq.w	8006eac <HAL_RCCEx_PeriphCLKConfig+0x3c8>
      ret = HAL_ERROR;
 800745a:	2601      	movs	r6, #1
 800745c:	4635      	mov	r5, r6
 800745e:	e530      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007460:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8007464:	f43f ad42 	beq.w	8006eec <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007468:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 800746c:	f43f ad3e 	beq.w	8006eec <HAL_RCCEx_PeriphCLKConfig+0x408>
 8007470:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8007474:	f43f ad3a 	beq.w	8006eec <HAL_RCCEx_PeriphCLKConfig+0x408>
      ret = HAL_ERROR;
 8007478:	2601      	movs	r6, #1
 800747a:	4635      	mov	r5, r6
 800747c:	e541      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch(PeriphClkInit->Spi45ClockSelection)
 800747e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007482:	f43f ac00 	beq.w	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8007486:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800748a:	f43f abfc 	beq.w	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800748e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8007492:	f43f abf8 	beq.w	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      ret = HAL_ERROR;
 8007496:	2601      	movs	r6, #1
 8007498:	4635      	mov	r5, r6
 800749a:	f7ff bbfe 	b.w	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    switch(PeriphClkInit->Spi6ClockSelection)
 800749e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80074a2:	f43f ac0f 	beq.w	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 80074a6:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80074aa:	f43f ac0b 	beq.w	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 80074ae:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80074b2:	f43f ac07 	beq.w	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = HAL_ERROR;
 80074b6:	2601      	movs	r6, #1
 80074b8:	4635      	mov	r5, r6
 80074ba:	e40e      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    switch(PeriphClkInit->Sai4AClockSelection)
 80074bc:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 80074c0:	f43f ab70 	beq.w	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80074c4:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80074c8:	f43f ab6c 	beq.w	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      ret = HAL_ERROR;
 80074cc:	2601      	movs	r6, #1
 80074ce:	4635      	mov	r5, r6
 80074d0:	f7ff bb73 	b.w	8006bba <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai4BClockSelection)
 80074d4:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 80074d8:	f43f ab86 	beq.w	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80074dc:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80074e0:	f43f ab82 	beq.w	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x104>
      ret = HAL_ERROR;
 80074e4:	2601      	movs	r6, #1
 80074e6:	4635      	mov	r5, r6
 80074e8:	f7ff bb89 	b.w	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x11a>
    switch(PeriphClkInit->Sai23ClockSelection)
 80074ec:	2ac0      	cmp	r2, #192	; 0xc0
 80074ee:	f43f ab38 	beq.w	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 80074f2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80074f6:	f43f ab34 	beq.w	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 80074fa:	2601      	movs	r6, #1
 80074fc:	4635      	mov	r5, r6
 80074fe:	f7ff bb3a 	b.w	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x92>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8007502:	b9ba      	cbnz	r2, 8007534 <HAL_RCCEx_PeriphCLKConfig+0xa50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007504:	4823      	ldr	r0, [pc, #140]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007506:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007508:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800750c:	62c1      	str	r1, [r0, #44]	; 0x2c
 800750e:	f7ff baff 	b.w	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8007512:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8007516:	f43f ab98 	beq.w	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x166>
 800751a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800751e:	f43f ab94 	beq.w	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x166>
      ret = HAL_ERROR;
 8007522:	2601      	movs	r6, #1
 8007524:	4635      	mov	r5, r6
 8007526:	f7ff bb9a 	b.w	8006c5e <HAL_RCCEx_PeriphCLKConfig+0x17a>
    switch(PeriphClkInit->QspiClockSelection)
 800752a:	2a00      	cmp	r2, #0
 800752c:	f43f ae7e 	beq.w	800722c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8007530:	f7ff bb73 	b.w	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x136>
      ret = HAL_ERROR;
 8007534:	2601      	movs	r6, #1
 8007536:	f7ff baf2 	b.w	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 800753a:	f7fb ff63 	bl	8003404 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800753e:	4f15      	ldr	r7, [pc, #84]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
        tickstart = HAL_GetTick();
 8007540:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007542:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007546:	e006      	b.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0xa72>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007548:	f7fb ff5c 	bl	8003404 <HAL_GetTick>
 800754c:	eba0 0009 	sub.w	r0, r0, r9
 8007550:	4540      	cmp	r0, r8
 8007552:	f63f af63 	bhi.w	800741c <HAL_RCCEx_PeriphCLKConfig+0x938>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007556:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007558:	079b      	lsls	r3, r3, #30
 800755a:	d5f5      	bpl.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa64>
 800755c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8007560:	e5e4      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x648>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007562:	480c      	ldr	r0, [pc, #48]	; (8007594 <HAL_RCCEx_PeriphCLKConfig+0xab0>)
 8007564:	4a0c      	ldr	r2, [pc, #48]	; (8007598 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8007566:	6901      	ldr	r1, [r0, #16]
 8007568:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800756c:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8007570:	430a      	orrs	r2, r1
 8007572:	6102      	str	r2, [r0, #16]
 8007574:	e5e5      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8007576:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007578:	462e      	mov	r6, r5
 800757a:	f7ff bbdd 	b.w	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x254>
      ret = HAL_ERROR;
 800757e:	2601      	movs	r6, #1
 8007580:	4635      	mov	r5, r6
 8007582:	e43d      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      ret = HAL_ERROR;
 8007584:	2601      	movs	r6, #1
 8007586:	4635      	mov	r5, r6
 8007588:	e45b      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      ret = HAL_ERROR;
 800758a:	2601      	movs	r6, #1
 800758c:	4635      	mov	r5, r6
 800758e:	f7ff bbd0 	b.w	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8007592:	bf00      	nop
 8007594:	58024400 	.word	0x58024400
 8007598:	00ffffcf 	.word	0x00ffffcf

0800759c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800759c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800759e:	f7fe ffa1 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
 80075a2:	4b05      	ldr	r3, [pc, #20]	; (80075b8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80075a4:	4a05      	ldr	r2, [pc, #20]	; (80075bc <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80075ac:	5cd3      	ldrb	r3, [r2, r3]
 80075ae:	f003 031f 	and.w	r3, r3, #31
}
 80075b2:	40d8      	lsrs	r0, r3
 80075b4:	bd08      	pop	{r3, pc}
 80075b6:	bf00      	nop
 80075b8:	58024400 	.word	0x58024400
 80075bc:	0800fcd0 	.word	0x0800fcd0

080075c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075c0:	4a46      	ldr	r2, [pc, #280]	; (80076dc <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 80075c2:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075c4:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80075c6:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80075c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80075ca:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80075ce:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d059      	beq.n	8007688 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80075d4:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80075d8:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075dc:	f004 0403 	and.w	r4, r4, #3
 80075e0:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80075e4:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 80075e8:	2c01      	cmp	r4, #1
 80075ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075ee:	ee06 1a90 	vmov	s13, r1
 80075f2:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80075f6:	d002      	beq.n	80075fe <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 80075f8:	d34e      	bcc.n	8007698 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 80075fa:	2c02      	cmp	r4, #2
 80075fc:	d049      	beq.n	8007692 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80075fe:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80076e0 <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 8007602:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007606:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8007608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800760c:	ee07 3a10 	vmov	s14, r3
 8007610:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007614:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007618:	ee37 7a25 	vadd.f32	s14, s14, s11
 800761c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8007620:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007624:	4a2d      	ldr	r2, [pc, #180]	; (80076dc <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 8007626:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800762a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800762c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007630:	ee06 3a90 	vmov	s13, r3
 8007634:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8007638:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800763a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800763e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007642:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8007646:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800764a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800764c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8007650:	ee06 3a90 	vmov	s13, r3
 8007654:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007658:	ee76 6a86 	vadd.f32	s13, s13, s12
 800765c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007660:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8007664:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007668:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800766a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800766e:	ee07 3a10 	vmov	s14, r3
 8007672:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007676:	ee37 7a06 	vadd.f32	s14, s14, s12
 800767a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800767e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007682:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8007686:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007688:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800768c:	6083      	str	r3, [r0, #8]
}
 800768e:	bc30      	pop	{r4, r5}
 8007690:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007692:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8007696:	e7b4      	b.n	8007602 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007698:	6813      	ldr	r3, [r2, #0]
 800769a:	069b      	lsls	r3, r3, #26
 800769c:	d51a      	bpl.n	80076d4 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800769e:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076a0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80076a4:	4910      	ldr	r1, [pc, #64]	; (80076e8 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 80076a6:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076aa:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80076ac:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b2:	ee07 1a10 	vmov	s14, r1
 80076b6:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80076ba:	ee07 3a10 	vmov	s14, r3
 80076be:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80076c2:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80076c6:	ee76 7a05 	vadd.f32	s15, s12, s10
 80076ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076d2:	e7a7      	b.n	8007624 <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076d4:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 80076d8:	e793      	b.n	8007602 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 80076da:	bf00      	nop
 80076dc:	58024400 	.word	0x58024400
 80076e0:	4a742400 	.word	0x4a742400
 80076e4:	4af42400 	.word	0x4af42400
 80076e8:	03d09000 	.word	0x03d09000
 80076ec:	4c742400 	.word	0x4c742400

080076f0 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076f0:	4a46      	ldr	r2, [pc, #280]	; (800780c <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 80076f2:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076f4:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80076f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80076f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80076fa:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80076fe:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8007700:	2b00      	cmp	r3, #0
 8007702:	d059      	beq.n	80077b8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007704:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007708:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800770c:	f004 0403 	and.w	r4, r4, #3
 8007710:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007714:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8007718:	2c01      	cmp	r4, #1
 800771a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800771e:	ee06 1a90 	vmov	s13, r1
 8007722:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8007726:	d002      	beq.n	800772e <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 8007728:	d34e      	bcc.n	80077c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 800772a:	2c02      	cmp	r4, #2
 800772c:	d049      	beq.n	80077c2 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800772e:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007810 <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 8007732:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007736:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773c:	ee07 3a10 	vmov	s14, r3
 8007740:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007744:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007748:	ee37 7a25 	vadd.f32	s14, s14, s11
 800774c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8007750:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007754:	4a2d      	ldr	r2, [pc, #180]	; (800780c <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 8007756:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800775a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800775c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007760:	ee06 3a90 	vmov	s13, r3
 8007764:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8007768:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800776a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800776e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007772:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8007776:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800777a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800777c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8007780:	ee06 3a90 	vmov	s13, r3
 8007784:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007788:	ee76 6a86 	vadd.f32	s13, s13, s12
 800778c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007790:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8007794:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007798:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800779a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800779e:	ee07 3a10 	vmov	s14, r3
 80077a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80077a6:	ee37 7a06 	vadd.f32	s14, s14, s12
 80077aa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80077ae:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80077b2:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80077b6:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80077b8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80077bc:	6083      	str	r3, [r0, #8]
}
 80077be:	bc30      	pop	{r4, r5}
 80077c0:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077c2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8007814 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80077c6:	e7b4      	b.n	8007732 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077c8:	6813      	ldr	r3, [r2, #0]
 80077ca:	069b      	lsls	r3, r3, #26
 80077cc:	d51a      	bpl.n	8007804 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077ce:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077d0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077d4:	4910      	ldr	r1, [pc, #64]	; (8007818 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 80077d6:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077da:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077dc:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077e2:	ee07 1a10 	vmov	s14, r1
 80077e6:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80077ea:	ee07 3a10 	vmov	s14, r3
 80077ee:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80077f2:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80077f6:	ee76 7a05 	vadd.f32	s15, s12, s10
 80077fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007802:	e7a7      	b.n	8007754 <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007804:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800781c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8007808:	e793      	b.n	8007732 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 800780a:	bf00      	nop
 800780c:	58024400 	.word	0x58024400
 8007810:	4a742400 	.word	0x4a742400
 8007814:	4af42400 	.word	0x4af42400
 8007818:	03d09000 	.word	0x03d09000
 800781c:	4c742400 	.word	0x4c742400

08007820 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007820:	4a46      	ldr	r2, [pc, #280]	; (800793c <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
{
 8007822:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007824:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007826:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007828:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800782a:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800782e:	6b55      	ldr	r5, [r2, #52]	; 0x34
  if (pll1m != 0U)
 8007830:	2b00      	cmp	r3, #0
 8007832:	d059      	beq.n	80078e8 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007834:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007838:	f001 0101 	and.w	r1, r1, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800783c:	f004 0403 	and.w	r4, r4, #3
 8007840:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007844:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8007848:	2c01      	cmp	r4, #1
 800784a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800784e:	ee06 1a90 	vmov	s13, r1
 8007852:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8007856:	d002      	beq.n	800785e <HAL_RCCEx_GetPLL1ClockFreq+0x3e>
 8007858:	d34e      	bcc.n	80078f8 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 800785a:	2c02      	cmp	r4, #2
 800785c:	d049      	beq.n	80078f2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800785e:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007940 <HAL_RCCEx_GetPLL1ClockFreq+0x120>
 8007862:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007866:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800786c:	ee07 3a10 	vmov	s14, r3
 8007870:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007874:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007878:	ee37 7a25 	vadd.f32	s14, s14, s11
 800787c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8007880:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007884:	4a2d      	ldr	r2, [pc, #180]	; (800793c <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
 8007886:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800788a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800788c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007890:	ee06 3a90 	vmov	s13, r3
 8007894:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8007898:	bc30      	pop	{r4, r5}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800789a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800789e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078a2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80078a6:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80078aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80078ac:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80078b0:	ee06 3a90 	vmov	s13, r3
 80078b4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80078b8:	ee76 6a86 	vadd.f32	s13, s13, s12
 80078bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078c0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80078c4:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 80078c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80078ca:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80078ce:	ee07 3a10 	vmov	s14, r3
 80078d2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80078d6:	ee37 7a06 	vadd.f32	s14, s14, s12
 80078da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80078de:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80078e2:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80078e6:	4770      	bx	lr
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80078e8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80078ec:	6083      	str	r3, [r0, #8]
}
 80078ee:	bc30      	pop	{r4, r5}
 80078f0:	4770      	bx	lr
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80078f2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8007944 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 80078f6:	e7b4      	b.n	8007862 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078f8:	6813      	ldr	r3, [r2, #0]
 80078fa:	069b      	lsls	r3, r3, #26
 80078fc:	d51a      	bpl.n	8007934 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80078fe:	6814      	ldr	r4, [r2, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007900:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007904:	4910      	ldr	r1, [pc, #64]	; (8007948 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8007906:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800790a:	6b13      	ldr	r3, [r2, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800790c:	40e1      	lsrs	r1, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800790e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007912:	ee07 1a10 	vmov	s14, r1
 8007916:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 800791a:	ee07 3a10 	vmov	s14, r3
 800791e:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8007922:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8007926:	ee76 7a05 	vadd.f32	s15, s12, s10
 800792a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800792e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007932:	e7a7      	b.n	8007884 <HAL_RCCEx_GetPLL1ClockFreq+0x64>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007934:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800794c <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8007938:	e793      	b.n	8007862 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
 800793a:	bf00      	nop
 800793c:	58024400 	.word	0x58024400
 8007940:	4a742400 	.word	0x4a742400
 8007944:	4af42400 	.word	0x4af42400
 8007948:	03d09000 	.word	0x03d09000
 800794c:	4c742400 	.word	0x4c742400

08007950 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007950:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8007954:	b500      	push	{lr}
 8007956:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007958:	d02d      	beq.n	80079b6 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800795a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800795e:	d018      	beq.n	8007992 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007960:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007964:	d04e      	beq.n	8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007966:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800796a:	d037      	beq.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800796c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8007970:	f000 808b 	beq.w	8007a8a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007974:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8007978:	f000 80ac 	beq.w	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800797c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8007980:	f000 80b6 	beq.w	8007af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007984:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8007988:	d062      	beq.n	8007a50 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
          frequency = 0;
 800798a:	2000      	movs	r0, #0
}
 800798c:	b005      	add	sp, #20
 800798e:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8007992:	4a70      	ldr	r2, [pc, #448]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007994:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007996:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 800799a:	2b80      	cmp	r3, #128	; 0x80
 800799c:	d043      	beq.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800799e:	d86a      	bhi.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d039      	beq.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80079a4:	2b40      	cmp	r3, #64	; 0x40
 80079a6:	d1f0      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079a8:	a801      	add	r0, sp, #4
 80079aa:	f7ff fe09 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079ae:	9801      	ldr	r0, [sp, #4]
}
 80079b0:	b005      	add	sp, #20
 80079b2:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80079b6:	4b67      	ldr	r3, [pc, #412]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80079b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079ba:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 80079be:	2b04      	cmp	r3, #4
 80079c0:	d8e3      	bhi.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80079c2:	a201      	add	r2, pc, #4	; (adr r2, 80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>)
 80079c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c8:	08007a19 	.word	0x08007a19
 80079cc:	080079a9 	.word	0x080079a9
 80079d0:	08007a27 	.word	0x08007a27
 80079d4:	080079fd 	.word	0x080079fd
 80079d8:	08007a35 	.word	0x08007a35
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80079dc:	4a5d      	ldr	r2, [pc, #372]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 80079de:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80079e0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 80079e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80079e8:	d01d      	beq.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80079ea:	d85c      	bhi.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 80079ec:	b1a3      	cbz	r3, 8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 80079ee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80079f2:	d0d9      	beq.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80079f4:	e7c9      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 80079f6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80079fa:	d15b      	bne.n	8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
          frequency = EXTERNAL_CLOCK_VALUE;
 80079fc:	4856      	ldr	r0, [pc, #344]	; (8007b58 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
}
 80079fe:	b005      	add	sp, #20
 8007a00:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8007a04:	4a53      	ldr	r2, [pc, #332]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007a06:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007a08:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8007a0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a10:	d009      	beq.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8007a12:	d8f0      	bhi.n	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d151      	bne.n	8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a18:	a801      	add	r0, sp, #4
 8007a1a:	f7ff ff01 	bl	8007820 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a1e:	9802      	ldr	r0, [sp, #8]
}
 8007a20:	b005      	add	sp, #20
 8007a22:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a26:	a801      	add	r0, sp, #4
 8007a28:	f7ff fe62 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007a2c:	9801      	ldr	r0, [sp, #4]
}
 8007a2e:	b005      	add	sp, #20
 8007a30:	f85d fb04 	ldr.w	pc, [sp], #4
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007a34:	4b47      	ldr	r3, [pc, #284]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007a38:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8007a3c:	d019      	beq.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8007a3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a42:	d062      	beq.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
            frequency = HSE_VALUE;
 8007a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a48:	4844      	ldr	r0, [pc, #272]	; (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
 8007a4a:	bf18      	it	ne
 8007a4c:	2000      	movne	r0, #0
 8007a4e:	e79d      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007a50:	4b40      	ldr	r3, [pc, #256]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a54:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8007a58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a5c:	d068      	beq.n	8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007a5e:	d95b      	bls.n	8007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8007a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a64:	d051      	beq.n	8007b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8007a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a6a:	d05f      	beq.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8007a6c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007a70:	d18b      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
            frequency = HSI_VALUE;
 8007a72:	483b      	ldr	r0, [pc, #236]	; (8007b60 <HAL_RCCEx_GetPeriphCLKFreq+0x210>)
 8007a74:	e78a      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (saiclocksource)
 8007a76:	2bc0      	cmp	r3, #192	; 0xc0
 8007a78:	d0c0      	beq.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8007a7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a7e:	d184      	bne.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007a80:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007a82:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8007a86:	d1da      	bne.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8007a88:	e7f3      	b.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8007a8a:	4a32      	ldr	r2, [pc, #200]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007a8c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007a8e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8007a92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a96:	d0c6      	beq.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8007a98:	d815      	bhi.n	8007ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d0bc      	beq.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8007a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aa2:	d081      	beq.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8007aa4:	e771      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8007aa6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007aaa:	d0a7      	beq.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8007aac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ab0:	d0e6      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8007ab2:	e76a      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8007ab4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007ab8:	d0e2      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8007aba:	e766      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007abc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ac0:	f43f af72 	beq.w	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8007ac4:	e761      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (srcclk)
 8007ac6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007aca:	d097      	beq.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8007acc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ad0:	d0d6      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8007ad2:	e75a      	b.n	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007ad4:	4a1f      	ldr	r2, [pc, #124]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007ad6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007ad8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8007adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae0:	d015      	beq.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007ae2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ae6:	d0cb      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	f47f af4e 	bne.w	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007aee:	e75b      	b.n	80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007af0:	4b18      	ldr	r3, [pc, #96]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8007af4:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8007af8:	d08e      	beq.n	8007a18 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f43f af45 	beq.w	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b00:	a801      	add	r0, sp, #4
 8007b02:	f7ff fd5d 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007b06:	9803      	ldr	r0, [sp, #12]
          break;
 8007b08:	e740      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
            frequency = CSI_VALUE;
 8007b0a:	4816      	ldr	r0, [pc, #88]	; (8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0x214>)
 8007b0c:	e73e      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b0e:	a801      	add	r0, sp, #4
 8007b10:	f7ff fdee 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007b14:	9803      	ldr	r0, [sp, #12]
          break;
 8007b16:	e739      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (srcclk)
 8007b18:	b17b      	cbz	r3, 8007b3a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007b1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b1e:	f47f af34 	bne.w	800798a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b22:	a801      	add	r0, sp, #4
 8007b24:	f7ff fd4c 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b28:	9802      	ldr	r0, [sp, #8]
          break;
 8007b2a:	e72f      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          frequency = HSE_VALUE;
 8007b2c:	480b      	ldr	r0, [pc, #44]	; (8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
          break;
 8007b2e:	e72d      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b30:	a801      	add	r0, sp, #4
 8007b32:	f7ff fddd 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b36:	9802      	ldr	r0, [sp, #8]
          break;
 8007b38:	e728      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b3a:	f7fe fcd3 	bl	80064e4 <HAL_RCC_GetHCLKFreq>
 8007b3e:	4b05      	ldr	r3, [pc, #20]	; (8007b54 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8007b40:	4a09      	ldr	r2, [pc, #36]	; (8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x218>)
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007b48:	5cd3      	ldrb	r3, [r2, r3]
 8007b4a:	f003 031f 	and.w	r3, r3, #31
 8007b4e:	40d8      	lsrs	r0, r3
          break;
 8007b50:	e71c      	b.n	800798c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007b52:	bf00      	nop
 8007b54:	58024400 	.word	0x58024400
 8007b58:	00bb8000 	.word	0x00bb8000
 8007b5c:	007a1200 	.word	0x007a1200
 8007b60:	03d09000 	.word	0x03d09000
 8007b64:	003d0900 	.word	0x003d0900
 8007b68:	0800fcd0 	.word	0x0800fcd0

08007b6c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	d076      	beq.n	8007c5e <HAL_TIM_Base_Init+0xf2>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b70:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8007b74:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007b76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d069      	beq.n	8007c54 <HAL_TIM_Base_Init+0xe8>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b80:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007b82:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b84:	493c      	ldr	r1, [pc, #240]	; (8007c78 <HAL_TIM_Base_Init+0x10c>)
 8007b86:	4e3d      	ldr	r6, [pc, #244]	; (8007c7c <HAL_TIM_Base_Init+0x110>)
 8007b88:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007b8c:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8007b90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8007b94:	eba2 0606 	sub.w	r6, r2, r6
  tmpcr1 = TIMx->CR1;
 8007b98:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b9a:	fab1 f181 	clz	r1, r1
 8007b9e:	fab6 f686 	clz	r6, r6
 8007ba2:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8007ba6:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8007baa:	d018      	beq.n	8007bde <HAL_TIM_Base_Init+0x72>
 8007bac:	b9b9      	cbnz	r1, 8007bde <HAL_TIM_Base_Init+0x72>
 8007bae:	4834      	ldr	r0, [pc, #208]	; (8007c80 <HAL_TIM_Base_Init+0x114>)
 8007bb0:	4282      	cmp	r2, r0
 8007bb2:	d014      	beq.n	8007bde <HAL_TIM_Base_Init+0x72>
 8007bb4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8007bb8:	4282      	cmp	r2, r0
 8007bba:	d010      	beq.n	8007bde <HAL_TIM_Base_Init+0x72>
 8007bbc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8007bc0:	4282      	cmp	r2, r0
 8007bc2:	d04e      	beq.n	8007c62 <HAL_TIM_Base_Init+0xf6>
 8007bc4:	2e00      	cmp	r6, #0
 8007bc6:	d14c      	bne.n	8007c62 <HAL_TIM_Base_Init+0xf6>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bc8:	4d2e      	ldr	r5, [pc, #184]	; (8007c84 <HAL_TIM_Base_Init+0x118>)
 8007bca:	482f      	ldr	r0, [pc, #188]	; (8007c88 <HAL_TIM_Base_Init+0x11c>)
 8007bcc:	4282      	cmp	r2, r0
 8007bce:	bf18      	it	ne
 8007bd0:	42aa      	cmpne	r2, r5
 8007bd2:	d008      	beq.n	8007be6 <HAL_TIM_Base_Init+0x7a>
 8007bd4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8007bd8:	4282      	cmp	r2, r0
 8007bda:	d108      	bne.n	8007bee <HAL_TIM_Base_Init+0x82>
 8007bdc:	e003      	b.n	8007be6 <HAL_TIM_Base_Init+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007be2:	68a0      	ldr	r0, [r4, #8]
 8007be4:	4303      	orrs	r3, r0
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bea:	6920      	ldr	r0, [r4, #16]
 8007bec:	4303      	orrs	r3, r0
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bee:	69a0      	ldr	r0, [r4, #24]
 8007bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bf4:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bf6:	4303      	orrs	r3, r0

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bf8:	6860      	ldr	r0, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007bfa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bfc:	62d5      	str	r5, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007bfe:	6290      	str	r0, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c00:	b951      	cbnz	r1, 8007c18 <HAL_TIM_Base_Init+0xac>
 8007c02:	b94e      	cbnz	r6, 8007c18 <HAL_TIM_Base_Init+0xac>
 8007c04:	491f      	ldr	r1, [pc, #124]	; (8007c84 <HAL_TIM_Base_Init+0x118>)
 8007c06:	4b20      	ldr	r3, [pc, #128]	; (8007c88 <HAL_TIM_Base_Init+0x11c>)
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	bf18      	it	ne
 8007c0c:	428a      	cmpne	r2, r1
 8007c0e:	d003      	beq.n	8007c18 <HAL_TIM_Base_Init+0xac>
 8007c10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d101      	bne.n	8007c1c <HAL_TIM_Base_Init+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c18:	6963      	ldr	r3, [r4, #20]
 8007c1a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c1c:	2301      	movs	r3, #1
  return HAL_OK;
 8007c1e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8007c20:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c22:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c26:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007c2a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007c2e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007c32:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007c36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c3e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007c42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c46:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007c4a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007c4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007c52:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8007c54:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007c58:	f7fb fa02 	bl	8003060 <HAL_TIM_Base_MspInit>
 8007c5c:	e790      	b.n	8007b80 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8007c5e:	2001      	movs	r0, #1
}
 8007c60:	4770      	bx	lr
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c62:	480a      	ldr	r0, [pc, #40]	; (8007c8c <HAL_TIM_Base_Init+0x120>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c68:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c6a:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 8007c6c:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c70:	d0b9      	beq.n	8007be6 <HAL_TIM_Base_Init+0x7a>
 8007c72:	2e00      	cmp	r6, #0
 8007c74:	d1b7      	bne.n	8007be6 <HAL_TIM_Base_Init+0x7a>
 8007c76:	e7a7      	b.n	8007bc8 <HAL_TIM_Base_Init+0x5c>
 8007c78:	40010000 	.word	0x40010000
 8007c7c:	40010400 	.word	0x40010400
 8007c80:	40000400 	.word	0x40000400
 8007c84:	40014000 	.word	0x40014000
 8007c88:	40014400 	.word	0x40014400
 8007c8c:	40000c00 	.word	0x40000c00

08007c90 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007c90:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d001      	beq.n	8007c9c <HAL_TIM_Base_Start+0xc>
    return HAL_ERROR;
 8007c98:	2001      	movs	r0, #1
 8007c9a:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 8007c9c:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c9e:	6802      	ldr	r2, [r0, #0]
 8007ca0:	4b08      	ldr	r3, [pc, #32]	; (8007cc4 <HAL_TIM_Base_Start+0x34>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca2:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ca6:	6891      	ldr	r1, [r2, #8]
 8007ca8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007caa:	2b06      	cmp	r3, #6
 8007cac:	d008      	beq.n	8007cc0 <HAL_TIM_Base_Start+0x30>
 8007cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cb2:	d005      	beq.n	8007cc0 <HAL_TIM_Base_Start+0x30>
    __HAL_TIM_ENABLE(htim);
 8007cb4:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8007cb6:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8007cb8:	f043 0301 	orr.w	r3, r3, #1
 8007cbc:	6013      	str	r3, [r2, #0]
 8007cbe:	4770      	bx	lr
  return HAL_OK;
 8007cc0:	2000      	movs	r0, #0
}
 8007cc2:	4770      	bx	lr
 8007cc4:	00010007 	.word	0x00010007

08007cc8 <HAL_TIM_PeriodElapsedCallback>:
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop

08007ccc <HAL_TIM_OC_DelayElapsedCallback>:
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop

08007cd0 <HAL_TIM_IC_CaptureCallback>:
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop

08007cd4 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop

08007cd8 <HAL_TIM_TriggerCallback>:
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop

08007cdc <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007cdc:	6803      	ldr	r3, [r0, #0]
 8007cde:	691a      	ldr	r2, [r3, #16]
 8007ce0:	0791      	lsls	r1, r2, #30
{
 8007ce2:	b510      	push	{r4, lr}
 8007ce4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ce6:	d502      	bpl.n	8007cee <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	0792      	lsls	r2, r2, #30
 8007cec:	d468      	bmi.n	8007dc0 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	0752      	lsls	r2, r2, #29
 8007cf2:	d502      	bpl.n	8007cfa <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007cf4:	68da      	ldr	r2, [r3, #12]
 8007cf6:	0750      	lsls	r0, r2, #29
 8007cf8:	d44f      	bmi.n	8007d9a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007cfa:	691a      	ldr	r2, [r3, #16]
 8007cfc:	0711      	lsls	r1, r2, #28
 8007cfe:	d502      	bpl.n	8007d06 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	0712      	lsls	r2, r2, #28
 8007d04:	d437      	bmi.n	8007d76 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007d06:	691a      	ldr	r2, [r3, #16]
 8007d08:	06d0      	lsls	r0, r2, #27
 8007d0a:	d502      	bpl.n	8007d12 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007d0c:	68da      	ldr	r2, [r3, #12]
 8007d0e:	06d1      	lsls	r1, r2, #27
 8007d10:	d41e      	bmi.n	8007d50 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	07d2      	lsls	r2, r2, #31
 8007d16:	d502      	bpl.n	8007d1e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007d18:	68da      	ldr	r2, [r3, #12]
 8007d1a:	07d0      	lsls	r0, r2, #31
 8007d1c:	d469      	bmi.n	8007df2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007d1e:	691a      	ldr	r2, [r3, #16]
 8007d20:	0611      	lsls	r1, r2, #24
 8007d22:	d502      	bpl.n	8007d2a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d24:	68da      	ldr	r2, [r3, #12]
 8007d26:	0612      	lsls	r2, r2, #24
 8007d28:	d46b      	bmi.n	8007e02 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007d2a:	691a      	ldr	r2, [r3, #16]
 8007d2c:	05d0      	lsls	r0, r2, #23
 8007d2e:	d502      	bpl.n	8007d36 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	0611      	lsls	r1, r2, #24
 8007d34:	d46d      	bmi.n	8007e12 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007d36:	691a      	ldr	r2, [r3, #16]
 8007d38:	0652      	lsls	r2, r2, #25
 8007d3a:	d502      	bpl.n	8007d42 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007d3c:	68da      	ldr	r2, [r3, #12]
 8007d3e:	0650      	lsls	r0, r2, #25
 8007d40:	d46f      	bmi.n	8007e22 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007d42:	691a      	ldr	r2, [r3, #16]
 8007d44:	0691      	lsls	r1, r2, #26
 8007d46:	d502      	bpl.n	8007d4e <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007d48:	68da      	ldr	r2, [r3, #12]
 8007d4a:	0692      	lsls	r2, r2, #26
 8007d4c:	d449      	bmi.n	8007de2 <HAL_TIM_IRQHandler+0x106>
}
 8007d4e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d50:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d54:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8007d56:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007d58:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d5a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d5c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d5e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8007d62:	d16f      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d64:	f7ff ffb2 	bl	8007ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f7ff ffb3 	bl	8007cd4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d6e:	2200      	movs	r2, #0
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	7722      	strb	r2, [r4, #28]
 8007d74:	e7cd      	b.n	8007d12 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d76:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d7a:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8007d7c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007d7e:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d80:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d82:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d84:	079b      	lsls	r3, r3, #30
 8007d86:	d15a      	bne.n	8007e3e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d88:	f7ff ffa0 	bl	8007ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f7ff ffa1 	bl	8007cd4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d92:	2200      	movs	r2, #0
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	7722      	strb	r2, [r4, #28]
 8007d98:	e7b5      	b.n	8007d06 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007d9a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d9e:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8007da0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007da2:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007da4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007da6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007da8:	f413 7f40 	tst.w	r3, #768	; 0x300
 8007dac:	d144      	bne.n	8007e38 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dae:	f7ff ff8d 	bl	8007ccc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007db2:	4620      	mov	r0, r4
 8007db4:	f7ff ff8e 	bl	8007cd4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007db8:	2200      	movs	r2, #0
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	7722      	strb	r2, [r4, #28]
 8007dbe:	e79c      	b.n	8007cfa <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007dc0:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007dc4:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007dc6:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007dc8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007dca:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007dcc:	0799      	lsls	r1, r3, #30
 8007dce:	d130      	bne.n	8007e32 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dd0:	f7ff ff7c 	bl	8007ccc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f7ff ff7d 	bl	8007cd4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dda:	2200      	movs	r2, #0
 8007ddc:	6823      	ldr	r3, [r4, #0]
 8007dde:	7722      	strb	r2, [r4, #28]
 8007de0:	e785      	b.n	8007cee <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007de2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8007de6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007de8:	611a      	str	r2, [r3, #16]
}
 8007dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8007dee:	f000 b887 	b.w	8007f00 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007df2:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8007df6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007df8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007dfa:	f7ff ff65 	bl	8007cc8 <HAL_TIM_PeriodElapsedCallback>
 8007dfe:	6823      	ldr	r3, [r4, #0]
 8007e00:	e78d      	b.n	8007d1e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e02:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8007e06:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007e08:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007e0a:	f000 f87b 	bl	8007f04 <HAL_TIMEx_BreakCallback>
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	e78b      	b.n	8007d2a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e12:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8007e16:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e18:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007e1a:	f000 f875 	bl	8007f08 <HAL_TIMEx_Break2Callback>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	e789      	b.n	8007d36 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e22:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8007e26:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007e28:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007e2a:	f7ff ff55 	bl	8007cd8 <HAL_TIM_TriggerCallback>
 8007e2e:	6823      	ldr	r3, [r4, #0]
 8007e30:	e787      	b.n	8007d42 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8007e32:	f7ff ff4d 	bl	8007cd0 <HAL_TIM_IC_CaptureCallback>
 8007e36:	e7d0      	b.n	8007dda <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8007e38:	f7ff ff4a 	bl	8007cd0 <HAL_TIM_IC_CaptureCallback>
 8007e3c:	e7bc      	b.n	8007db8 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8007e3e:	f7ff ff47 	bl	8007cd0 <HAL_TIM_IC_CaptureCallback>
 8007e42:	e7a6      	b.n	8007d92 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8007e44:	f7ff ff44 	bl	8007cd0 <HAL_TIM_IC_CaptureCallback>
 8007e48:	e791      	b.n	8007d6e <HAL_TIM_IRQHandler+0x92>
 8007e4a:	bf00      	nop

08007e4c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e4c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d045      	beq.n	8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0x94>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e54:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e56:	4a24      	ldr	r2, [pc, #144]	; (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
{
 8007e58:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e5a:	4e24      	ldr	r6, [pc, #144]	; (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007e5c:	2502      	movs	r5, #2
  __HAL_LOCK(htim);
 8007e5e:	2401      	movs	r4, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e60:	4293      	cmp	r3, r2
 8007e62:	bf18      	it	ne
 8007e64:	42b3      	cmpne	r3, r6
  htim->State = HAL_TIM_STATE_BUSY;
 8007e66:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8007e6a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e6e:	bf08      	it	eq
 8007e70:	2601      	moveq	r6, #1
  tmpcr2 = htim->Instance->CR2;
 8007e72:	685c      	ldr	r4, [r3, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e74:	bf18      	it	ne
 8007e76:	2600      	movne	r6, #0
  tmpsmcr = htim->Instance->SMCR;
 8007e78:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e7a:	d103      	bne.n	8007e84 <HAL_TIMEx_MasterConfigSynchronization+0x38>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e7c:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e80:	684a      	ldr	r2, [r1, #4]
 8007e82:	4314      	orrs	r4, r2
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e84:	4a1a      	ldr	r2, [pc, #104]	; (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e86:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e8a:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	bf18      	it	ne
 8007e90:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8007e94:	f8df c064 	ldr.w	ip, [pc, #100]	; 8007efc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e98:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e9c:	4f15      	ldr	r7, [pc, #84]	; (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2201      	moveq	r2, #1
 8007ea2:	2200      	movne	r2, #0
  htim->Instance->CR2 = tmpcr2;
 8007ea4:	605c      	str	r4, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ea6:	4563      	cmp	r3, ip
 8007ea8:	bf08      	it	eq
 8007eaa:	f042 0201 	orreq.w	r2, r2, #1
 8007eae:	4c12      	ldr	r4, [pc, #72]	; (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8007eb0:	42bb      	cmp	r3, r7
 8007eb2:	bf08      	it	eq
 8007eb4:	f042 0201 	orreq.w	r2, r2, #1
 8007eb8:	42a3      	cmp	r3, r4
 8007eba:	bf08      	it	eq
 8007ebc:	f042 0201 	orreq.w	r2, r2, #1
 8007ec0:	b902      	cbnz	r2, 8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8007ec2:	b126      	cbz	r6, 8007ece <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ec4:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ec6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eca:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ecc:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8007ece:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8007ed0:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8007ed2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8007ed6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	bcf0      	pop	{r4, r5, r6, r7}
 8007ede:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007ee0:	2202      	movs	r2, #2
}
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	40010400 	.word	0x40010400
 8007eec:	40010000 	.word	0x40010000
 8007ef0:	40000400 	.word	0x40000400
 8007ef4:	40000c00 	.word	0x40000c00
 8007ef8:	40001800 	.word	0x40001800
 8007efc:	40000800 	.word	0x40000800

08007f00 <HAL_TIMEx_CommutCallback>:
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop

08007f04 <HAL_TIMEx_BreakCallback>:
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop

08007f08 <HAL_TIMEx_Break2Callback>:
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop

08007f0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f10:	461e      	mov	r6, r3
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f12:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
{
 8007f16:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8007f18:	2b20      	cmp	r3, #32
 8007f1a:	d14a      	bne.n	8007fb2 <HAL_UART_Transmit+0xa6>
 8007f1c:	4689      	mov	r9, r1
  {
    if ((pData == NULL) || (Size == 0U))
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	d04b      	beq.n	8007fba <HAL_UART_Transmit+0xae>
 8007f22:	fab2 f782 	clz	r7, r2
 8007f26:	9201      	str	r2, [sp, #4]
 8007f28:	097f      	lsrs	r7, r7, #5
 8007f2a:	2f00      	cmp	r7, #0
 8007f2c:	d145      	bne.n	8007fba <HAL_UART_Transmit+0xae>
    {
      return  HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8007f2e:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8007f32:	4605      	mov	r5, r0
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d03c      	beq.n	8007fb2 <HAL_UART_Transmit+0xa6>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f38:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8007f3a:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f3c:	f8c0 7088 	str.w	r7, [r0, #136]	; 0x88
    __HAL_LOCK(huart);
 8007f40:	f880 107c 	strb.w	r1, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f44:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007f48:	f7fb fa5c 	bl	8003404 <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f4c:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8007f4e:	9a01      	ldr	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8007f50:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize  = Size;
 8007f56:	f8a5 2054 	strh.w	r2, [r5, #84]	; 0x54
    huart->TxXferCount = Size;
 8007f5a:	f8a5 2056 	strh.w	r2, [r5, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f5e:	f000 8089 	beq.w	8008074 <HAL_UART_Transmit+0x168>
      pdata16bits = NULL;
    }

    __HAL_UNLOCK(huart);

    while (huart->TxXferCount > 0U)
 8007f62:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 8007f66:	2200      	movs	r2, #0
 8007f68:	682c      	ldr	r4, [r5, #0]
    while (huart->TxXferCount > 0U)
 8007f6a:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8007f6c:	f885 207c 	strb.w	r2, [r5, #124]	; 0x7c
    while (huart->TxXferCount > 0U)
 8007f70:	b1ab      	cbz	r3, 8007f9e <HAL_UART_Transmit+0x92>
 8007f72:	1c71      	adds	r1, r6, #1
 8007f74:	d125      	bne.n	8007fc2 <HAL_UART_Transmit+0xb6>
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f76:	69e2      	ldr	r2, [r4, #28]
 8007f78:	0612      	lsls	r2, r2, #24
 8007f7a:	d5fc      	bpl.n	8007f76 <HAL_UART_Transmit+0x6a>
      if (pdata8bits == NULL)
 8007f7c:	f1b9 0f00 	cmp.w	r9, #0
 8007f80:	d035      	beq.n	8007fee <HAL_UART_Transmit+0xe2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f82:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007f86:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 8007f88:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007f94:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1e9      	bne.n	8007f72 <HAL_UART_Transmit+0x66>
 8007f9e:	1c71      	adds	r1, r6, #1
 8007fa0:	d12a      	bne.n	8007ff8 <HAL_UART_Transmit+0xec>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fa2:	69e3      	ldr	r3, [r4, #28]
 8007fa4:	065a      	lsls	r2, r3, #25
 8007fa6:	d5fc      	bpl.n	8007fa2 <HAL_UART_Transmit+0x96>
    huart->gState = HAL_UART_STATE_READY;
 8007fa8:	2320      	movs	r3, #32
    return HAL_OK;
 8007faa:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8007fac:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
    return HAL_OK;
 8007fb0:	e000      	b.n	8007fb4 <HAL_UART_Transmit+0xa8>
    return HAL_BUSY;
 8007fb2:	2002      	movs	r0, #2
}
 8007fb4:	b003      	add	sp, #12
 8007fb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8007fba:	2001      	movs	r0, #1
}
 8007fbc:	b003      	add	sp, #12
 8007fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fc2:	69e3      	ldr	r3, [r4, #28]
 8007fc4:	061b      	lsls	r3, r3, #24
 8007fc6:	d4d9      	bmi.n	8007f7c <HAL_UART_Transmit+0x70>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fc8:	f7fb fa1c 	bl	8003404 <HAL_GetTick>
 8007fcc:	eba0 0008 	sub.w	r0, r0, r8
 8007fd0:	4286      	cmp	r6, r0
 8007fd2:	d33c      	bcc.n	800804e <HAL_UART_Transmit+0x142>
 8007fd4:	fab6 f386 	clz	r3, r6
 8007fd8:	095b      	lsrs	r3, r3, #5
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d137      	bne.n	800804e <HAL_UART_Transmit+0x142>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007fde:	682c      	ldr	r4, [r5, #0]
 8007fe0:	6822      	ldr	r2, [r4, #0]
 8007fe2:	0752      	lsls	r2, r2, #29
 8007fe4:	d5c5      	bpl.n	8007f72 <HAL_UART_Transmit+0x66>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007fe6:	69e2      	ldr	r2, [r4, #28]
 8007fe8:	0510      	lsls	r0, r2, #20
 8007fea:	d5c2      	bpl.n	8007f72 <HAL_UART_Transmit+0x66>
 8007fec:	e019      	b.n	8008022 <HAL_UART_Transmit+0x116>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fee:	f837 3b02 	ldrh.w	r3, [r7], #2
 8007ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ff6:	e7c6      	b.n	8007f86 <HAL_UART_Transmit+0x7a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ff8:	69e3      	ldr	r3, [r4, #28]
 8007ffa:	065b      	lsls	r3, r3, #25
 8007ffc:	d4d4      	bmi.n	8007fa8 <HAL_UART_Transmit+0x9c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ffe:	f7fb fa01 	bl	8003404 <HAL_GetTick>
 8008002:	eba0 0008 	sub.w	r0, r0, r8
 8008006:	fab6 f386 	clz	r3, r6
 800800a:	4286      	cmp	r6, r0
 800800c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8008010:	d31d      	bcc.n	800804e <HAL_UART_Transmit+0x142>
 8008012:	b9e3      	cbnz	r3, 800804e <HAL_UART_Transmit+0x142>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008014:	682c      	ldr	r4, [r5, #0]
 8008016:	6822      	ldr	r2, [r4, #0]
 8008018:	0757      	lsls	r7, r2, #29
 800801a:	d5c0      	bpl.n	8007f9e <HAL_UART_Transmit+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800801c:	69e2      	ldr	r2, [r4, #28]
 800801e:	0510      	lsls	r0, r2, #20
 8008020:	d5bd      	bpl.n	8007f9e <HAL_UART_Transmit+0x92>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008022:	f44f 6100 	mov.w	r1, #2048	; 0x800

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

          huart->gState = HAL_UART_STATE_READY;
 8008026:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8008028:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800802a:	6221      	str	r1, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800802c:	6821      	ldr	r1, [r4, #0]
 800802e:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 8008032:	6021      	str	r1, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008034:	68a1      	ldr	r1, [r4, #8]
 8008036:	f021 0101 	bic.w	r1, r1, #1
 800803a:	60a1      	str	r1, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 800803c:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008040:	f885 307c 	strb.w	r3, [r5, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008044:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008048:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
 800804c:	e7b2      	b.n	8007fb4 <HAL_UART_Transmit+0xa8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800804e:	682b      	ldr	r3, [r5, #0]
        huart->gState = HAL_UART_STATE_READY;
 8008050:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8008052:	2400      	movs	r4, #0
      return HAL_TIMEOUT;
 8008054:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800805c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800805e:	689a      	ldr	r2, [r3, #8]
 8008060:	f022 0201 	bic.w	r2, r2, #1
 8008064:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8008066:	f8c5 1080 	str.w	r1, [r5, #128]	; 0x80
        __HAL_UNLOCK(huart);
 800806a:	f885 407c 	strb.w	r4, [r5, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800806e:	f8c5 1084 	str.w	r1, [r5, #132]	; 0x84
 8008072:	e79f      	b.n	8007fb4 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008074:	692b      	ldr	r3, [r5, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	f47f af73 	bne.w	8007f62 <HAL_UART_Transmit+0x56>
 800807c:	464f      	mov	r7, r9
      pdata8bits  = NULL;
 800807e:	4699      	mov	r9, r3
 8008080:	e76f      	b.n	8007f62 <HAL_UART_Transmit+0x56>
 8008082:	bf00      	nop

08008084 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8008084:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8008088:	2b20      	cmp	r3, #32
 800808a:	d13d      	bne.n	8008108 <HAL_UART_Receive_IT+0x84>
    if ((pData == NULL) || (Size == 0U))
 800808c:	2900      	cmp	r1, #0
 800808e:	d039      	beq.n	8008104 <HAL_UART_Receive_IT+0x80>
 8008090:	fab2 f382 	clz	r3, r2
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	2b00      	cmp	r3, #0
 8008098:	d134      	bne.n	8008104 <HAL_UART_Receive_IT+0x80>
{
 800809a:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(huart);
 800809c:	f890 407c 	ldrb.w	r4, [r0, #124]	; 0x7c
 80080a0:	2c01      	cmp	r4, #1
 80080a2:	d062      	beq.n	800816a <HAL_UART_Receive_IT+0xe6>
    UART_MASK_COMPUTATION(huart);
 80080a4:	6884      	ldr	r4, [r0, #8]
    __HAL_LOCK(huart);
 80080a6:	2501      	movs	r5, #1
    huart->pRxBuffPtr  = pData;
 80080a8:	6581      	str	r1, [r0, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80080aa:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    __HAL_LOCK(huart);
 80080ae:	f880 507c 	strb.w	r5, [r0, #124]	; 0x7c
    huart->RxXferSize  = Size;
 80080b2:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->RxXferCount = Size;
 80080b6:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    huart->RxISR       = NULL;
 80080ba:	66c3      	str	r3, [r0, #108]	; 0x6c
 80080bc:	6801      	ldr	r1, [r0, #0]
 80080be:	6e45      	ldr	r5, [r0, #100]	; 0x64
    UART_MASK_COMPUTATION(huart);
 80080c0:	d024      	beq.n	800810c <HAL_UART_Receive_IT+0x88>
 80080c2:	2c00      	cmp	r4, #0
 80080c4:	d146      	bne.n	8008154 <HAL_UART_Receive_IT+0xd0>
 80080c6:	6903      	ldr	r3, [r0, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d066      	beq.n	800819a <HAL_UART_Receive_IT+0x116>
 80080cc:	237f      	movs	r3, #127	; 0x7f
 80080ce:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d2:	2400      	movs	r4, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080d4:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d6:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080da:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080de:	688b      	ldr	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80080e0:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e4:	f043 0301 	orr.w	r3, r3, #1
 80080e8:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80080ea:	d020      	beq.n	800812e <HAL_UART_Receive_IT+0xaa>
        huart->RxISR = UART_RxISR_8BIT;
 80080ec:	4c31      	ldr	r4, [pc, #196]	; (80081b4 <HAL_UART_Receive_IT+0x130>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80080ee:	680a      	ldr	r2, [r1, #0]
      __HAL_UNLOCK(huart);
 80080f0:	2300      	movs	r3, #0
 80080f2:	66c4      	str	r4, [r0, #108]	; 0x6c
 80080f4:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80080f8:	f442 7290 	orr.w	r2, r2, #288	; 0x120
    return HAL_OK;
 80080fc:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80080fe:	600a      	str	r2, [r1, #0]
}
 8008100:	bc70      	pop	{r4, r5, r6}
 8008102:	4770      	bx	lr
      return HAL_ERROR;
 8008104:	2001      	movs	r0, #1
}
 8008106:	4770      	bx	lr
    return HAL_BUSY;
 8008108:	2002      	movs	r0, #2
 800810a:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 800810c:	6904      	ldr	r4, [r0, #16]
 800810e:	b374      	cbz	r4, 800816e <HAL_UART_Receive_IT+0xea>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008110:	2622      	movs	r6, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008112:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    UART_MASK_COMPUTATION(huart);
 8008116:	24ff      	movs	r4, #255	; 0xff
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008118:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800811c:	f8c0 6084 	str.w	r6, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008120:	688b      	ldr	r3, [r1, #8]
    UART_MASK_COMPUTATION(huart);
 8008122:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008126:	f043 0301 	orr.w	r3, r3, #1
 800812a:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800812c:	d1de      	bne.n	80080ec <HAL_UART_Receive_IT+0x68>
 800812e:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008132:	4293      	cmp	r3, r2
 8008134:	d8da      	bhi.n	80080ec <HAL_UART_Receive_IT+0x68>
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008136:	4c20      	ldr	r4, [pc, #128]	; (80081b8 <HAL_UART_Receive_IT+0x134>)
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008138:	680a      	ldr	r2, [r1, #0]
      __HAL_UNLOCK(huart);
 800813a:	2300      	movs	r3, #0
 800813c:	66c4      	str	r4, [r0, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800813e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      __HAL_UNLOCK(huart);
 8008142:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    return HAL_OK;
 8008146:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008148:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800814a:	688b      	ldr	r3, [r1, #8]
 800814c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008150:	608b      	str	r3, [r1, #8]
 8008152:	e7d5      	b.n	8008100 <HAL_UART_Receive_IT+0x7c>
    UART_MASK_COMPUTATION(huart);
 8008154:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 8008158:	d023      	beq.n	80081a2 <HAL_UART_Receive_IT+0x11e>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800815a:	2422      	movs	r4, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800815c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    UART_MASK_COMPUTATION(huart);
 8008160:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008164:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
 8008168:	e7b9      	b.n	80080de <HAL_UART_Receive_IT+0x5a>
    return HAL_BUSY;
 800816a:	2002      	movs	r0, #2
 800816c:	e7c8      	b.n	8008100 <HAL_UART_Receive_IT+0x7c>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800816e:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008174:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    UART_MASK_COMPUTATION(huart);
 8008178:	f240 14ff 	movw	r4, #511	; 0x1ff
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800817c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008180:	688b      	ldr	r3, [r1, #8]
    UART_MASK_COMPUTATION(huart);
 8008182:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008186:	f043 0301 	orr.w	r3, r3, #1
 800818a:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800818c:	d103      	bne.n	8008196 <HAL_UART_Receive_IT+0x112>
 800818e:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8008192:	4293      	cmp	r3, r2
 8008194:	d90c      	bls.n	80081b0 <HAL_UART_Receive_IT+0x12c>
        huart->RxISR = UART_RxISR_16BIT;
 8008196:	4c09      	ldr	r4, [pc, #36]	; (80081bc <HAL_UART_Receive_IT+0x138>)
 8008198:	e7a9      	b.n	80080ee <HAL_UART_Receive_IT+0x6a>
    UART_MASK_COMPUTATION(huart);
 800819a:	23ff      	movs	r3, #255	; 0xff
 800819c:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80081a0:	e797      	b.n	80080d2 <HAL_UART_Receive_IT+0x4e>
 80081a2:	6903      	ldr	r3, [r0, #16]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d091      	beq.n	80080cc <HAL_UART_Receive_IT+0x48>
 80081a8:	233f      	movs	r3, #63	; 0x3f
 80081aa:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 80081ae:	e790      	b.n	80080d2 <HAL_UART_Receive_IT+0x4e>
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80081b0:	4c03      	ldr	r4, [pc, #12]	; (80081c0 <HAL_UART_Receive_IT+0x13c>)
 80081b2:	e7c1      	b.n	8008138 <HAL_UART_Receive_IT+0xb4>
 80081b4:	080081c9 	.word	0x080081c9
 80081b8:	08008285 	.word	0x08008285
 80081bc:	08008229 	.word	0x08008229
 80081c0:	0800833d 	.word	0x0800833d

080081c4 <HAL_UART_TxCpltCallback>:
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop

080081c8 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081c8:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 80081cc:	6802      	ldr	r2, [r0, #0]
 80081ce:	2922      	cmp	r1, #34	; 0x22
{
 80081d0:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081d2:	d004      	beq.n	80081de <UART_RxISR_8BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081d4:	6993      	ldr	r3, [r2, #24]
 80081d6:	f043 0308 	orr.w	r3, r3, #8
 80081da:	6193      	str	r3, [r2, #24]
  }
}
 80081dc:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081de:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80081e0:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
 80081e4:	6d81      	ldr	r1, [r0, #88]	; 0x58
 80081e6:	4022      	ands	r2, r4
 80081e8:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 80081ea:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 80081ee:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80081f0:	3a01      	subs	r2, #1
    huart->pRxBuffPtr++;
 80081f2:	3101      	adds	r1, #1
    huart->RxXferCount--;
 80081f4:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 80081f6:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80081f8:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 80081fc:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8008200:	b292      	uxth	r2, r2
 8008202:	2a00      	cmp	r2, #0
 8008204:	d1ea      	bne.n	80081dc <UART_RxISR_8BIT+0x14>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008206:	6801      	ldr	r1, [r0, #0]
      huart->RxState = HAL_UART_STATE_READY;
 8008208:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800820a:	680c      	ldr	r4, [r1, #0]
 800820c:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8008210:	600c      	str	r4, [r1, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008212:	688c      	ldr	r4, [r1, #8]
 8008214:	f024 0401 	bic.w	r4, r4, #1
 8008218:	608c      	str	r4, [r1, #8]
      huart->RxISR = NULL;
 800821a:	66c2      	str	r2, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 800821c:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      HAL_UART_RxCpltCallback(huart);
 8008220:	f7fa f8e0 	bl	80023e4 <HAL_UART_RxCpltCallback>
}
 8008224:	bd38      	pop	{r3, r4, r5, pc}
 8008226:	bf00      	nop

08008228 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008228:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800822c:	6802      	ldr	r2, [r0, #0]
 800822e:	2922      	cmp	r1, #34	; 0x22
{
 8008230:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008232:	d004      	beq.n	800823e <UART_RxISR_16BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008234:	6993      	ldr	r3, [r2, #24]
 8008236:	f043 0308 	orr.w	r3, r3, #8
 800823a:	6193      	str	r3, [r2, #24]
  }
}
 800823c:	bd38      	pop	{r3, r4, r5, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800823e:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8008240:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
 8008244:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8008246:	4029      	ands	r1, r5
 8008248:	f824 1b02 	strh.w	r1, [r4], #2
    huart->RxXferCount--;
 800824c:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8008250:	6584      	str	r4, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8008252:	3901      	subs	r1, #1
 8008254:	b289      	uxth	r1, r1
 8008256:	f8a0 105e 	strh.w	r1, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800825a:	f8b0 105e 	ldrh.w	r1, [r0, #94]	; 0x5e
 800825e:	b289      	uxth	r1, r1
 8008260:	2900      	cmp	r1, #0
 8008262:	d1eb      	bne.n	800823c <UART_RxISR_16BIT+0x14>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008264:	6814      	ldr	r4, [r2, #0]
      huart->RxState = HAL_UART_STATE_READY;
 8008266:	2520      	movs	r5, #32
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008268:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 800826c:	6014      	str	r4, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800826e:	6894      	ldr	r4, [r2, #8]
 8008270:	f024 0401 	bic.w	r4, r4, #1
 8008274:	6094      	str	r4, [r2, #8]
      huart->RxISR = NULL;
 8008276:	66c1      	str	r1, [r0, #108]	; 0x6c
      huart->RxState = HAL_UART_STATE_READY;
 8008278:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      HAL_UART_RxCpltCallback(huart);
 800827c:	f7fa f8b2 	bl	80023e4 <HAL_UART_RxCpltCallback>
}
 8008280:	bd38      	pop	{r3, r4, r5, pc}
 8008282:	bf00      	nop

08008284 <UART_RxISR_8BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008284:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8008288:	2b22      	cmp	r3, #34	; 0x22
 800828a:	d005      	beq.n	8008298 <UART_RxISR_8BIT_FIFOEN+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800828c:	6802      	ldr	r2, [r0, #0]
 800828e:	6993      	ldr	r3, [r2, #24]
 8008290:	f043 0308 	orr.w	r3, r3, #8
 8008294:	6193      	str	r3, [r2, #24]
 8008296:	4770      	bx	lr
{
 8008298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800829c:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 80082a0:	2d00      	cmp	r5, #0
 80082a2:	d043      	beq.n	800832c <UART_RxISR_8BIT_FIFOEN+0xa8>
 80082a4:	4604      	mov	r4, r0
 80082a6:	f890 8060 	ldrb.w	r8, [r0, #96]	; 0x60
        huart->RxState = HAL_UART_STATE_READY;
 80082aa:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082ac:	4e21      	ldr	r6, [pc, #132]	; (8008334 <UART_RxISR_8BIT_FIFOEN+0xb0>)
 80082ae:	e002      	b.n	80082b6 <UART_RxISR_8BIT_FIFOEN+0x32>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80082b0:	3d01      	subs	r5, #1
 80082b2:	b2ad      	uxth	r5, r5
 80082b4:	b32d      	cbz	r5, 8008302 <UART_RxISR_8BIT_FIFOEN+0x7e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082b6:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082b8:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082bc:	ea08 0303 	and.w	r3, r8, r3
 80082c0:	7013      	strb	r3, [r2, #0]
      huart->RxXferCount--;
 80082c2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr++;
 80082c6:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80082c8:	3b01      	subs	r3, #1
      huart->pRxBuffPtr++;
 80082ca:	3201      	adds	r2, #1
      huart->RxXferCount--;
 80082cc:	b29b      	uxth	r3, r3
      huart->pRxBuffPtr++;
 80082ce:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80082d0:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 80082d4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e8      	bne.n	80082b0 <UART_RxISR_8BIT_FIFOEN+0x2c>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082de:	6822      	ldr	r2, [r4, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80082e0:	3d01      	subs	r5, #1
        HAL_UART_RxCpltCallback(huart);
 80082e2:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082e4:	6811      	ldr	r1, [r2, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80082e6:	b2ad      	uxth	r5, r5
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082e8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80082ec:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082ee:	6891      	ldr	r1, [r2, #8]
 80082f0:	4031      	ands	r1, r6
 80082f2:	6091      	str	r1, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 80082f4:	f8c4 7084 	str.w	r7, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 80082f8:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 80082fa:	f7fa f873 	bl	80023e4 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80082fe:	2d00      	cmp	r5, #0
 8008300:	d1d9      	bne.n	80082b6 <UART_RxISR_8BIT_FIFOEN+0x32>
    rxdatacount = huart->RxXferCount;
 8008302:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008306:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008308:	b173      	cbz	r3, 8008328 <UART_RxISR_8BIT_FIFOEN+0xa4>
 800830a:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800830e:	429a      	cmp	r2, r3
 8008310:	d90a      	bls.n	8008328 <UART_RxISR_8BIT_FIFOEN+0xa4>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008312:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8008314:	4908      	ldr	r1, [pc, #32]	; (8008338 <UART_RxISR_8BIT_FIFOEN+0xb4>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800831c:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800831e:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8008320:	66e1      	str	r1, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008322:	f042 0220 	orr.w	r2, r2, #32
 8008326:	601a      	str	r2, [r3, #0]
  }
}
 8008328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rxdatacount = huart->RxXferCount;
 800832c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8008330:	e7fa      	b.n	8008328 <UART_RxISR_8BIT_FIFOEN+0xa4>
 8008332:	bf00      	nop
 8008334:	effffffe 	.word	0xeffffffe
 8008338:	080081c9 	.word	0x080081c9

0800833c <UART_RxISR_16BIT_FIFOEN>:
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800833c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8008340:	2b22      	cmp	r3, #34	; 0x22
 8008342:	d005      	beq.n	8008350 <UART_RxISR_16BIT_FIFOEN+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008344:	6802      	ldr	r2, [r0, #0]
 8008346:	6993      	ldr	r3, [r2, #24]
 8008348:	f043 0308 	orr.w	r3, r3, #8
 800834c:	6193      	str	r3, [r2, #24]
 800834e:	4770      	bx	lr
{
 8008350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008354:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 8008358:	2d00      	cmp	r5, #0
 800835a:	d041      	beq.n	80083e0 <UART_RxISR_16BIT_FIFOEN+0xa4>
 800835c:	4604      	mov	r4, r0
  uint16_t  uhMask = huart->Mask;
 800835e:	f8b0 8060 	ldrh.w	r8, [r0, #96]	; 0x60
        huart->RxState = HAL_UART_STATE_READY;
 8008362:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008364:	4e20      	ldr	r6, [pc, #128]	; (80083e8 <UART_RxISR_16BIT_FIFOEN+0xac>)
 8008366:	e002      	b.n	800836e <UART_RxISR_16BIT_FIFOEN+0x32>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008368:	3d01      	subs	r5, #1
 800836a:	b2ad      	uxth	r5, r5
 800836c:	b31d      	cbz	r5, 80083b6 <UART_RxISR_16BIT_FIFOEN+0x7a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800836e:	6821      	ldr	r1, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008370:	6da2      	ldr	r2, [r4, #88]	; 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008372:	6a4b      	ldr	r3, [r1, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 8008374:	ea08 0303 	and.w	r3, r8, r3
 8008378:	f822 3b02 	strh.w	r3, [r2], #2
      huart->RxXferCount--;
 800837c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 8008380:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8008382:	3b01      	subs	r3, #1
 8008384:	b29b      	uxth	r3, r3
 8008386:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 800838a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1e9      	bne.n	8008368 <UART_RxISR_16BIT_FIFOEN+0x2c>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008394:	680a      	ldr	r2, [r1, #0]
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008396:	3d01      	subs	r5, #1
        HAL_UART_RxCpltCallback(huart);
 8008398:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800839a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800839e:	b2ad      	uxth	r5, r5
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083a0:	600a      	str	r2, [r1, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083a2:	688a      	ldr	r2, [r1, #8]
 80083a4:	4032      	ands	r2, r6
 80083a6:	608a      	str	r2, [r1, #8]
        huart->RxState = HAL_UART_STATE_READY;
 80083a8:	f8c4 7084 	str.w	r7, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 80083ac:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 80083ae:	f7fa f819 	bl	80023e4 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80083b2:	2d00      	cmp	r5, #0
 80083b4:	d1db      	bne.n	800836e <UART_RxISR_16BIT_FIFOEN+0x32>
    rxdatacount = huart->RxXferCount;
 80083b6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80083ba:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80083bc:	b173      	cbz	r3, 80083dc <UART_RxISR_16BIT_FIFOEN+0xa0>
 80083be:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d90a      	bls.n	80083dc <UART_RxISR_16BIT_FIFOEN+0xa0>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80083c6:	6823      	ldr	r3, [r4, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80083c8:	4908      	ldr	r1, [pc, #32]	; (80083ec <UART_RxISR_16BIT_FIFOEN+0xb0>)
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80083ca:	689a      	ldr	r2, [r3, #8]
 80083cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80083d0:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083d2:	681a      	ldr	r2, [r3, #0]
      huart->RxISR = UART_RxISR_16BIT;
 80083d4:	66e1      	str	r1, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80083d6:	f042 0220 	orr.w	r2, r2, #32
 80083da:	601a      	str	r2, [r3, #0]
  }
}
 80083dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    rxdatacount = huart->RxXferCount;
 80083e0:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 80083e4:	e7fa      	b.n	80083dc <UART_RxISR_16BIT_FIFOEN+0xa0>
 80083e6:	bf00      	nop
 80083e8:	effffffe 	.word	0xeffffffe
 80083ec:	08008229 	.word	0x08008229

080083f0 <HAL_UART_ErrorCallback>:
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop

080083f4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083f4:	6802      	ldr	r2, [r0, #0]
{
 80083f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083fa:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083fc:	f640 050f 	movw	r5, #2063	; 0x80f
{
 8008400:	4604      	mov	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008402:	6810      	ldr	r0, [r2, #0]
  if (errorflags == 0U)
 8008404:	422b      	tst	r3, r5
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008406:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8008408:	d070      	beq.n	80084ec <HAL_UART_IRQHandler+0xf8>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800840a:	4d73      	ldr	r5, [pc, #460]	; (80085d8 <HAL_UART_IRQHandler+0x1e4>)
 800840c:	400d      	ands	r5, r1
 800840e:	f000 808f 	beq.w	8008530 <HAL_UART_IRQHandler+0x13c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008412:	07df      	lsls	r7, r3, #31
 8008414:	d509      	bpl.n	800842a <HAL_UART_IRQHandler+0x36>
 8008416:	05c6      	lsls	r6, r0, #23
 8008418:	d507      	bpl.n	800842a <HAL_UART_IRQHandler+0x36>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800841a:	2601      	movs	r6, #1
 800841c:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800841e:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 8008422:	f046 0601 	orr.w	r6, r6, #1
 8008426:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800842a:	079f      	lsls	r7, r3, #30
 800842c:	f003 0604 	and.w	r6, r3, #4
 8008430:	f140 8093 	bpl.w	800855a <HAL_UART_IRQHandler+0x166>
 8008434:	07cf      	lsls	r7, r1, #31
 8008436:	d50a      	bpl.n	800844e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008438:	2702      	movs	r7, #2
 800843a:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800843c:	f8d4 7088 	ldr.w	r7, [r4, #136]	; 0x88
 8008440:	f047 0704 	orr.w	r7, r7, #4
 8008444:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008448:	2e00      	cmp	r6, #0
 800844a:	f040 808c 	bne.w	8008566 <HAL_UART_IRQHandler+0x172>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800844e:	071f      	lsls	r7, r3, #28
 8008450:	d505      	bpl.n	800845e <HAL_UART_IRQHandler+0x6a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008452:	0686      	lsls	r6, r0, #26
 8008454:	f100 8097 	bmi.w	8008586 <HAL_UART_IRQHandler+0x192>
 8008458:	2d00      	cmp	r5, #0
 800845a:	f040 8094 	bne.w	8008586 <HAL_UART_IRQHandler+0x192>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800845e:	051f      	lsls	r7, r3, #20
 8008460:	d50a      	bpl.n	8008478 <HAL_UART_IRQHandler+0x84>
 8008462:	0146      	lsls	r6, r0, #5
 8008464:	d508      	bpl.n	8008478 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008466:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800846a:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800846c:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 8008470:	f045 0520 	orr.w	r5, r5, #32
 8008474:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008478:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 800847c:	2d00      	cmp	r5, #0
 800847e:	d06a      	beq.n	8008556 <HAL_UART_IRQHandler+0x162>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008480:	069d      	lsls	r5, r3, #26
 8008482:	d507      	bpl.n	8008494 <HAL_UART_IRQHandler+0xa0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008484:	0680      	lsls	r0, r0, #26
 8008486:	f140 808b 	bpl.w	80085a0 <HAL_UART_IRQHandler+0x1ac>
        if (huart->RxISR != NULL)
 800848a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800848c:	b113      	cbz	r3, 8008494 <HAL_UART_IRQHandler+0xa0>
          huart->RxISR(huart);
 800848e:	4620      	mov	r0, r4
 8008490:	4798      	blx	r3
 8008492:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8008494:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008498:	6891      	ldr	r1, [r2, #8]
 800849a:	064f      	lsls	r7, r1, #25
 800849c:	d403      	bmi.n	80084a6 <HAL_UART_IRQHandler+0xb2>
 800849e:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 80084a2:	f000 8093 	beq.w	80085cc <HAL_UART_IRQHandler+0x1d8>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084a6:	6811      	ldr	r1, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80084a8:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084aa:	4b4c      	ldr	r3, [pc, #304]	; (80085dc <HAL_UART_IRQHandler+0x1e8>)
  huart->RxISR = NULL;
 80084ac:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084ae:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 80084b2:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084b4:	6891      	ldr	r1, [r2, #8]
 80084b6:	400b      	ands	r3, r1
 80084b8:	6093      	str	r3, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80084ba:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084be:	6893      	ldr	r3, [r2, #8]
  huart->RxISR = NULL;
 80084c0:	66e0      	str	r0, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c2:	065e      	lsls	r6, r3, #25
 80084c4:	d568      	bpl.n	8008598 <HAL_UART_IRQHandler+0x1a4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084c6:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 80084c8:	6fa1      	ldr	r1, [r4, #120]	; 0x78
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084ce:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 80084d0:	2900      	cmp	r1, #0
 80084d2:	d061      	beq.n	8008598 <HAL_UART_IRQHandler+0x1a4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084d4:	4b42      	ldr	r3, [pc, #264]	; (80085e0 <HAL_UART_IRQHandler+0x1ec>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084d6:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084d8:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084da:	f7fc fd19 	bl	8004f10 <HAL_DMA_Abort_IT>
 80084de:	2800      	cmp	r0, #0
 80084e0:	d039      	beq.n	8008556 <HAL_UART_IRQHandler+0x162>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084e2:	6fa0      	ldr	r0, [r4, #120]	; 0x78
}
 80084e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084e8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80084ea:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084ec:	069f      	lsls	r7, r3, #26
 80084ee:	d509      	bpl.n	8008504 <HAL_UART_IRQHandler+0x110>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80084f0:	0686      	lsls	r6, r0, #26
 80084f2:	d505      	bpl.n	8008500 <HAL_UART_IRQHandler+0x10c>
      if (huart->RxISR != NULL)
 80084f4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80084f6:	b373      	cbz	r3, 8008556 <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 80084f8:	4620      	mov	r0, r4
}
 80084fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 80084fe:	4718      	bx	r3
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008500:	00cd      	lsls	r5, r1, #3
 8008502:	d4f7      	bmi.n	80084f4 <HAL_UART_IRQHandler+0x100>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008504:	02dd      	lsls	r5, r3, #11
 8008506:	d409      	bmi.n	800851c <HAL_UART_IRQHandler+0x128>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008508:	061e      	lsls	r6, r3, #24
 800850a:	d51a      	bpl.n	8008542 <HAL_UART_IRQHandler+0x14e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800850c:	0605      	lsls	r5, r0, #24
 800850e:	d516      	bpl.n	800853e <HAL_UART_IRQHandler+0x14a>
    if (huart->TxISR != NULL)
 8008510:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008512:	b303      	cbz	r3, 8008556 <HAL_UART_IRQHandler+0x162>
      huart->TxISR(huart);
 8008514:	4620      	mov	r0, r4
}
 8008516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800851a:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800851c:	024f      	lsls	r7, r1, #9
 800851e:	d5f3      	bpl.n	8008508 <HAL_UART_IRQHandler+0x114>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008520:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008524:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008526:	6213      	str	r3, [r2, #32]
}
 8008528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800852c:	f000 bc00 	b.w	8008d30 <HAL_UARTEx_WakeupCallback>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008530:	4e2c      	ldr	r6, [pc, #176]	; (80085e4 <HAL_UART_IRQHandler+0x1f0>)
 8008532:	4230      	tst	r0, r6
 8008534:	d0e6      	beq.n	8008504 <HAL_UART_IRQHandler+0x110>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008536:	07df      	lsls	r7, r3, #31
 8008538:	f57f af77 	bpl.w	800842a <HAL_UART_IRQHandler+0x36>
 800853c:	e76b      	b.n	8008416 <HAL_UART_IRQHandler+0x22>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800853e:	020f      	lsls	r7, r1, #8
 8008540:	d4e6      	bmi.n	8008510 <HAL_UART_IRQHandler+0x11c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008542:	065e      	lsls	r6, r3, #25
 8008544:	d501      	bpl.n	800854a <HAL_UART_IRQHandler+0x156>
 8008546:	0645      	lsls	r5, r0, #25
 8008548:	d42e      	bmi.n	80085a8 <HAL_UART_IRQHandler+0x1b4>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800854a:	0219      	lsls	r1, r3, #8
 800854c:	d414      	bmi.n	8008578 <HAL_UART_IRQHandler+0x184>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800854e:	01db      	lsls	r3, r3, #7
 8008550:	d501      	bpl.n	8008556 <HAL_UART_IRQHandler+0x162>
 8008552:	2800      	cmp	r0, #0
 8008554:	db35      	blt.n	80085c2 <HAL_UART_IRQHandler+0x1ce>
}
 8008556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800855a:	2e00      	cmp	r6, #0
 800855c:	f43f af77 	beq.w	800844e <HAL_UART_IRQHandler+0x5a>
 8008560:	07ce      	lsls	r6, r1, #31
 8008562:	f57f af74 	bpl.w	800844e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008566:	2604      	movs	r6, #4
 8008568:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800856a:	f8d4 6088 	ldr.w	r6, [r4, #136]	; 0x88
 800856e:	f046 0602 	orr.w	r6, r6, #2
 8008572:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
 8008576:	e76a      	b.n	800844e <HAL_UART_IRQHandler+0x5a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008578:	0042      	lsls	r2, r0, #1
 800857a:	d5e8      	bpl.n	800854e <HAL_UART_IRQHandler+0x15a>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800857c:	4620      	mov	r0, r4
}
 800857e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008582:	f000 bbd9 	b.w	8008d38 <HAL_UARTEx_TxFifoEmptyCallback>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008586:	2508      	movs	r5, #8
 8008588:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800858a:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
 800858e:	f045 0508 	orr.w	r5, r5, #8
 8008592:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 8008596:	e762      	b.n	800845e <HAL_UART_IRQHandler+0x6a>
            HAL_UART_ErrorCallback(huart);
 8008598:	4620      	mov	r0, r4
 800859a:	f7ff ff29 	bl	80083f0 <HAL_UART_ErrorCallback>
 800859e:	e7da      	b.n	8008556 <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80085a0:	00cb      	lsls	r3, r1, #3
 80085a2:	f57f af77 	bpl.w	8008494 <HAL_UART_IRQHandler+0xa0>
 80085a6:	e770      	b.n	800848a <HAL_UART_IRQHandler+0x96>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085a8:	6813      	ldr	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80085aa:	2520      	movs	r5, #32
  huart->TxISR = NULL;
 80085ac:	2100      	movs	r1, #0
  HAL_UART_TxCpltCallback(huart);
 80085ae:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085b4:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80085b6:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  huart->TxISR = NULL;
 80085ba:	6721      	str	r1, [r4, #112]	; 0x70
  HAL_UART_TxCpltCallback(huart);
 80085bc:	f7ff fe02 	bl	80081c4 <HAL_UART_TxCpltCallback>
 80085c0:	e7c9      	b.n	8008556 <HAL_UART_IRQHandler+0x162>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80085c2:	4620      	mov	r0, r4
}
 80085c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 80085c8:	f000 bbb4 	b.w	8008d34 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 80085cc:	4620      	mov	r0, r4
 80085ce:	f7ff ff0f 	bl	80083f0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d2:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 80085d6:	e7be      	b.n	8008556 <HAL_UART_IRQHandler+0x162>
 80085d8:	10000001 	.word	0x10000001
 80085dc:	effffffe 	.word	0xeffffffe
 80085e0:	080085e9 	.word	0x080085e9
 80085e4:	04000120 	.word	0x04000120

080085e8 <UART_DMAAbortOnError>:
{
 80085e8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 80085ea:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80085ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  HAL_UART_ErrorCallback(huart);
 80085f2:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 80085f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 80085f8:	f7ff fefa 	bl	80083f0 <HAL_UART_ErrorCallback>
}
 80085fc:	bd08      	pop	{r3, pc}
 80085fe:	bf00      	nop

08008600 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008600:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008602:	07da      	lsls	r2, r3, #31
{
 8008604:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008606:	d506      	bpl.n	8008616 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008608:	6801      	ldr	r1, [r0, #0]
 800860a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800860c:	684a      	ldr	r2, [r1, #4]
 800860e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008612:	4322      	orrs	r2, r4
 8008614:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008616:	079c      	lsls	r4, r3, #30
 8008618:	d506      	bpl.n	8008628 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800861a:	6801      	ldr	r1, [r0, #0]
 800861c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800861e:	684a      	ldr	r2, [r1, #4]
 8008620:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008624:	4322      	orrs	r2, r4
 8008626:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008628:	0759      	lsls	r1, r3, #29
 800862a:	d506      	bpl.n	800863a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800862c:	6801      	ldr	r1, [r0, #0]
 800862e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008630:	684a      	ldr	r2, [r1, #4]
 8008632:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008636:	4322      	orrs	r2, r4
 8008638:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800863a:	071a      	lsls	r2, r3, #28
 800863c:	d506      	bpl.n	800864c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800863e:	6801      	ldr	r1, [r0, #0]
 8008640:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008642:	684a      	ldr	r2, [r1, #4]
 8008644:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008648:	4322      	orrs	r2, r4
 800864a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800864c:	06dc      	lsls	r4, r3, #27
 800864e:	d506      	bpl.n	800865e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008650:	6801      	ldr	r1, [r0, #0]
 8008652:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008654:	688a      	ldr	r2, [r1, #8]
 8008656:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800865a:	4322      	orrs	r2, r4
 800865c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800865e:	0699      	lsls	r1, r3, #26
 8008660:	d506      	bpl.n	8008670 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008662:	6801      	ldr	r1, [r0, #0]
 8008664:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008666:	688a      	ldr	r2, [r1, #8]
 8008668:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800866c:	4322      	orrs	r2, r4
 800866e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008670:	065a      	lsls	r2, r3, #25
 8008672:	d50a      	bpl.n	800868a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008674:	6801      	ldr	r1, [r0, #0]
 8008676:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008678:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800867a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800867e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008682:	ea42 0204 	orr.w	r2, r2, r4
 8008686:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008688:	d00b      	beq.n	80086a2 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800868a:	061b      	lsls	r3, r3, #24
 800868c:	d506      	bpl.n	800869c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800868e:	6802      	ldr	r2, [r0, #0]
 8008690:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8008692:	6853      	ldr	r3, [r2, #4]
 8008694:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008698:	430b      	orrs	r3, r1
 800869a:	6053      	str	r3, [r2, #4]
}
 800869c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086a0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086a2:	684a      	ldr	r2, [r1, #4]
 80086a4:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80086a6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80086aa:	4322      	orrs	r2, r4
 80086ac:	604a      	str	r2, [r1, #4]
 80086ae:	e7ec      	b.n	800868a <UART_AdvFeatureConfig+0x8a>

080086b0 <HAL_UART_Init>:
  if (huart == NULL)
 80086b0:	2800      	cmp	r0, #0
 80086b2:	f000 80d2 	beq.w	800885a <HAL_UART_Init+0x1aa>
  if (huart->gState == HAL_UART_STATE_RESET)
 80086b6:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
{
 80086ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086be:	4604      	mov	r4, r0
 80086c0:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_RESET)
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d058      	beq.n	8008778 <HAL_UART_Init+0xc8>
  __HAL_UART_DISABLE(huart);
 80086c6:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80086c8:	2024      	movs	r0, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086ca:	6921      	ldr	r1, [r4, #16]
 80086cc:	68a2      	ldr	r2, [r4, #8]
  huart->gState = HAL_UART_STATE_BUSY;
 80086ce:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086d2:	430a      	orrs	r2, r1
  __HAL_UART_DISABLE(huart);
 80086d4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086d6:	6960      	ldr	r0, [r4, #20]
 80086d8:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 80086da:	f025 0501 	bic.w	r5, r5, #1
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086de:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086e0:	48a1      	ldr	r0, [pc, #644]	; (8008968 <HAL_UART_Init+0x2b8>)
  __HAL_UART_DISABLE(huart);
 80086e2:	601d      	str	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086e4:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086e6:	681e      	ldr	r6, [r3, #0]
  tmpreg |= (uint32_t)huart->FifoMode;
 80086e8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086ea:	4030      	ands	r0, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086ec:	68e7      	ldr	r7, [r4, #12]
  tmpreg |= (uint32_t)huart->FifoMode;
 80086ee:	432a      	orrs	r2, r5
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086f0:	f8d4 c018 	ldr.w	ip, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086f4:	4e9d      	ldr	r6, [pc, #628]	; (800896c <HAL_UART_Init+0x2bc>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086f6:	4302      	orrs	r2, r0
 80086f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086fa:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086fc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086fe:	685a      	ldr	r2, [r3, #4]
 8008700:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008704:	ea42 0207 	orr.w	r2, r2, r7
 8008708:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800870a:	f000 808b 	beq.w	8008824 <HAL_UART_Init+0x174>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800870e:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8008710:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008712:	4897      	ldr	r0, [pc, #604]	; (8008970 <HAL_UART_Init+0x2c0>)
    tmpreg |= huart->Init.OneBitSampling;
 8008714:	ea4c 0202 	orr.w	r2, ip, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008718:	4030      	ands	r0, r6
  UART_GETCLOCKSOURCE(huart, clocksource);
 800871a:	4e96      	ldr	r6, [pc, #600]	; (8008974 <HAL_UART_Init+0x2c4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800871c:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800871e:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008720:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008724:	f022 020f 	bic.w	r2, r2, #15
 8008728:	ea42 0205 	orr.w	r2, r2, r5
 800872c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800872e:	d028      	beq.n	8008782 <HAL_UART_Init+0xd2>
 8008730:	4a91      	ldr	r2, [pc, #580]	; (8008978 <HAL_UART_Init+0x2c8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	f000 810e 	beq.w	8008954 <HAL_UART_Init+0x2a4>
 8008738:	4a90      	ldr	r2, [pc, #576]	; (800897c <HAL_UART_Init+0x2cc>)
 800873a:	4293      	cmp	r3, r2
 800873c:	f000 8100 	beq.w	8008940 <HAL_UART_Init+0x290>
 8008740:	4a8f      	ldr	r2, [pc, #572]	; (8008980 <HAL_UART_Init+0x2d0>)
 8008742:	4293      	cmp	r3, r2
 8008744:	f000 829e 	beq.w	8008c84 <HAL_UART_Init+0x5d4>
 8008748:	4a8e      	ldr	r2, [pc, #568]	; (8008984 <HAL_UART_Init+0x2d4>)
 800874a:	4293      	cmp	r3, r2
 800874c:	f000 82a4 	beq.w	8008c98 <HAL_UART_Init+0x5e8>
 8008750:	4a8d      	ldr	r2, [pc, #564]	; (8008988 <HAL_UART_Init+0x2d8>)
 8008752:	4293      	cmp	r3, r2
 8008754:	f000 82aa 	beq.w	8008cac <HAL_UART_Init+0x5fc>
 8008758:	4a8c      	ldr	r2, [pc, #560]	; (800898c <HAL_UART_Init+0x2dc>)
 800875a:	4293      	cmp	r3, r2
 800875c:	f000 82c5 	beq.w	8008cea <HAL_UART_Init+0x63a>
 8008760:	4a8b      	ldr	r2, [pc, #556]	; (8008990 <HAL_UART_Init+0x2e0>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d16f      	bne.n	8008846 <HAL_UART_Init+0x196>
 8008766:	4b8b      	ldr	r3, [pc, #556]	; (8008994 <HAL_UART_Init+0x2e4>)
 8008768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800876a:	f003 0307 	and.w	r3, r3, #7
 800876e:	2b05      	cmp	r3, #5
 8008770:	d869      	bhi.n	8008846 <HAL_UART_Init+0x196>
 8008772:	4a89      	ldr	r2, [pc, #548]	; (8008998 <HAL_UART_Init+0x2e8>)
 8008774:	5cd3      	ldrb	r3, [r2, r3]
 8008776:	e00c      	b.n	8008792 <HAL_UART_Init+0xe2>
    huart->Lock = HAL_UNLOCKED;
 8008778:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 800877c:	f7fa fc94 	bl	80030a8 <HAL_UART_MspInit>
 8008780:	e7a1      	b.n	80086c6 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008782:	4b84      	ldr	r3, [pc, #528]	; (8008994 <HAL_UART_Init+0x2e4>)
 8008784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008786:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800878a:	2b28      	cmp	r3, #40	; 0x28
 800878c:	d85b      	bhi.n	8008846 <HAL_UART_Init+0x196>
 800878e:	4a83      	ldr	r2, [pc, #524]	; (800899c <HAL_UART_Init+0x2ec>)
 8008790:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008792:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008796:	f000 810f 	beq.w	80089b8 <HAL_UART_Init+0x308>
    switch (clocksource)
 800879a:	2b40      	cmp	r3, #64	; 0x40
 800879c:	d853      	bhi.n	8008846 <HAL_UART_Init+0x196>
 800879e:	e8df f013 	tbh	[pc, r3, lsl #1]
 80087a2:	0209      	.short	0x0209
 80087a4:	0052020c 	.word	0x0052020c
 80087a8:	02040052 	.word	0x02040052
 80087ac:	00520052 	.word	0x00520052
 80087b0:	01fc0052 	.word	0x01fc0052
 80087b4:	00520052 	.word	0x00520052
 80087b8:	00520052 	.word	0x00520052
 80087bc:	00520052 	.word	0x00520052
 80087c0:	01d00052 	.word	0x01d00052
 80087c4:	00520052 	.word	0x00520052
 80087c8:	00520052 	.word	0x00520052
 80087cc:	00520052 	.word	0x00520052
 80087d0:	00520052 	.word	0x00520052
 80087d4:	00520052 	.word	0x00520052
 80087d8:	00520052 	.word	0x00520052
 80087dc:	00520052 	.word	0x00520052
 80087e0:	02120052 	.word	0x02120052
 80087e4:	00520052 	.word	0x00520052
 80087e8:	00520052 	.word	0x00520052
 80087ec:	00520052 	.word	0x00520052
 80087f0:	00520052 	.word	0x00520052
 80087f4:	00520052 	.word	0x00520052
 80087f8:	00520052 	.word	0x00520052
 80087fc:	00520052 	.word	0x00520052
 8008800:	00520052 	.word	0x00520052
 8008804:	00520052 	.word	0x00520052
 8008808:	00520052 	.word	0x00520052
 800880c:	00520052 	.word	0x00520052
 8008810:	00520052 	.word	0x00520052
 8008814:	00520052 	.word	0x00520052
 8008818:	00520052 	.word	0x00520052
 800881c:	00520052 	.word	0x00520052
 8008820:	020f0052 	.word	0x020f0052
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008824:	6898      	ldr	r0, [r3, #8]
 8008826:	4a52      	ldr	r2, [pc, #328]	; (8008970 <HAL_UART_Init+0x2c0>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008828:	495a      	ldr	r1, [pc, #360]	; (8008994 <HAL_UART_Init+0x2e4>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800882a:	4002      	ands	r2, r0
 800882c:	ea42 020c 	orr.w	r2, r2, ip
 8008830:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008834:	f022 020f 	bic.w	r2, r2, #15
 8008838:	432a      	orrs	r2, r5
 800883a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800883c:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800883e:	f003 0307 	and.w	r3, r3, #7
 8008842:	2b05      	cmp	r3, #5
 8008844:	d90b      	bls.n	800885e <HAL_UART_Init+0x1ae>
  huart->RxISR = NULL;
 8008846:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8008848:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    return HAL_ERROR;
 800884c:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 800884e:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 8008850:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
 8008854:	b007      	add	sp, #28
 8008856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_ERROR;
 800885a:	2001      	movs	r0, #1
}
 800885c:	4770      	bx	lr
    switch (clocksource)
 800885e:	4a50      	ldr	r2, [pc, #320]	; (80089a0 <HAL_UART_Init+0x2f0>)
 8008860:	5cd3      	ldrb	r3, [r2, r3]
 8008862:	2b08      	cmp	r3, #8
 8008864:	f000 823c 	beq.w	8008ce0 <HAL_UART_Init+0x630>
 8008868:	f240 822a 	bls.w	8008cc0 <HAL_UART_Init+0x610>
 800886c:	2b20      	cmp	r3, #32
 800886e:	f000 81ac 	beq.w	8008bca <HAL_UART_Init+0x51a>
 8008872:	2b40      	cmp	r3, #64	; 0x40
 8008874:	f000 8245 	beq.w	8008d02 <HAL_UART_Init+0x652>
 8008878:	2b10      	cmp	r3, #16
 800887a:	d1e4      	bne.n	8008846 <HAL_UART_Init+0x196>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800887c:	680b      	ldr	r3, [r1, #0]
 800887e:	069f      	lsls	r7, r3, #26
 8008880:	f140 8242 	bpl.w	8008d08 <HAL_UART_Init+0x658>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008884:	680b      	ldr	r3, [r1, #0]
 8008886:	4847      	ldr	r0, [pc, #284]	; (80089a4 <HAL_UART_Init+0x2f4>)
 8008888:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800888c:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800888e:	4b46      	ldr	r3, [pc, #280]	; (80089a8 <HAL_UART_Init+0x2f8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008890:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008892:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008896:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800889a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800889e:	428b      	cmp	r3, r1
 80088a0:	d3d1      	bcc.n	8008846 <HAL_UART_Init+0x196>
 80088a2:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 80088a6:	d8ce      	bhi.n	8008846 <HAL_UART_Init+0x196>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088a8:	2500      	movs	r5, #0
 80088aa:	2300      	movs	r3, #0
 80088ac:	0877      	lsrs	r7, r6, #1
 80088ae:	4629      	mov	r1, r5
 80088b0:	f7f7 fdce 	bl	8000450 <__aeabi_uldivmod>
 80088b4:	4632      	mov	r2, r6
 80088b6:	ea4f 2901 	mov.w	r9, r1, lsl #8
 80088ba:	462b      	mov	r3, r5
 80088bc:	ea4f 2800 	mov.w	r8, r0, lsl #8
 80088c0:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 80088c4:	eb18 0007 	adds.w	r0, r8, r7
 80088c8:	f149 0100 	adc.w	r1, r9, #0
 80088cc:	f7f7 fdc0 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80088d0:	4b36      	ldr	r3, [pc, #216]	; (80089ac <HAL_UART_Init+0x2fc>)
 80088d2:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d8b5      	bhi.n	8008846 <HAL_UART_Init+0x196>
          huart->Instance->BRR = usartdiv;
 80088da:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80088dc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 80088e0:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 80088e2:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80088e4:	e9c4 551b 	strd	r5, r5, [r4, #108]	; 0x6c
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f040 8151 	bne.w	8008b92 <HAL_UART_Init+0x4e2>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088f0:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f2:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088f4:	685a      	ldr	r2, [r3, #4]
 80088f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088fc:	689a      	ldr	r2, [r3, #8]
 80088fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008902:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	f042 0201 	orr.w	r2, r2, #1
 800890a:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800890c:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  tickstart = HAL_GetTick();
 8008910:	f7fa fd78 	bl	8003404 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008914:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8008916:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	0711      	lsls	r1, r2, #28
 800891c:	f100 80d4 	bmi.w	8008ac8 <HAL_UART_Init+0x418>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	0750      	lsls	r0, r2, #29
 8008924:	f100 80f9 	bmi.w	8008b1a <HAL_UART_Init+0x46a>
  __HAL_UNLOCK(huart);
 8008928:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800892a:	2220      	movs	r2, #32
  return HAL_OK;
 800892c:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800892e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008932:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008936:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
}
 800893a:	b007      	add	sp, #28
 800893c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008940:	4b14      	ldr	r3, [pc, #80]	; (8008994 <HAL_UART_Init+0x2e4>)
 8008942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008944:	f003 0307 	and.w	r3, r3, #7
 8008948:	2b05      	cmp	r3, #5
 800894a:	f63f af7c 	bhi.w	8008846 <HAL_UART_Init+0x196>
 800894e:	4a18      	ldr	r2, [pc, #96]	; (80089b0 <HAL_UART_Init+0x300>)
 8008950:	5cd3      	ldrb	r3, [r2, r3]
 8008952:	e71e      	b.n	8008792 <HAL_UART_Init+0xe2>
 8008954:	4b0f      	ldr	r3, [pc, #60]	; (8008994 <HAL_UART_Init+0x2e4>)
 8008956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008958:	f003 0307 	and.w	r3, r3, #7
 800895c:	2b05      	cmp	r3, #5
 800895e:	f63f af72 	bhi.w	8008846 <HAL_UART_Init+0x196>
 8008962:	4a14      	ldr	r2, [pc, #80]	; (80089b4 <HAL_UART_Init+0x304>)
 8008964:	5cd3      	ldrb	r3, [r2, r3]
 8008966:	e714      	b.n	8008792 <HAL_UART_Init+0xe2>
 8008968:	cfff69f3 	.word	0xcfff69f3
 800896c:	58000c00 	.word	0x58000c00
 8008970:	11fff4ff 	.word	0x11fff4ff
 8008974:	40011000 	.word	0x40011000
 8008978:	40004400 	.word	0x40004400
 800897c:	40004800 	.word	0x40004800
 8008980:	40004c00 	.word	0x40004c00
 8008984:	40005000 	.word	0x40005000
 8008988:	40011400 	.word	0x40011400
 800898c:	40007800 	.word	0x40007800
 8008990:	40007c00 	.word	0x40007c00
 8008994:	58024400 	.word	0x58024400
 8008998:	0800fd14 	.word	0x0800fd14
 800899c:	0800fce8 	.word	0x0800fce8
 80089a0:	0800fd1c 	.word	0x0800fd1c
 80089a4:	03d09000 	.word	0x03d09000
 80089a8:	0800fd24 	.word	0x0800fd24
 80089ac:	000ffcff 	.word	0x000ffcff
 80089b0:	0800fd14 	.word	0x0800fd14
 80089b4:	0800fd14 	.word	0x0800fd14
    switch (clocksource)
 80089b8:	2b40      	cmp	r3, #64	; 0x40
 80089ba:	f63f af44 	bhi.w	8008846 <HAL_UART_Init+0x196>
 80089be:	a201      	add	r2, pc, #4	; (adr r2, 80089c4 <HAL_UART_Init+0x314>)
 80089c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c4:	08008c3b 	.word	0x08008c3b
 80089c8:	08008c35 	.word	0x08008c35
 80089cc:	08008847 	.word	0x08008847
 80089d0:	08008847 	.word	0x08008847
 80089d4:	08008c41 	.word	0x08008c41
 80089d8:	08008847 	.word	0x08008847
 80089dc:	08008847 	.word	0x08008847
 80089e0:	08008847 	.word	0x08008847
 80089e4:	08008c27 	.word	0x08008c27
 80089e8:	08008847 	.word	0x08008847
 80089ec:	08008847 	.word	0x08008847
 80089f0:	08008847 	.word	0x08008847
 80089f4:	08008847 	.word	0x08008847
 80089f8:	08008847 	.word	0x08008847
 80089fc:	08008847 	.word	0x08008847
 8008a00:	08008847 	.word	0x08008847
 8008a04:	08008bcf 	.word	0x08008bcf
 8008a08:	08008847 	.word	0x08008847
 8008a0c:	08008847 	.word	0x08008847
 8008a10:	08008847 	.word	0x08008847
 8008a14:	08008847 	.word	0x08008847
 8008a18:	08008847 	.word	0x08008847
 8008a1c:	08008847 	.word	0x08008847
 8008a20:	08008847 	.word	0x08008847
 8008a24:	08008847 	.word	0x08008847
 8008a28:	08008847 	.word	0x08008847
 8008a2c:	08008847 	.word	0x08008847
 8008a30:	08008847 	.word	0x08008847
 8008a34:	08008847 	.word	0x08008847
 8008a38:	08008847 	.word	0x08008847
 8008a3c:	08008847 	.word	0x08008847
 8008a40:	08008847 	.word	0x08008847
 8008a44:	08008c4b 	.word	0x08008c4b
 8008a48:	08008847 	.word	0x08008847
 8008a4c:	08008847 	.word	0x08008847
 8008a50:	08008847 	.word	0x08008847
 8008a54:	08008847 	.word	0x08008847
 8008a58:	08008847 	.word	0x08008847
 8008a5c:	08008847 	.word	0x08008847
 8008a60:	08008847 	.word	0x08008847
 8008a64:	08008847 	.word	0x08008847
 8008a68:	08008847 	.word	0x08008847
 8008a6c:	08008847 	.word	0x08008847
 8008a70:	08008847 	.word	0x08008847
 8008a74:	08008847 	.word	0x08008847
 8008a78:	08008847 	.word	0x08008847
 8008a7c:	08008847 	.word	0x08008847
 8008a80:	08008847 	.word	0x08008847
 8008a84:	08008847 	.word	0x08008847
 8008a88:	08008847 	.word	0x08008847
 8008a8c:	08008847 	.word	0x08008847
 8008a90:	08008847 	.word	0x08008847
 8008a94:	08008847 	.word	0x08008847
 8008a98:	08008847 	.word	0x08008847
 8008a9c:	08008847 	.word	0x08008847
 8008aa0:	08008847 	.word	0x08008847
 8008aa4:	08008847 	.word	0x08008847
 8008aa8:	08008847 	.word	0x08008847
 8008aac:	08008847 	.word	0x08008847
 8008ab0:	08008847 	.word	0x08008847
 8008ab4:	08008847 	.word	0x08008847
 8008ab8:	08008847 	.word	0x08008847
 8008abc:	08008847 	.word	0x08008847
 8008ac0:	08008847 	.word	0x08008847
 8008ac4:	08008c4f 	.word	0x08008c4f
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ac8:	69dd      	ldr	r5, [r3, #28]
 8008aca:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8008ace:	f47f af27 	bne.w	8008920 <HAL_UART_Init+0x270>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ad2:	f7fa fc97 	bl	8003404 <HAL_GetTick>
 8008ad6:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008ad8:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ada:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8008ade:	f080 80c0 	bcs.w	8008c62 <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	0752      	lsls	r2, r2, #29
 8008ae6:	d5ef      	bpl.n	8008ac8 <HAL_UART_Init+0x418>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ae8:	69da      	ldr	r2, [r3, #28]
 8008aea:	0517      	lsls	r7, r2, #20
 8008aec:	d5ec      	bpl.n	8008ac8 <HAL_UART_Init+0x418>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 8008af2:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8008af4:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008af6:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008af8:	6819      	ldr	r1, [r3, #0]
 8008afa:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 8008afe:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b00:	6899      	ldr	r1, [r3, #8]
 8008b02:	f021 0101 	bic.w	r1, r1, #1
 8008b06:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8008b08:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          __HAL_UNLOCK(huart);
 8008b0c:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008b10:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b14:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
 8008b18:	e69c      	b.n	8008854 <HAL_UART_Init+0x1a4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b1a:	69dd      	ldr	r5, [r3, #28]
 8008b1c:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8008b20:	f47f af02 	bne.w	8008928 <HAL_UART_Init+0x278>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b24:	f7fa fc6e 	bl	8003404 <HAL_GetTick>
 8008b28:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008b2a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b2c:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8008b30:	f080 8097 	bcs.w	8008c62 <HAL_UART_Init+0x5b2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	0751      	lsls	r1, r2, #29
 8008b38:	d5ef      	bpl.n	8008b1a <HAL_UART_Init+0x46a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b3a:	69da      	ldr	r2, [r3, #28]
 8008b3c:	0512      	lsls	r2, r2, #20
 8008b3e:	d5ec      	bpl.n	8008b1a <HAL_UART_Init+0x46a>
 8008b40:	e7d5      	b.n	8008aee <HAL_UART_Init+0x43e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b42:	4b73      	ldr	r3, [pc, #460]	; (8008d10 <HAL_UART_Init+0x660>)
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	0690      	lsls	r0, r2, #26
 8008b48:	f140 80d9 	bpl.w	8008cfe <HAL_UART_Init+0x64e>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4871      	ldr	r0, [pc, #452]	; (8008d14 <HAL_UART_Init+0x664>)
 8008b50:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008b54:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b56:	4b70      	ldr	r3, [pc, #448]	; (8008d18 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b58:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b5c:	6862      	ldr	r2, [r4, #4]
 8008b5e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8008b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b66:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008b6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b6e:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b70:	f1a3 0210 	sub.w	r2, r3, #16
 8008b74:	428a      	cmp	r2, r1
 8008b76:	f63f ae66 	bhi.w	8008846 <HAL_UART_Init+0x196>
        huart->Instance->BRR = usartdiv;
 8008b7a:	6820      	ldr	r0, [r4, #0]
  huart->NbTxDataToProcess = 1;
 8008b7c:	2200      	movs	r2, #0
  huart->NbRxDataToProcess = 1;
 8008b7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
        huart->Instance->BRR = usartdiv;
 8008b82:	60c3      	str	r3, [r0, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->RxISR = NULL;
 8008b86:	6722      	str	r2, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8008b88:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f43f aeaf 	beq.w	80088f0 <HAL_UART_Init+0x240>
    UART_AdvFeatureConfig(huart);
 8008b92:	4620      	mov	r0, r4
 8008b94:	f7ff fd34 	bl	8008600 <UART_AdvFeatureConfig>
 8008b98:	e6aa      	b.n	80088f0 <HAL_UART_Init+0x240>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b9a:	a803      	add	r0, sp, #12
 8008b9c:	f7fe fda8 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008ba0:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d056      	beq.n	8008c54 <HAL_UART_Init+0x5a4>
 8008ba6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008ba8:	e7d5      	b.n	8008b56 <HAL_UART_Init+0x4a6>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008baa:	4668      	mov	r0, sp
 8008bac:	f7fe fd08 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008bb0:	9801      	ldr	r0, [sp, #4]
 8008bb2:	e7f6      	b.n	8008ba2 <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bb4:	f7fd fd3e 	bl	8006634 <HAL_RCC_GetPCLK1Freq>
 8008bb8:	e7f3      	b.n	8008ba2 <HAL_UART_Init+0x4f2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bba:	f7fd fdeb 	bl	8006794 <HAL_RCC_GetPCLK2Freq>
 8008bbe:	e7f0      	b.n	8008ba2 <HAL_UART_Init+0x4f2>
        pclk = (uint32_t) LSE_VALUE;
 8008bc0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008bc4:	e7c7      	b.n	8008b56 <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 8008bc6:	4855      	ldr	r0, [pc, #340]	; (8008d1c <HAL_UART_Init+0x66c>)
 8008bc8:	e7c5      	b.n	8008b56 <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) CSI_VALUE;
 8008bca:	4854      	ldr	r0, [pc, #336]	; (8008d1c <HAL_UART_Init+0x66c>)
 8008bcc:	e65f      	b.n	800888e <HAL_UART_Init+0x1de>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bce:	4b50      	ldr	r3, [pc, #320]	; (8008d10 <HAL_UART_Init+0x660>)
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	0696      	lsls	r6, r2, #26
 8008bd4:	f140 809a 	bpl.w	8008d0c <HAL_UART_Init+0x65c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	484e      	ldr	r0, [pc, #312]	; (8008d14 <HAL_UART_Init+0x664>)
 8008bdc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008be0:	40d8      	lsrs	r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008be2:	4b4d      	ldr	r3, [pc, #308]	; (8008d18 <HAL_UART_Init+0x668>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008be4:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008be8:	6862      	ldr	r2, [r4, #4]
 8008bea:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 8008bee:	0853      	lsrs	r3, r2, #1
 8008bf0:	fbb0 f0f5 	udiv	r0, r0, r5
 8008bf4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8008bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bfc:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bfe:	f1a2 0010 	sub.w	r0, r2, #16
 8008c02:	4288      	cmp	r0, r1
 8008c04:	f63f ae1f 	bhi.w	8008846 <HAL_UART_Init+0x196>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008c08:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008c0c:	f3c2 0242 	ubfx	r2, r2, #1, #3
  huart->NbTxDataToProcess = 1;
 8008c10:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 8008c12:	6825      	ldr	r5, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008c14:	b29b      	uxth	r3, r3
  huart->NbRxDataToProcess = 1;
 8008c16:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        huart->Instance->BRR = brrtemp;
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	60eb      	str	r3, [r5, #12]
  huart->RxISR = NULL;
 8008c1e:	6721      	str	r1, [r4, #112]	; 0x70
  huart->NbTxDataToProcess = 1;
 8008c20:	e9c4 011a 	strd	r0, r1, [r4, #104]	; 0x68
 8008c24:	e660      	b.n	80088e8 <HAL_UART_Init+0x238>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c26:	a803      	add	r0, sp, #12
 8008c28:	f7fe fd62 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008c2c:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8008c2e:	b188      	cbz	r0, 8008c54 <HAL_UART_Init+0x5a4>
 8008c30:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008c32:	e7d6      	b.n	8008be2 <HAL_UART_Init+0x532>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c34:	f7fd fdae 	bl	8006794 <HAL_RCC_GetPCLK2Freq>
 8008c38:	e7f9      	b.n	8008c2e <HAL_UART_Init+0x57e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c3a:	f7fd fcfb 	bl	8006634 <HAL_RCC_GetPCLK1Freq>
 8008c3e:	e7f6      	b.n	8008c2e <HAL_UART_Init+0x57e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c40:	4668      	mov	r0, sp
 8008c42:	f7fe fcbd 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008c46:	9801      	ldr	r0, [sp, #4]
 8008c48:	e7f1      	b.n	8008c2e <HAL_UART_Init+0x57e>
        pclk = (uint32_t) CSI_VALUE;
 8008c4a:	4834      	ldr	r0, [pc, #208]	; (8008d1c <HAL_UART_Init+0x66c>)
 8008c4c:	e7c9      	b.n	8008be2 <HAL_UART_Init+0x532>
        pclk = (uint32_t) LSE_VALUE;
 8008c4e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008c52:	e7c6      	b.n	8008be2 <HAL_UART_Init+0x532>
  huart->RxISR = NULL;
 8008c54:	2300      	movs	r3, #0
 8008c56:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 8008c5a:	6723      	str	r3, [r4, #112]	; 0x70
  huart->RxISR = NULL;
 8008c5c:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
 8008c60:	e642      	b.n	80088e8 <HAL_UART_Init+0x238>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008c62:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 8008c64:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 8008c66:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008c68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008c6c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c6e:	689a      	ldr	r2, [r3, #8]
 8008c70:	f022 0201 	bic.w	r2, r2, #1
 8008c74:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8008c76:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
        __HAL_UNLOCK(huart);
 8008c7a:	f884 507c 	strb.w	r5, [r4, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008c7e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
 8008c82:	e5e7      	b.n	8008854 <HAL_UART_Init+0x1a4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c84:	4b22      	ldr	r3, [pc, #136]	; (8008d10 <HAL_UART_Init+0x660>)
 8008c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c88:	f003 0307 	and.w	r3, r3, #7
 8008c8c:	2b05      	cmp	r3, #5
 8008c8e:	f63f adda 	bhi.w	8008846 <HAL_UART_Init+0x196>
 8008c92:	4a23      	ldr	r2, [pc, #140]	; (8008d20 <HAL_UART_Init+0x670>)
 8008c94:	5cd3      	ldrb	r3, [r2, r3]
 8008c96:	e57c      	b.n	8008792 <HAL_UART_Init+0xe2>
 8008c98:	4b1d      	ldr	r3, [pc, #116]	; (8008d10 <HAL_UART_Init+0x660>)
 8008c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c9c:	f003 0307 	and.w	r3, r3, #7
 8008ca0:	2b05      	cmp	r3, #5
 8008ca2:	f63f add0 	bhi.w	8008846 <HAL_UART_Init+0x196>
 8008ca6:	4a1f      	ldr	r2, [pc, #124]	; (8008d24 <HAL_UART_Init+0x674>)
 8008ca8:	5cd3      	ldrb	r3, [r2, r3]
 8008caa:	e572      	b.n	8008792 <HAL_UART_Init+0xe2>
 8008cac:	4b18      	ldr	r3, [pc, #96]	; (8008d10 <HAL_UART_Init+0x660>)
 8008cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008cb4:	2b28      	cmp	r3, #40	; 0x28
 8008cb6:	f63f adc6 	bhi.w	8008846 <HAL_UART_Init+0x196>
 8008cba:	4a1b      	ldr	r2, [pc, #108]	; (8008d28 <HAL_UART_Init+0x678>)
 8008cbc:	5cd3      	ldrb	r3, [r2, r3]
 8008cbe:	e568      	b.n	8008792 <HAL_UART_Init+0xe2>
    switch (clocksource)
 8008cc0:	2b02      	cmp	r3, #2
 8008cc2:	d00a      	beq.n	8008cda <HAL_UART_Init+0x62a>
 8008cc4:	2b04      	cmp	r3, #4
 8008cc6:	f47f adbe 	bne.w	8008846 <HAL_UART_Init+0x196>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cca:	4668      	mov	r0, sp
 8008ccc:	f7fe fc78 	bl	80075c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008cd0:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	d0be      	beq.n	8008c54 <HAL_UART_Init+0x5a4>
 8008cd6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008cd8:	e5d9      	b.n	800888e <HAL_UART_Init+0x1de>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008cda:	f7fe fc5f 	bl	800759c <HAL_RCCEx_GetD3PCLK1Freq>
 8008cde:	e7f8      	b.n	8008cd2 <HAL_UART_Init+0x622>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ce0:	a803      	add	r0, sp, #12
 8008ce2:	f7fe fd05 	bl	80076f0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008ce6:	9804      	ldr	r0, [sp, #16]
 8008ce8:	e7f3      	b.n	8008cd2 <HAL_UART_Init+0x622>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cea:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <HAL_UART_Init+0x660>)
 8008cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cee:	f003 0307 	and.w	r3, r3, #7
 8008cf2:	2b05      	cmp	r3, #5
 8008cf4:	f63f ada7 	bhi.w	8008846 <HAL_UART_Init+0x196>
 8008cf8:	4a0c      	ldr	r2, [pc, #48]	; (8008d2c <HAL_UART_Init+0x67c>)
 8008cfa:	5cd3      	ldrb	r3, [r2, r3]
 8008cfc:	e549      	b.n	8008792 <HAL_UART_Init+0xe2>
          pclk = (uint32_t) HSI_VALUE;
 8008cfe:	4805      	ldr	r0, [pc, #20]	; (8008d14 <HAL_UART_Init+0x664>)
 8008d00:	e729      	b.n	8008b56 <HAL_UART_Init+0x4a6>
        pclk = (uint32_t) LSE_VALUE;
 8008d02:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008d06:	e5c2      	b.n	800888e <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 8008d08:	4802      	ldr	r0, [pc, #8]	; (8008d14 <HAL_UART_Init+0x664>)
 8008d0a:	e5c0      	b.n	800888e <HAL_UART_Init+0x1de>
          pclk = (uint32_t) HSI_VALUE;
 8008d0c:	4801      	ldr	r0, [pc, #4]	; (8008d14 <HAL_UART_Init+0x664>)
 8008d0e:	e768      	b.n	8008be2 <HAL_UART_Init+0x532>
 8008d10:	58024400 	.word	0x58024400
 8008d14:	03d09000 	.word	0x03d09000
 8008d18:	0800fd24 	.word	0x0800fd24
 8008d1c:	003d0900 	.word	0x003d0900
 8008d20:	0800fd14 	.word	0x0800fd14
 8008d24:	0800fd14 	.word	0x0800fd14
 8008d28:	0800fce8 	.word	0x0800fce8
 8008d2c:	0800fd14 	.word	0x0800fd14

08008d30 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop

08008d34 <HAL_UARTEx_RxFifoFullCallback>:
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop

08008d38 <HAL_UARTEx_TxFifoEmptyCallback>:
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop

08008d3c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d3c:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8008d40:	2a01      	cmp	r2, #1
 8008d42:	d017      	beq.n	8008d74 <HAL_UARTEx_DisableFifoMode+0x38>
 8008d44:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 8008d46:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d48:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d4a:	681a      	ldr	r2, [r3, #0]
{
 8008d4c:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 8008d4e:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 8008d52:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d54:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8008d56:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 8008d58:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008d5a:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8008d5e:	f025 0501 	bic.w	r5, r5, #1
 8008d62:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d64:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d66:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008d68:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008d6c:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 8008d70:	bc70      	pop	{r4, r5, r6}
 8008d72:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008d74:	2002      	movs	r0, #2
}
 8008d76:	4770      	bx	lr

08008d78 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d78:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8008d7c:	2a01      	cmp	r2, #1
 8008d7e:	d046      	beq.n	8008e0e <HAL_UARTEx_SetTxFifoThreshold+0x96>
 8008d80:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 8008d82:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d84:	681a      	ldr	r2, [r3, #0]
{
 8008d86:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8008d88:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 8008d8c:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d8e:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d90:	6810      	ldr	r0, [r2, #0]
{
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008d92:	4d20      	ldr	r5, [pc, #128]	; (8008e14 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 8008d94:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008d98:	4e1f      	ldr	r6, [pc, #124]	; (8008e18 <HAL_UARTEx_SetTxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008d9a:	9500      	str	r5, [sp, #0]
 8008d9c:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 8008da0:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008da2:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008da4:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008da6:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008daa:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008dae:	9602      	str	r6, [sp, #8]
 8008db0:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008db4:	4301      	orrs	r1, r0

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008db6:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008db8:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008dba:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008dbc:	b320      	cbz	r0, 8008e08 <HAL_UARTEx_SetTxFifoThreshold+0x90>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dbe:	6895      	ldr	r5, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008dc0:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008dc2:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008dc4:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008dc8:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008dcc:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008dce:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008dd2:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 8008dd6:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008dda:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008ddc:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008dde:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008de2:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008de6:	fb90 f0f5 	sdiv	r0, r0, r5
 8008dea:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8008dee:	2100      	movs	r1, #0
 8008df0:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8008df4:	2520      	movs	r5, #32
  return HAL_OK;
 8008df6:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008df8:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008dfa:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008dfe:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 8008e02:	b004      	add	sp, #16
 8008e04:	bcf0      	pop	{r4, r5, r6, r7}
 8008e06:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8008e08:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8008e0a:	4608      	mov	r0, r1
 8008e0c:	e7ed      	b.n	8008dea <HAL_UARTEx_SetTxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 8008e0e:	2002      	movs	r0, #2
}
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	03010101 	.word	0x03010101
 8008e18:	04020408 	.word	0x04020408

08008e1c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8008e1c:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
 8008e20:	2a01      	cmp	r2, #1
 8008e22:	d046      	beq.n	8008eb2 <HAL_UARTEx_SetRxFifoThreshold+0x96>
 8008e24:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8008e26:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e28:	681a      	ldr	r2, [r3, #0]
{
 8008e2a:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8008e2c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
{
 8008e30:	b084      	sub	sp, #16
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e32:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8008e34:	6810      	ldr	r0, [r2, #0]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008e36:	4d20      	ldr	r5, [pc, #128]	; (8008eb8 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
  __HAL_UART_DISABLE(huart);
 8008e38:	f020 0001 	bic.w	r0, r0, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008e3c:	4e1f      	ldr	r6, [pc, #124]	; (8008ebc <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008e3e:	9500      	str	r5, [sp, #0]
 8008e40:	f240 1507 	movw	r5, #263	; 0x107
  __HAL_UART_DISABLE(huart);
 8008e44:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e46:	6890      	ldr	r0, [r2, #8]
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008e48:	9501      	str	r5, [sp, #4]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008e4a:	f105 7580 	add.w	r5, r5, #16777216	; 0x1000000
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e4e:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008e52:	9602      	str	r6, [sp, #8]
 8008e54:	f105 1501 	add.w	r5, r5, #65537	; 0x10001
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e58:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e5a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008e5c:	9503      	str	r5, [sp, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e5e:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e60:	b320      	cbz	r0, 8008eac <HAL_UARTEx_SetRxFifoThreshold+0x90>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e62:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e64:	a904      	add	r1, sp, #16
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e66:	6896      	ldr	r6, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008e68:	f3c5 6542 	ubfx	r5, r5, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e6c:	eb01 7656 	add.w	r6, r1, r6, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008e70:	440d      	add	r5, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e72:	f816 0c10 	ldrb.w	r0, [r6, #-16]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008e76:	f815 1c10 	ldrb.w	r1, [r5, #-16]
 8008e7a:	f815 7c08 	ldrb.w	r7, [r5, #-8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e7e:	0100      	lsls	r0, r0, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008e80:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e82:	f816 5c08 	ldrb.w	r5, [r6, #-8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008e86:	fb91 f1f7 	sdiv	r1, r1, r7
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8008e8a:	fb90 f0f5 	sdiv	r0, r0, r5
 8008e8e:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8008e92:	2100      	movs	r1, #0
 8008e94:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8008e98:	2520      	movs	r5, #32
  return HAL_OK;
 8008e9a:	4608      	mov	r0, r1
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e9c:	6014      	str	r4, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8008e9e:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8008ea2:	f883 107c 	strb.w	r1, [r3, #124]	; 0x7c
}
 8008ea6:	b004      	add	sp, #16
 8008ea8:	bcf0      	pop	{r4, r5, r6, r7}
 8008eaa:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8008eac:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8008eae:	4608      	mov	r0, r1
 8008eb0:	e7ed      	b.n	8008e8e <HAL_UARTEx_SetRxFifoThreshold+0x72>
  __HAL_LOCK(huart);
 8008eb2:	2002      	movs	r0, #2
}
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	03010101 	.word	0x03010101
 8008ebc:	04020408 	.word	0x04020408

08008ec0 <arm_cfft_radix8by2_f32>:
 8008ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec4:	4607      	mov	r7, r0
 8008ec6:	4608      	mov	r0, r1
 8008ec8:	ed2d 8b06 	vpush	{d8-d10}
 8008ecc:	f8b7 e000 	ldrh.w	lr, [r7]
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8008ed6:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 8008eda:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8008ede:	f000 80b0 	beq.w	8009042 <arm_cfft_radix8by2_f32+0x182>
 8008ee2:	008b      	lsls	r3, r1, #2
 8008ee4:	3210      	adds	r2, #16
 8008ee6:	f100 0610 	add.w	r6, r0, #16
 8008eea:	f108 0510 	add.w	r5, r8, #16
 8008eee:	3310      	adds	r3, #16
 8008ef0:	18c4      	adds	r4, r0, r3
 8008ef2:	4443      	add	r3, r8
 8008ef4:	ed55 6a04 	vldr	s13, [r5, #-16]
 8008ef8:	f1be 0e01 	subs.w	lr, lr, #1
 8008efc:	ed56 4a04 	vldr	s9, [r6, #-16]
 8008f00:	f104 0410 	add.w	r4, r4, #16
 8008f04:	ed15 7a03 	vldr	s14, [r5, #-12]
 8008f08:	f106 0610 	add.w	r6, r6, #16
 8008f0c:	ee74 9aa6 	vadd.f32	s19, s9, s13
 8008f10:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008f14:	ed55 2a01 	vldr	s5, [r5, #-4]
 8008f18:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8008f1c:	ed53 0a04 	vldr	s1, [r3, #-16]
 8008f20:	f102 0210 	add.w	r2, r2, #16
 8008f24:	ed13 5a03 	vldr	s10, [r3, #-12]
 8008f28:	f105 0510 	add.w	r5, r5, #16
 8008f2c:	ed13 3a02 	vldr	s6, [r3, #-8]
 8008f30:	f103 0310 	add.w	r3, r3, #16
 8008f34:	ed54 3a06 	vldr	s7, [r4, #-24]	; 0xffffffe8
 8008f38:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 8008f3c:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
 8008f40:	ee33 8a83 	vadd.f32	s16, s7, s6
 8008f44:	ed56 6a07 	vldr	s13, [r6, #-28]	; 0xffffffe4
 8008f48:	ed16 2a05 	vldr	s4, [r6, #-20]	; 0xffffffec
 8008f4c:	ee34 0a06 	vadd.f32	s0, s8, s12
 8008f50:	ed54 5a08 	vldr	s11, [r4, #-32]	; 0xffffffe0
 8008f54:	ee76 aa87 	vadd.f32	s21, s13, s14
 8008f58:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 8008f5c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008f60:	ed56 1a06 	vldr	s3, [r6, #-24]	; 0xffffffe8
 8008f64:	ee35 9aa0 	vadd.f32	s18, s11, s1
 8008f68:	ed46 9a08 	vstr	s19, [r6, #-32]	; 0xffffffe0
 8008f6c:	ee71 8a05 	vadd.f32	s17, s2, s10
 8008f70:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8008f74:	ed46 aa07 	vstr	s21, [r6, #-28]	; 0xffffffe4
 8008f78:	ee72 9a22 	vadd.f32	s19, s4, s5
 8008f7c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008f80:	ee35 5a41 	vsub.f32	s10, s10, s2
 8008f84:	ed06 aa06 	vstr	s20, [r6, #-24]	; 0xffffffe8
 8008f88:	ed46 9a05 	vstr	s19, [r6, #-20]	; 0xffffffec
 8008f8c:	ee36 6a44 	vsub.f32	s12, s12, s8
 8008f90:	ed04 9a08 	vstr	s18, [r4, #-32]	; 0xffffffe0
 8008f94:	ee71 1ae7 	vsub.f32	s3, s3, s15
 8008f98:	ed44 8a07 	vstr	s17, [r4, #-28]	; 0xffffffe4
 8008f9c:	ee72 7a62 	vsub.f32	s15, s4, s5
 8008fa0:	ed04 8a06 	vstr	s16, [r4, #-24]	; 0xffffffe8
 8008fa4:	ee73 2a63 	vsub.f32	s5, s6, s7
 8008fa8:	ed04 0a05 	vstr	s0, [r4, #-20]	; 0xffffffec
 8008fac:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 8008fb0:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 8008fb4:	ee24 3a84 	vmul.f32	s6, s9, s8
 8008fb8:	ee27 2a26 	vmul.f32	s4, s14, s13
 8008fbc:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8008fc0:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8008fc4:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008fc8:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008fcc:	ee65 6a26 	vmul.f32	s13, s10, s13
 8008fd0:	ee25 5a04 	vmul.f32	s10, s10, s8
 8008fd4:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008fd8:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8008fdc:	ee33 4a02 	vadd.f32	s8, s6, s4
 8008fe0:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8008fe4:	ed05 7a07 	vstr	s14, [r5, #-28]	; 0xffffffe4
 8008fe8:	ed05 4a08 	vstr	s8, [r5, #-32]	; 0xffffffe0
 8008fec:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 8008ff0:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
 8008ff4:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 8008ff8:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 8008ffc:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8009000:	ee27 4a87 	vmul.f32	s8, s15, s14
 8009004:	ee61 5a87 	vmul.f32	s11, s3, s14
 8009008:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800900c:	ee22 5a87 	vmul.f32	s10, s5, s14
 8009010:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009014:	ee26 6a26 	vmul.f32	s12, s12, s13
 8009018:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800901c:	ee74 4a84 	vadd.f32	s9, s9, s8
 8009020:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009024:	ee35 6a46 	vsub.f32	s12, s10, s12
 8009028:	ee37 7a26 	vadd.f32	s14, s14, s13
 800902c:	ed45 4a06 	vstr	s9, [r5, #-24]	; 0xffffffe8
 8009030:	ed45 7a05 	vstr	s15, [r5, #-20]	; 0xffffffec
 8009034:	ed03 6a06 	vstr	s12, [r3, #-24]	; 0xffffffe8
 8009038:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800903c:	f47f af5a 	bne.w	8008ef4 <arm_cfft_radix8by2_f32+0x34>
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	b28c      	uxth	r4, r1
 8009044:	2302      	movs	r3, #2
 8009046:	4621      	mov	r1, r4
 8009048:	f000 fd54 	bl	8009af4 <arm_radix8_butterfly_f32>
 800904c:	4621      	mov	r1, r4
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	4640      	mov	r0, r8
 8009052:	2302      	movs	r3, #2
 8009054:	ecbd 8b06 	vpop	{d8-d10}
 8009058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800905c:	f000 bd4a 	b.w	8009af4 <arm_radix8_butterfly_f32>

08009060 <arm_cfft_radix8by4_f32>:
 8009060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009064:	ed2d 8b06 	vpush	{d8-d10}
 8009068:	8804      	ldrh	r4, [r0, #0]
 800906a:	b08f      	sub	sp, #60	; 0x3c
 800906c:	ed91 6a00 	vldr	s12, [r1]
 8009070:	460a      	mov	r2, r1
 8009072:	0864      	lsrs	r4, r4, #1
 8009074:	ed91 7a01 	vldr	s14, [r1, #4]
 8009078:	9101      	str	r1, [sp, #4]
 800907a:	00a3      	lsls	r3, r4, #2
 800907c:	6841      	ldr	r1, [r0, #4]
 800907e:	0864      	lsrs	r4, r4, #1
 8009080:	900c      	str	r0, [sp, #48]	; 0x30
 8009082:	9205      	str	r2, [sp, #20]
 8009084:	f101 0610 	add.w	r6, r1, #16
 8009088:	4625      	mov	r5, r4
 800908a:	940b      	str	r4, [sp, #44]	; 0x2c
 800908c:	f101 0408 	add.w	r4, r1, #8
 8009090:	9602      	str	r6, [sp, #8]
 8009092:	9407      	str	r4, [sp, #28]
 8009094:	18d4      	adds	r4, r2, r3
 8009096:	1eaa      	subs	r2, r5, #2
 8009098:	f101 0518 	add.w	r5, r1, #24
 800909c:	18e0      	adds	r0, r4, r3
 800909e:	edd4 4a00 	vldr	s9, [r4]
 80090a2:	ed94 4a01 	vldr	s8, [r4, #4]
 80090a6:	46a6      	mov	lr, r4
 80090a8:	edd0 6a00 	vldr	s13, [r0]
 80090ac:	18c7      	adds	r7, r0, r3
 80090ae:	edd0 7a01 	vldr	s15, [r0, #4]
 80090b2:	46a0      	mov	r8, r4
 80090b4:	ee76 5a26 	vadd.f32	s11, s12, s13
 80090b8:	ed97 5a00 	vldr	s10, [r7]
 80090bc:	ee76 6a66 	vsub.f32	s13, s12, s13
 80090c0:	4604      	mov	r4, r0
 80090c2:	9506      	str	r5, [sp, #24]
 80090c4:	4605      	mov	r5, r0
 80090c6:	ee75 2aa4 	vadd.f32	s5, s11, s9
 80090ca:	900a      	str	r0, [sp, #40]	; 0x28
 80090cc:	9801      	ldr	r0, [sp, #4]
 80090ce:	ee37 6a27 	vadd.f32	s12, s14, s15
 80090d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090d6:	ed97 3a01 	vldr	s6, [r7, #4]
 80090da:	ee72 2a85 	vadd.f32	s5, s5, s10
 80090de:	46bc      	mov	ip, r7
 80090e0:	ee76 3a84 	vadd.f32	s7, s13, s8
 80090e4:	9704      	str	r7, [sp, #16]
 80090e6:	ee36 7a44 	vsub.f32	s14, s12, s8
 80090ea:	f8cd e00c 	str.w	lr, [sp, #12]
 80090ee:	ee12 9a90 	vmov	r9, s5
 80090f2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80090f6:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80090fa:	1f3e      	subs	r6, r7, #4
 80090fc:	f840 9b08 	str.w	r9, [r0], #8
 8009100:	ee37 4ae4 	vsub.f32	s8, s15, s9
 8009104:	edde 2a01 	vldr	s5, [lr, #4]
 8009108:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800910c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8009110:	eddc 4a01 	vldr	s9, [ip, #4]
 8009114:	ee36 6a22 	vadd.f32	s12, s12, s5
 8009118:	9001      	str	r0, [sp, #4]
 800911a:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800911e:	9805      	ldr	r0, [sp, #20]
 8009120:	ee13 9a90 	vmov	r9, s7
 8009124:	ee37 7a43 	vsub.f32	s14, s14, s6
 8009128:	ee36 6a24 	vadd.f32	s12, s12, s9
 800912c:	f1ae 0704 	sub.w	r7, lr, #4
 8009130:	ee74 4a05 	vadd.f32	s9, s8, s10
 8009134:	ee76 6a83 	vadd.f32	s13, s13, s6
 8009138:	ed80 6a01 	vstr	s12, [r0, #4]
 800913c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009140:	f848 9b08 	str.w	r9, [r8], #8
 8009144:	edce 4a01 	vstr	s9, [lr, #4]
 8009148:	ee15 ea90 	vmov	lr, s11
 800914c:	f844 eb08 	str.w	lr, [r4], #8
 8009150:	ee16 ea90 	vmov	lr, s13
 8009154:	9408      	str	r4, [sp, #32]
 8009156:	462c      	mov	r4, r5
 8009158:	ed85 7a01 	vstr	s14, [r5, #4]
 800915c:	9d04      	ldr	r5, [sp, #16]
 800915e:	f84c eb08 	str.w	lr, [ip], #8
 8009162:	edc5 7a01 	vstr	s15, [r5, #4]
 8009166:	0855      	lsrs	r5, r2, #1
 8009168:	9509      	str	r5, [sp, #36]	; 0x24
 800916a:	f000 8130 	beq.w	80093ce <arm_cfft_radix8by4_f32+0x36e>
 800916e:	9805      	ldr	r0, [sp, #20]
 8009170:	3b08      	subs	r3, #8
 8009172:	46ab      	mov	fp, r5
 8009174:	f1a4 020c 	sub.w	r2, r4, #12
 8009178:	f100 0510 	add.w	r5, r0, #16
 800917c:	f101 0920 	add.w	r9, r1, #32
 8009180:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8009184:	f8dd a008 	ldr.w	sl, [sp, #8]
 8009188:	4433      	add	r3, r6
 800918a:	3410      	adds	r4, #16
 800918c:	4660      	mov	r0, ip
 800918e:	4641      	mov	r1, r8
 8009190:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8009194:	ed54 6a02 	vldr	s13, [r4, #-8]
 8009198:	f1bb 0b01 	subs.w	fp, fp, #1
 800919c:	ed55 5a02 	vldr	s11, [r5, #-8]
 80091a0:	f10a 0a08 	add.w	sl, sl, #8
 80091a4:	edd1 7a00 	vldr	s15, [r1]
 80091a8:	f105 0508 	add.w	r5, r5, #8
 80091ac:	ee75 3aa6 	vadd.f32	s7, s11, s13
 80091b0:	edd0 2a00 	vldr	s5, [r0]
 80091b4:	ed14 7a01 	vldr	s14, [r4, #-4]
 80091b8:	ee75 5ae6 	vsub.f32	s11, s11, s13
 80091bc:	ed55 6a03 	vldr	s13, [r5, #-12]
 80091c0:	f1a2 0208 	sub.w	r2, r2, #8
 80091c4:	ee73 4aa7 	vadd.f32	s9, s7, s15
 80091c8:	ed90 2a01 	vldr	s4, [r0, #4]
 80091cc:	ee36 5a87 	vadd.f32	s10, s13, s14
 80091d0:	ed91 6a01 	vldr	s12, [r1, #4]
 80091d4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80091d8:	f109 0910 	add.w	r9, r9, #16
 80091dc:	ee74 6aa2 	vadd.f32	s13, s9, s5
 80091e0:	f104 0408 	add.w	r4, r4, #8
 80091e4:	ee73 3ae7 	vsub.f32	s7, s7, s15
 80091e8:	f10e 0e18 	add.w	lr, lr, #24
 80091ec:	ee37 3a67 	vsub.f32	s6, s14, s15
 80091f0:	f1a3 0308 	sub.w	r3, r3, #8
 80091f4:	ed45 6a04 	vstr	s13, [r5, #-16]
 80091f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80091fc:	edd1 6a01 	vldr	s13, [r1, #4]
 8009200:	ee75 1a86 	vadd.f32	s3, s11, s12
 8009204:	edd0 4a01 	vldr	s9, [r0, #4]
 8009208:	ee33 3a22 	vadd.f32	s6, s6, s5
 800920c:	ee75 6a26 	vadd.f32	s13, s10, s13
 8009210:	ee35 5a46 	vsub.f32	s10, s10, s12
 8009214:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8009218:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800921c:	ee71 1ac2 	vsub.f32	s3, s3, s4
 8009220:	ee35 5a42 	vsub.f32	s10, s10, s4
 8009224:	ed45 6a03 	vstr	s13, [r5, #-12]
 8009228:	ee36 2a02 	vadd.f32	s4, s12, s4
 800922c:	edd6 7a00 	vldr	s15, [r6]
 8009230:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8009234:	ed97 1a00 	vldr	s2, [r7]
 8009238:	ee77 2a62 	vsub.f32	s5, s14, s5
 800923c:	ed92 8a04 	vldr	s16, [r2, #16]
 8009240:	ee71 8a27 	vadd.f32	s17, s2, s15
 8009244:	ed93 aa04 	vldr	s20, [r3, #16]
 8009248:	ed16 7a01 	vldr	s14, [r6, #-4]
 800924c:	ee71 7a67 	vsub.f32	s15, s2, s15
 8009250:	ed57 0a01 	vldr	s1, [r7, #-4]
 8009254:	ee38 1a4a 	vsub.f32	s2, s16, s20
 8009258:	ee38 6a88 	vadd.f32	s12, s17, s16
 800925c:	edd3 9a03 	vldr	s19, [r3, #12]
 8009260:	ee30 0a87 	vadd.f32	s0, s1, s14
 8009264:	ed92 9a03 	vldr	s18, [r2, #12]
 8009268:	ee78 5ac8 	vsub.f32	s11, s17, s16
 800926c:	ee36 6a0a 	vadd.f32	s12, s12, s20
 8009270:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8009274:	ee37 4ac9 	vsub.f32	s8, s15, s18
 8009278:	ee16 ca10 	vmov	ip, s12
 800927c:	ee30 6a49 	vsub.f32	s12, s0, s18
 8009280:	ee77 4a01 	vadd.f32	s9, s14, s2
 8009284:	f847 c908 	str.w	ip, [r7], #-8
 8009288:	ee34 4a29 	vadd.f32	s8, s8, s19
 800928c:	edd2 8a03 	vldr	s17, [r2, #12]
 8009290:	ee39 9ac9 	vsub.f32	s18, s19, s18
 8009294:	ed93 8a03 	vldr	s16, [r3, #12]
 8009298:	ee71 0a47 	vsub.f32	s1, s2, s14
 800929c:	ee30 0a28 	vadd.f32	s0, s0, s17
 80092a0:	ee39 1a67 	vsub.f32	s2, s18, s15
 80092a4:	ee36 6a69 	vsub.f32	s12, s12, s19
 80092a8:	ee30 0a08 	vadd.f32	s0, s0, s16
 80092ac:	ee75 5aca 	vsub.f32	s11, s11, s20
 80092b0:	ed87 0a01 	vstr	s0, [r7, #4]
 80092b4:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80092b8:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80092bc:	ee21 8a80 	vmul.f32	s16, s3, s0
 80092c0:	ee23 7a26 	vmul.f32	s14, s6, s13
 80092c4:	ee64 7a26 	vmul.f32	s15, s8, s13
 80092c8:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80092cc:	ee24 4a00 	vmul.f32	s8, s8, s0
 80092d0:	ee23 3a00 	vmul.f32	s6, s6, s0
 80092d4:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80092d8:	ee24 0a80 	vmul.f32	s0, s9, s0
 80092dc:	ee38 7a07 	vadd.f32	s14, s16, s14
 80092e0:	ee76 6a84 	vadd.f32	s13, s13, s8
 80092e4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80092e8:	ee33 3a61 	vsub.f32	s6, s6, s3
 80092ec:	ee17 ca10 	vmov	ip, s14
 80092f0:	f841 cb08 	str.w	ip, [r1], #8
 80092f4:	ed01 3a01 	vstr	s6, [r1, #-4]
 80092f8:	ed82 0a04 	vstr	s0, [r2, #16]
 80092fc:	edc2 6a03 	vstr	s13, [r2, #12]
 8009300:	ed59 6a08 	vldr	s13, [r9, #-32]	; 0xffffffe0
 8009304:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
 8009308:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 800930c:	ee23 4aa6 	vmul.f32	s8, s7, s13
 8009310:	ee65 4a27 	vmul.f32	s9, s10, s15
 8009314:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8009318:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800931c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009320:	ee25 5a26 	vmul.f32	s10, s10, s13
 8009324:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800932c:	ee34 6a24 	vadd.f32	s12, s8, s9
 8009330:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8009334:	ee35 5a63 	vsub.f32	s10, s10, s7
 8009338:	ee17 ca90 	vmov	ip, s15
 800933c:	ed04 6a04 	vstr	s12, [r4, #-16]
 8009340:	ed04 5a03 	vstr	s10, [r4, #-12]
 8009344:	f846 c908 	str.w	ip, [r6], #-8
 8009348:	edc6 6a01 	vstr	s13, [r6, #4]
 800934c:	ed5e 7a0c 	vldr	s15, [lr, #-48]	; 0xffffffd0
 8009350:	ed1e 7a0b 	vldr	s14, [lr, #-44]	; 0xffffffd4
 8009354:	ee62 5a27 	vmul.f32	s11, s4, s15
 8009358:	ee22 6a87 	vmul.f32	s12, s5, s14
 800935c:	ee22 2a07 	vmul.f32	s4, s4, s14
 8009360:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8009364:	ee61 6a07 	vmul.f32	s13, s2, s14
 8009368:	ee20 7a87 	vmul.f32	s14, s1, s14
 800936c:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8009370:	ee61 7a27 	vmul.f32	s15, s2, s15
 8009374:	ee35 6a86 	vadd.f32	s12, s11, s12
 8009378:	ee72 2ac2 	vsub.f32	s5, s5, s4
 800937c:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8009380:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009384:	ee16 ca10 	vmov	ip, s12
 8009388:	f840 cb08 	str.w	ip, [r0], #8
 800938c:	ed40 2a01 	vstr	s5, [r0, #-4]
 8009390:	edc3 0a04 	vstr	s1, [r3, #16]
 8009394:	edc3 7a03 	vstr	s15, [r3, #12]
 8009398:	f47f aefc 	bne.w	8009194 <arm_cfft_radix8by4_f32+0x134>
 800939c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800939e:	9802      	ldr	r0, [sp, #8]
 80093a0:	00cb      	lsls	r3, r1, #3
 80093a2:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 80093a6:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80093aa:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80093ae:	4498      	add	r8, r3
 80093b0:	449c      	add	ip, r3
 80093b2:	9102      	str	r1, [sp, #8]
 80093b4:	9901      	ldr	r1, [sp, #4]
 80093b6:	4419      	add	r1, r3
 80093b8:	9101      	str	r1, [sp, #4]
 80093ba:	9907      	ldr	r1, [sp, #28]
 80093bc:	4419      	add	r1, r3
 80093be:	9107      	str	r1, [sp, #28]
 80093c0:	9908      	ldr	r1, [sp, #32]
 80093c2:	4419      	add	r1, r3
 80093c4:	9b06      	ldr	r3, [sp, #24]
 80093c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093ca:	9108      	str	r1, [sp, #32]
 80093cc:	9306      	str	r3, [sp, #24]
 80093ce:	9a01      	ldr	r2, [sp, #4]
 80093d0:	2304      	movs	r3, #4
 80093d2:	9e08      	ldr	r6, [sp, #32]
 80093d4:	edd2 7a00 	vldr	s15, [r2]
 80093d8:	ed96 7a00 	vldr	s14, [r6]
 80093dc:	edd8 2a00 	vldr	s5, [r8]
 80093e0:	ee77 5a87 	vadd.f32	s11, s15, s14
 80093e4:	ed9c 3a00 	vldr	s6, [ip]
 80093e8:	ed92 6a01 	vldr	s12, [r2, #4]
 80093ec:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80093f0:	edd6 6a01 	vldr	s13, [r6, #4]
 80093f4:	ee75 4aa2 	vadd.f32	s9, s11, s5
 80093f8:	ed9c 2a01 	vldr	s4, [ip, #4]
 80093fc:	ee36 5a26 	vadd.f32	s10, s12, s13
 8009400:	edd8 7a01 	vldr	s15, [r8, #4]
 8009404:	ee76 6a66 	vsub.f32	s13, s12, s13
 8009408:	9d02      	ldr	r5, [sp, #8]
 800940a:	ee34 6a83 	vadd.f32	s12, s9, s6
 800940e:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8009412:	ee37 4a27 	vadd.f32	s8, s14, s15
 8009416:	9805      	ldr	r0, [sp, #20]
 8009418:	ee76 4ae2 	vsub.f32	s9, s13, s5
 800941c:	4621      	mov	r1, r4
 800941e:	ed82 6a00 	vstr	s12, [r2]
 8009422:	ee35 6ae2 	vsub.f32	s12, s11, s5
 8009426:	edd8 3a01 	vldr	s7, [r8, #4]
 800942a:	ee75 5a67 	vsub.f32	s11, s10, s15
 800942e:	eddc 1a01 	vldr	s3, [ip, #4]
 8009432:	ee34 4a42 	vsub.f32	s8, s8, s4
 8009436:	ee75 3a23 	vadd.f32	s7, s10, s7
 800943a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800943e:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8009442:	ee33 5aa1 	vadd.f32	s10, s7, s3
 8009446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800944a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800944e:	ed82 5a01 	vstr	s10, [r2, #4]
 8009452:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8009456:	9a07      	ldr	r2, [sp, #28]
 8009458:	ee77 7a02 	vadd.f32	s15, s14, s4
 800945c:	ee36 7ac3 	vsub.f32	s14, s13, s6
 8009460:	edd2 2a00 	vldr	s5, [r2]
 8009464:	ed92 5a01 	vldr	s10, [r2, #4]
 8009468:	ee64 3a22 	vmul.f32	s7, s8, s5
 800946c:	ee24 4a05 	vmul.f32	s8, s8, s10
 8009470:	ee24 5a85 	vmul.f32	s10, s9, s10
 8009474:	ee64 4aa2 	vmul.f32	s9, s9, s5
 8009478:	ee33 5a85 	vadd.f32	s10, s7, s10
 800947c:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8009480:	ed88 5a00 	vstr	s10, [r8]
 8009484:	edc8 4a01 	vstr	s9, [r8, #4]
 8009488:	edd5 4a01 	vldr	s9, [r5, #4]
 800948c:	edd5 6a00 	vldr	s13, [r5]
 8009490:	9d06      	ldr	r5, [sp, #24]
 8009492:	ee26 5a26 	vmul.f32	s10, s12, s13
 8009496:	ee26 6a24 	vmul.f32	s12, s12, s9
 800949a:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800949e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80094a2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 80094a6:	ee75 5a25 	vadd.f32	s11, s10, s11
 80094aa:	ed86 6a01 	vstr	s12, [r6, #4]
 80094ae:	edc6 5a00 	vstr	s11, [r6]
 80094b2:	edd5 5a01 	vldr	s11, [r5, #4]
 80094b6:	edd5 6a00 	vldr	s13, [r5]
 80094ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80094bc:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80094c0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80094c4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80094c8:	ee27 7a25 	vmul.f32	s14, s14, s11
 80094cc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80094d0:	ee36 7a07 	vadd.f32	s14, s12, s14
 80094d4:	edcc 7a01 	vstr	s15, [ip, #4]
 80094d8:	ed8c 7a00 	vstr	s14, [ip]
 80094dc:	6872      	ldr	r2, [r6, #4]
 80094de:	f000 fb09 	bl	8009af4 <arm_radix8_butterfly_f32>
 80094e2:	9803      	ldr	r0, [sp, #12]
 80094e4:	4621      	mov	r1, r4
 80094e6:	6872      	ldr	r2, [r6, #4]
 80094e8:	2304      	movs	r3, #4
 80094ea:	f000 fb03 	bl	8009af4 <arm_radix8_butterfly_f32>
 80094ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80094f0:	4621      	mov	r1, r4
 80094f2:	6872      	ldr	r2, [r6, #4]
 80094f4:	2304      	movs	r3, #4
 80094f6:	f000 fafd 	bl	8009af4 <arm_radix8_butterfly_f32>
 80094fa:	4621      	mov	r1, r4
 80094fc:	6872      	ldr	r2, [r6, #4]
 80094fe:	2304      	movs	r3, #4
 8009500:	9804      	ldr	r0, [sp, #16]
 8009502:	b00f      	add	sp, #60	; 0x3c
 8009504:	ecbd 8b06 	vpop	{d8-d10}
 8009508:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800950c:	f000 baf2 	b.w	8009af4 <arm_radix8_butterfly_f32>

08009510 <arm_cfft_f32>:
 8009510:	2a01      	cmp	r2, #1
 8009512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009516:	4606      	mov	r6, r0
 8009518:	4617      	mov	r7, r2
 800951a:	460c      	mov	r4, r1
 800951c:	4698      	mov	r8, r3
 800951e:	8805      	ldrh	r5, [r0, #0]
 8009520:	d053      	beq.n	80095ca <arm_cfft_f32+0xba>
 8009522:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8009526:	d04b      	beq.n	80095c0 <arm_cfft_f32+0xb0>
 8009528:	d916      	bls.n	8009558 <arm_cfft_f32+0x48>
 800952a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800952e:	d01a      	beq.n	8009566 <arm_cfft_f32+0x56>
 8009530:	d95a      	bls.n	80095e8 <arm_cfft_f32+0xd8>
 8009532:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8009536:	d043      	beq.n	80095c0 <arm_cfft_f32+0xb0>
 8009538:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800953c:	d105      	bne.n	800954a <arm_cfft_f32+0x3a>
 800953e:	2301      	movs	r3, #1
 8009540:	6872      	ldr	r2, [r6, #4]
 8009542:	4629      	mov	r1, r5
 8009544:	4620      	mov	r0, r4
 8009546:	f000 fad5 	bl	8009af4 <arm_radix8_butterfly_f32>
 800954a:	f1b8 0f00 	cmp.w	r8, #0
 800954e:	d111      	bne.n	8009574 <arm_cfft_f32+0x64>
 8009550:	2f01      	cmp	r7, #1
 8009552:	d016      	beq.n	8009582 <arm_cfft_f32+0x72>
 8009554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009558:	2d20      	cmp	r5, #32
 800955a:	d031      	beq.n	80095c0 <arm_cfft_f32+0xb0>
 800955c:	d948      	bls.n	80095f0 <arm_cfft_f32+0xe0>
 800955e:	2d40      	cmp	r5, #64	; 0x40
 8009560:	d0ed      	beq.n	800953e <arm_cfft_f32+0x2e>
 8009562:	2d80      	cmp	r5, #128	; 0x80
 8009564:	d1f1      	bne.n	800954a <arm_cfft_f32+0x3a>
 8009566:	4621      	mov	r1, r4
 8009568:	4630      	mov	r0, r6
 800956a:	f7ff fca9 	bl	8008ec0 <arm_cfft_radix8by2_f32>
 800956e:	f1b8 0f00 	cmp.w	r8, #0
 8009572:	d0ed      	beq.n	8009550 <arm_cfft_f32+0x40>
 8009574:	68b2      	ldr	r2, [r6, #8]
 8009576:	4620      	mov	r0, r4
 8009578:	89b1      	ldrh	r1, [r6, #12]
 800957a:	f7f6 feb1 	bl	80002e0 <arm_bitreversal_32>
 800957e:	2f01      	cmp	r7, #1
 8009580:	d1e8      	bne.n	8009554 <arm_cfft_f32+0x44>
 8009582:	ee07 5a90 	vmov	s15, r5
 8009586:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800958a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800958e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009592:	2d00      	cmp	r5, #0
 8009594:	d0de      	beq.n	8009554 <arm_cfft_f32+0x44>
 8009596:	f104 0108 	add.w	r1, r4, #8
 800959a:	2300      	movs	r3, #0
 800959c:	ed11 7a02 	vldr	s14, [r1, #-8]
 80095a0:	3301      	adds	r3, #1
 80095a2:	ed51 7a01 	vldr	s15, [r1, #-4]
 80095a6:	3108      	adds	r1, #8
 80095a8:	429d      	cmp	r5, r3
 80095aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 80095ae:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80095b2:	ed01 7a04 	vstr	s14, [r1, #-16]
 80095b6:	ed41 7a03 	vstr	s15, [r1, #-12]
 80095ba:	d1ef      	bne.n	800959c <arm_cfft_f32+0x8c>
 80095bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095c0:	4621      	mov	r1, r4
 80095c2:	4630      	mov	r0, r6
 80095c4:	f7ff fd4c 	bl	8009060 <arm_cfft_radix8by4_f32>
 80095c8:	e7bf      	b.n	800954a <arm_cfft_f32+0x3a>
 80095ca:	b1a5      	cbz	r5, 80095f6 <arm_cfft_f32+0xe6>
 80095cc:	f101 030c 	add.w	r3, r1, #12
 80095d0:	2200      	movs	r2, #0
 80095d2:	ed53 7a02 	vldr	s15, [r3, #-8]
 80095d6:	3201      	adds	r2, #1
 80095d8:	3308      	adds	r3, #8
 80095da:	eef1 7a67 	vneg.f32	s15, s15
 80095de:	4295      	cmp	r5, r2
 80095e0:	ed43 7a04 	vstr	s15, [r3, #-16]
 80095e4:	d1f5      	bne.n	80095d2 <arm_cfft_f32+0xc2>
 80095e6:	e79c      	b.n	8009522 <arm_cfft_f32+0x12>
 80095e8:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80095ec:	d0a7      	beq.n	800953e <arm_cfft_f32+0x2e>
 80095ee:	e7ac      	b.n	800954a <arm_cfft_f32+0x3a>
 80095f0:	2d10      	cmp	r5, #16
 80095f2:	d0b8      	beq.n	8009566 <arm_cfft_f32+0x56>
 80095f4:	e7a9      	b.n	800954a <arm_cfft_f32+0x3a>
 80095f6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80095fa:	d896      	bhi.n	800952a <arm_cfft_f32+0x1a>
 80095fc:	e7ac      	b.n	8009558 <arm_cfft_f32+0x48>
 80095fe:	bf00      	nop

08009600 <arm_fir_decimate_init_f32>:
 8009600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009602:	9f07      	ldr	r7, [sp, #28]
 8009604:	fbb7 f4f2 	udiv	r4, r7, r2
 8009608:	fb02 7414 	mls	r4, r2, r4, r7
 800960c:	b994      	cbnz	r4, 8009634 <arm_fir_decimate_init_f32+0x34>
 800960e:	468e      	mov	lr, r1
 8009610:	4616      	mov	r6, r2
 8009612:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8009616:	4605      	mov	r5, r0
 8009618:	4472      	add	r2, lr
 800961a:	8069      	strh	r1, [r5, #2]
 800961c:	6043      	str	r3, [r0, #4]
 800961e:	4621      	mov	r1, r4
 8009620:	443a      	add	r2, r7
 8009622:	9806      	ldr	r0, [sp, #24]
 8009624:	0092      	lsls	r2, r2, #2
 8009626:	f000 fd81 	bl	800a12c <memset>
 800962a:	9b06      	ldr	r3, [sp, #24]
 800962c:	702e      	strb	r6, [r5, #0]
 800962e:	4620      	mov	r0, r4
 8009630:	60ab      	str	r3, [r5, #8]
 8009632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009634:	f06f 0001 	mvn.w	r0, #1
 8009638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800963a:	bf00      	nop

0800963c <arm_fir_decimate_f32>:
 800963c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009640:	7804      	ldrb	r4, [r0, #0]
 8009642:	4683      	mov	fp, r0
 8009644:	b08d      	sub	sp, #52	; 0x34
 8009646:	8840      	ldrh	r0, [r0, #2]
 8009648:	f8db 5004 	ldr.w	r5, [fp, #4]
 800964c:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
 8009650:	4696      	mov	lr, r2
 8009652:	9208      	str	r2, [sp, #32]
 8009654:	9502      	str	r5, [sp, #8]
 8009656:	462a      	mov	r2, r5
 8009658:	f8db 6008 	ldr.w	r6, [fp, #8]
 800965c:	4481      	add	r9, r0
 800965e:	9009      	str	r0, [sp, #36]	; 0x24
 8009660:	eb06 0989 	add.w	r9, r6, r9, lsl #2
 8009664:	fbb3 f3f4 	udiv	r3, r3, r4
 8009668:	089d      	lsrs	r5, r3, #2
 800966a:	eba3 0385 	sub.w	r3, r3, r5, lsl #2
 800966e:	950a      	str	r5, [sp, #40]	; 0x28
 8009670:	930b      	str	r3, [sp, #44]	; 0x2c
 8009672:	2d00      	cmp	r5, #0
 8009674:	f000 80f8 	beq.w	8009868 <arm_fir_decimate_f32+0x22c>
 8009678:	0883      	lsrs	r3, r0, #2
 800967a:	f000 0003 	and.w	r0, r0, #3
 800967e:	462f      	mov	r7, r5
 8009680:	f8cd b010 	str.w	fp, [sp, #16]
 8009684:	9305      	str	r3, [sp, #20]
 8009686:	011b      	lsls	r3, r3, #4
 8009688:	9006      	str	r0, [sp, #24]
 800968a:	f10e 0a10 	add.w	sl, lr, #16
 800968e:	441a      	add	r2, r3
 8009690:	469b      	mov	fp, r3
 8009692:	4648      	mov	r0, r9
 8009694:	9703      	str	r7, [sp, #12]
 8009696:	9207      	str	r2, [sp, #28]
 8009698:	f8cd 9004 	str.w	r9, [sp, #4]
 800969c:	00a4      	lsls	r4, r4, #2
 800969e:	460a      	mov	r2, r1
 80096a0:	4623      	mov	r3, r4
 80096a2:	f852 5b04 	ldr.w	r5, [r2], #4
 80096a6:	3b01      	subs	r3, #1
 80096a8:	f840 5b04 	str.w	r5, [r0], #4
 80096ac:	d1f9      	bne.n	80096a2 <arm_fir_decimate_f32+0x66>
 80096ae:	9b04      	ldr	r3, [sp, #16]
 80096b0:	00a4      	lsls	r4, r4, #2
 80096b2:	9f05      	ldr	r7, [sp, #20]
 80096b4:	f893 8000 	ldrb.w	r8, [r3]
 80096b8:	4421      	add	r1, r4
 80096ba:	9b01      	ldr	r3, [sp, #4]
 80096bc:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80096c0:	ed9f 1abb 	vldr	s2, [pc, #748]	; 80099b0 <arm_fir_decimate_f32+0x374>
 80096c4:	4423      	add	r3, r4
 80096c6:	eb06 0e08 	add.w	lr, r6, r8
 80096ca:	9301      	str	r3, [sp, #4]
 80096cc:	eb0e 0c08 	add.w	ip, lr, r8
 80096d0:	eb0c 0908 	add.w	r9, ip, r8
 80096d4:	2f00      	cmp	r7, #0
 80096d6:	f000 8161 	beq.w	800999c <arm_fir_decimate_f32+0x360>
 80096da:	9b02      	ldr	r3, [sp, #8]
 80096dc:	eef0 5a41 	vmov.f32	s11, s2
 80096e0:	eeb0 5a41 	vmov.f32	s10, s2
 80096e4:	f106 0410 	add.w	r4, r6, #16
 80096e8:	eef0 4a41 	vmov.f32	s9, s2
 80096ec:	f103 0510 	add.w	r5, r3, #16
 80096f0:	f10e 0010 	add.w	r0, lr, #16
 80096f4:	f10c 0210 	add.w	r2, ip, #16
 80096f8:	f109 0310 	add.w	r3, r9, #16
 80096fc:	ed55 6a04 	vldr	s13, [r5, #-16]
 8009700:	3f01      	subs	r7, #1
 8009702:	ed13 6a04 	vldr	s12, [r3, #-16]
 8009706:	f105 0510 	add.w	r5, r5, #16
 800970a:	ed14 4a04 	vldr	s8, [r4, #-16]
 800970e:	f100 0010 	add.w	r0, r0, #16
 8009712:	ed50 1a08 	vldr	s3, [r0, #-32]	; 0xffffffe0
 8009716:	f104 0410 	add.w	r4, r4, #16
 800971a:	ed52 2a04 	vldr	s5, [r2, #-16]
 800971e:	ee26 4a84 	vmul.f32	s8, s13, s8
 8009722:	ee66 1aa1 	vmul.f32	s3, s13, s3
 8009726:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 800972a:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800972e:	ed54 3a07 	vldr	s7, [r4, #-28]	; 0xffffffe4
 8009732:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009736:	ed10 2a07 	vldr	s4, [r0, #-28]	; 0xffffffe4
 800973a:	ed13 6a03 	vldr	s12, [r3, #-12]
 800973e:	ee74 4a24 	vadd.f32	s9, s8, s9
 8009742:	ed12 3a03 	vldr	s6, [r2, #-12]
 8009746:	ee31 5a85 	vadd.f32	s10, s3, s10
 800974a:	ee72 5aa5 	vadd.f32	s11, s5, s11
 800974e:	ed55 7a06 	vldr	s15, [r5, #-24]	; 0xffffffe8
 8009752:	ee67 3a23 	vmul.f32	s7, s14, s7
 8009756:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800975a:	ee27 2a02 	vmul.f32	s4, s14, s4
 800975e:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 8009762:	ee27 3a03 	vmul.f32	s6, s14, s6
 8009766:	ed52 2a02 	vldr	s5, [r2, #-8]
 800976a:	ee76 6a81 	vadd.f32	s13, s13, s2
 800976e:	ed10 0a05 	vldr	s0, [r0, #-20]	; 0xffffffec
 8009772:	ee27 7a06 	vmul.f32	s14, s14, s12
 8009776:	ed13 6a02 	vldr	s12, [r3, #-8]
 800977a:	ee73 3aa4 	vadd.f32	s7, s7, s9
 800977e:	ed15 1a05 	vldr	s2, [r5, #-20]	; 0xffffffec
 8009782:	ee67 4a84 	vmul.f32	s9, s15, s8
 8009786:	ed52 0a01 	vldr	s1, [r2, #-4]
 800978a:	ee32 2a05 	vadd.f32	s4, s4, s10
 800978e:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 8009792:	ee27 5aa1 	vmul.f32	s10, s15, s3
 8009796:	ed53 1a01 	vldr	s3, [r3, #-4]
 800979a:	ee33 3a25 	vadd.f32	s6, s6, s11
 800979e:	f102 0210 	add.w	r2, r2, #16
 80097a2:	ee67 5aa2 	vmul.f32	s11, s15, s5
 80097a6:	f103 0310 	add.w	r3, r3, #16
 80097aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80097ae:	ee37 7a26 	vadd.f32	s14, s14, s13
 80097b2:	ee34 6aa3 	vadd.f32	s12, s9, s7
 80097b6:	ee61 4a04 	vmul.f32	s9, s2, s8
 80097ba:	ee75 3a02 	vadd.f32	s7, s10, s4
 80097be:	ee35 4a83 	vadd.f32	s8, s11, s6
 80097c2:	ee21 5a00 	vmul.f32	s10, s2, s0
 80097c6:	ee61 5a20 	vmul.f32	s11, s2, s1
 80097ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097ce:	ee21 1a21 	vmul.f32	s2, s2, s3
 80097d2:	ee74 4a86 	vadd.f32	s9, s9, s12
 80097d6:	ee35 5a23 	vadd.f32	s10, s10, s7
 80097da:	ee75 5a84 	vadd.f32	s11, s11, s8
 80097de:	ee31 1a27 	vadd.f32	s2, s2, s15
 80097e2:	d18b      	bne.n	80096fc <arm_fir_decimate_f32+0xc0>
 80097e4:	445e      	add	r6, fp
 80097e6:	44de      	add	lr, fp
 80097e8:	44dc      	add	ip, fp
 80097ea:	eb09 000b 	add.w	r0, r9, fp
 80097ee:	9a07      	ldr	r2, [sp, #28]
 80097f0:	9b06      	ldr	r3, [sp, #24]
 80097f2:	b1db      	cbz	r3, 800982c <arm_fir_decimate_f32+0x1f0>
 80097f4:	ecb2 6a01 	vldmia	r2!, {s12}
 80097f8:	3b01      	subs	r3, #1
 80097fa:	ecf6 6a01 	vldmia	r6!, {s13}
 80097fe:	ecbe 7a01 	vldmia	lr!, {s14}
 8009802:	ecfc 7a01 	vldmia	ip!, {s15}
 8009806:	ee66 6a26 	vmul.f32	s13, s12, s13
 800980a:	ecb0 4a01 	vldmia	r0!, {s8}
 800980e:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009812:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009816:	ee26 6a04 	vmul.f32	s12, s12, s8
 800981a:	ee74 4aa6 	vadd.f32	s9, s9, s13
 800981e:	ee35 5a07 	vadd.f32	s10, s10, s14
 8009822:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8009826:	ee31 1a06 	vadd.f32	s2, s2, s12
 800982a:	d1e3      	bne.n	80097f4 <arm_fir_decimate_f32+0x1b8>
 800982c:	9b03      	ldr	r3, [sp, #12]
 800982e:	eb09 0608 	add.w	r6, r9, r8
 8009832:	ed4a 4a04 	vstr	s9, [sl, #-16]
 8009836:	f10a 0a10 	add.w	sl, sl, #16
 800983a:	3b01      	subs	r3, #1
 800983c:	ed0a 5a07 	vstr	s10, [sl, #-28]	; 0xffffffe4
 8009840:	ed4a 5a06 	vstr	s11, [sl, #-24]	; 0xffffffe8
 8009844:	ed0a 1a05 	vstr	s2, [sl, #-20]	; 0xffffffec
 8009848:	9303      	str	r3, [sp, #12]
 800984a:	d003      	beq.n	8009854 <arm_fir_decimate_f32+0x218>
 800984c:	9b04      	ldr	r3, [sp, #16]
 800984e:	9801      	ldr	r0, [sp, #4]
 8009850:	781c      	ldrb	r4, [r3, #0]
 8009852:	e723      	b.n	800969c <arm_fir_decimate_f32+0x60>
 8009854:	9b08      	ldr	r3, [sp, #32]
 8009856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009858:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800985c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8009860:	f8dd b010 	ldr.w	fp, [sp, #16]
 8009864:	9308      	str	r3, [sp, #32]
 8009866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009868:	2b00      	cmp	r3, #0
 800986a:	d061      	beq.n	8009930 <arm_fir_decimate_f32+0x2f4>
 800986c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800986e:	4698      	mov	r8, r3
 8009870:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009874:	0895      	lsrs	r5, r2, #2
 8009876:	f002 0703 	and.w	r7, r2, #3
 800987a:	9a02      	ldr	r2, [sp, #8]
 800987c:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8009880:	eb02 0c0e 	add.w	ip, r2, lr
 8009884:	f89b 4000 	ldrb.w	r4, [fp]
 8009888:	4648      	mov	r0, r9
 800988a:	460a      	mov	r2, r1
 800988c:	4623      	mov	r3, r4
 800988e:	ecf2 7a01 	vldmia	r2!, {s15}
 8009892:	3b01      	subs	r3, #1
 8009894:	ece0 7a01 	vstmia	r0!, {s15}
 8009898:	d1f9      	bne.n	800988e <arm_fir_decimate_f32+0x252>
 800989a:	00a4      	lsls	r4, r4, #2
 800989c:	44a1      	add	r9, r4
 800989e:	4421      	add	r1, r4
 80098a0:	2d00      	cmp	r5, #0
 80098a2:	d076      	beq.n	8009992 <arm_fir_decimate_f32+0x356>
 80098a4:	9b02      	ldr	r3, [sp, #8]
 80098a6:	4628      	mov	r0, r5
 80098a8:	eddf 7a41 	vldr	s15, [pc, #260]	; 80099b0 <arm_fir_decimate_f32+0x374>
 80098ac:	f103 0210 	add.w	r2, r3, #16
 80098b0:	f106 0310 	add.w	r3, r6, #16
 80098b4:	ed52 6a04 	vldr	s13, [r2, #-16]
 80098b8:	3801      	subs	r0, #1
 80098ba:	ed13 7a04 	vldr	s14, [r3, #-16]
 80098be:	f102 0210 	add.w	r2, r2, #16
 80098c2:	ed12 5a07 	vldr	s10, [r2, #-28]	; 0xffffffe4
 80098c6:	f103 0310 	add.w	r3, r3, #16
 80098ca:	ee66 5a87 	vmul.f32	s11, s13, s14
 80098ce:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 80098d2:	ed12 6a06 	vldr	s12, [r2, #-24]	; 0xffffffe8
 80098d6:	ee25 5a07 	vmul.f32	s10, s10, s14
 80098da:	ed13 7a06 	vldr	s14, [r3, #-24]	; 0xffffffe8
 80098de:	ee75 6aa7 	vadd.f32	s13, s11, s15
 80098e2:	ed52 5a05 	vldr	s11, [r2, #-20]	; 0xffffffec
 80098e6:	ee26 6a07 	vmul.f32	s12, s12, s14
 80098ea:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 80098ee:	ee75 6a26 	vadd.f32	s13, s10, s13
 80098f2:	ee25 7a87 	vmul.f32	s14, s11, s14
 80098f6:	ee76 7a26 	vadd.f32	s15, s12, s13
 80098fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098fe:	d1d9      	bne.n	80098b4 <arm_fir_decimate_f32+0x278>
 8009900:	eb06 020e 	add.w	r2, r6, lr
 8009904:	4660      	mov	r0, ip
 8009906:	b157      	cbz	r7, 800991e <arm_fir_decimate_f32+0x2e2>
 8009908:	463b      	mov	r3, r7
 800990a:	ecf0 6a01 	vldmia	r0!, {s13}
 800990e:	3b01      	subs	r3, #1
 8009910:	ecb2 7a01 	vldmia	r2!, {s14}
 8009914:	ee26 7a87 	vmul.f32	s14, s13, s14
 8009918:	ee77 7a87 	vadd.f32	s15, s15, s14
 800991c:	d1f5      	bne.n	800990a <arm_fir_decimate_f32+0x2ce>
 800991e:	f89b 3000 	ldrb.w	r3, [fp]
 8009922:	f1b8 0801 	subs.w	r8, r8, #1
 8009926:	ecea 7a01 	vstmia	sl!, {s15}
 800992a:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800992e:	d1a9      	bne.n	8009884 <arm_fir_decimate_f32+0x248>
 8009930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009932:	f8db 4008 	ldr.w	r4, [fp, #8]
 8009936:	1e59      	subs	r1, r3, #1
 8009938:	088f      	lsrs	r7, r1, #2
 800993a:	d01d      	beq.n	8009978 <arm_fir_decimate_f32+0x33c>
 800993c:	f104 0210 	add.w	r2, r4, #16
 8009940:	f106 0310 	add.w	r3, r6, #16
 8009944:	4638      	mov	r0, r7
 8009946:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800994a:	3801      	subs	r0, #1
 800994c:	f103 0310 	add.w	r3, r3, #16
 8009950:	f102 0210 	add.w	r2, r2, #16
 8009954:	f842 5c20 	str.w	r5, [r2, #-32]
 8009958:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 800995c:	f842 5c1c 	str.w	r5, [r2, #-28]
 8009960:	f853 5c18 	ldr.w	r5, [r3, #-24]
 8009964:	f842 5c18 	str.w	r5, [r2, #-24]
 8009968:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800996c:	f842 5c14 	str.w	r5, [r2, #-20]
 8009970:	d1e9      	bne.n	8009946 <arm_fir_decimate_f32+0x30a>
 8009972:	013b      	lsls	r3, r7, #4
 8009974:	441c      	add	r4, r3
 8009976:	441e      	add	r6, r3
 8009978:	f011 0303 	ands.w	r3, r1, #3
 800997c:	d006      	beq.n	800998c <arm_fir_decimate_f32+0x350>
 800997e:	4622      	mov	r2, r4
 8009980:	f856 1b04 	ldr.w	r1, [r6], #4
 8009984:	3b01      	subs	r3, #1
 8009986:	f842 1b04 	str.w	r1, [r2], #4
 800998a:	d1f9      	bne.n	8009980 <arm_fir_decimate_f32+0x344>
 800998c:	b00d      	add	sp, #52	; 0x34
 800998e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009992:	9802      	ldr	r0, [sp, #8]
 8009994:	4632      	mov	r2, r6
 8009996:	eddf 7a06 	vldr	s15, [pc, #24]	; 80099b0 <arm_fir_decimate_f32+0x374>
 800999a:	e7b4      	b.n	8009906 <arm_fir_decimate_f32+0x2ca>
 800999c:	4648      	mov	r0, r9
 800999e:	9a02      	ldr	r2, [sp, #8]
 80099a0:	eef0 5a41 	vmov.f32	s11, s2
 80099a4:	eeb0 5a41 	vmov.f32	s10, s2
 80099a8:	eef0 4a41 	vmov.f32	s9, s2
 80099ac:	e720      	b.n	80097f0 <arm_fir_decimate_f32+0x1b4>
 80099ae:	bf00      	nop
 80099b0:	00000000 	.word	0x00000000

080099b4 <arm_cmplx_mult_cmplx_f32>:
 80099b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099b6:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 80099ba:	d073      	beq.n	8009aa4 <arm_cmplx_mult_cmplx_f32+0xf0>
 80099bc:	f100 0620 	add.w	r6, r0, #32
 80099c0:	f101 0520 	add.w	r5, r1, #32
 80099c4:	f102 0420 	add.w	r4, r2, #32
 80099c8:	4677      	mov	r7, lr
 80099ca:	ed16 7a08 	vldr	s14, [r6, #-32]	; 0xffffffe0
 80099ce:	3f01      	subs	r7, #1
 80099d0:	ed55 7a08 	vldr	s15, [r5, #-32]	; 0xffffffe0
 80099d4:	f106 0620 	add.w	r6, r6, #32
 80099d8:	ed56 5a0f 	vldr	s11, [r6, #-60]	; 0xffffffc4
 80099dc:	f105 0520 	add.w	r5, r5, #32
 80099e0:	ed55 6a0f 	vldr	s13, [r5, #-60]	; 0xffffffc4
 80099e4:	ee27 3a27 	vmul.f32	s6, s14, s15
 80099e8:	ee67 4aa5 	vmul.f32	s9, s15, s11
 80099ec:	ed16 6a0e 	vldr	s12, [r6, #-56]	; 0xffffffc8
 80099f0:	ee25 4aa6 	vmul.f32	s8, s11, s13
 80099f4:	ed55 7a0e 	vldr	s15, [r5, #-56]	; 0xffffffc8
 80099f8:	ee67 6a26 	vmul.f32	s13, s14, s13
 80099fc:	ed15 5a0d 	vldr	s10, [r5, #-52]	; 0xffffffcc
 8009a00:	ed56 2a0d 	vldr	s5, [r6, #-52]	; 0xffffffcc
 8009a04:	ee66 3a27 	vmul.f32	s7, s12, s15
 8009a08:	ee66 5a05 	vmul.f32	s11, s12, s10
 8009a0c:	ed16 7a0c 	vldr	s14, [r6, #-48]	; 0xffffffd0
 8009a10:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009a14:	ed15 6a0c 	vldr	s12, [r5, #-48]	; 0xffffffd0
 8009a18:	ee25 5a22 	vmul.f32	s10, s10, s5
 8009a1c:	f104 0420 	add.w	r4, r4, #32
 8009a20:	ee33 4a44 	vsub.f32	s8, s6, s8
 8009a24:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8009a28:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009a2c:	ed04 4a10 	vstr	s8, [r4, #-64]	; 0xffffffc0
 8009a30:	ee67 4a06 	vmul.f32	s9, s14, s12
 8009a34:	ed16 5a0b 	vldr	s10, [r6, #-44]	; 0xffffffd4
 8009a38:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009a3c:	ed44 6a0f 	vstr	s13, [r4, #-60]	; 0xffffffc4
 8009a40:	ed55 6a0b 	vldr	s13, [r5, #-44]	; 0xffffffd4
 8009a44:	ee66 5a05 	vmul.f32	s11, s12, s10
 8009a48:	ed44 3a0e 	vstr	s7, [r4, #-56]	; 0xffffffc8
 8009a4c:	ee25 5a26 	vmul.f32	s10, s10, s13
 8009a50:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 8009a54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009a58:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 8009a5c:	ed55 6a0a 	vldr	s13, [r5, #-40]	; 0xffffffd8
 8009a60:	ed16 6a09 	vldr	s12, [r6, #-36]	; 0xffffffdc
 8009a64:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8009a68:	ed15 4a09 	vldr	s8, [r5, #-36]	; 0xffffffdc
 8009a6c:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8009a70:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009a74:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009a78:	ed04 5a0c 	vstr	s10, [r4, #-48]	; 0xffffffd0
 8009a7c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8009a80:	ee37 7a25 	vadd.f32	s14, s14, s11
 8009a84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a88:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8009a8c:	ed04 7a0b 	vstr	s14, [r4, #-44]	; 0xffffffd4
 8009a90:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 8009a94:	ed04 6a0a 	vstr	s12, [r4, #-40]	; 0xffffffd8
 8009a98:	d197      	bne.n	80099ca <arm_cmplx_mult_cmplx_f32+0x16>
 8009a9a:	ea4f 144e 	mov.w	r4, lr, lsl #5
 8009a9e:	4420      	add	r0, r4
 8009aa0:	4421      	add	r1, r4
 8009aa2:	4422      	add	r2, r4
 8009aa4:	f013 0303 	ands.w	r3, r3, #3
 8009aa8:	d022      	beq.n	8009af0 <arm_cmplx_mult_cmplx_f32+0x13c>
 8009aaa:	3008      	adds	r0, #8
 8009aac:	3108      	adds	r1, #8
 8009aae:	3208      	adds	r2, #8
 8009ab0:	ed50 7a02 	vldr	s15, [r0, #-8]
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	ed11 7a02 	vldr	s14, [r1, #-8]
 8009aba:	f100 0008 	add.w	r0, r0, #8
 8009abe:	ed50 6a03 	vldr	s13, [r0, #-12]
 8009ac2:	f101 0108 	add.w	r1, r1, #8
 8009ac6:	ed51 5a03 	vldr	s11, [r1, #-12]
 8009aca:	ee27 6a87 	vmul.f32	s12, s15, s14
 8009ace:	ee26 7a87 	vmul.f32	s14, s13, s14
 8009ad2:	f102 0208 	add.w	r2, r2, #8
 8009ad6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009ada:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009ade:	ee76 6a66 	vsub.f32	s13, s12, s13
 8009ae2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ae6:	ed42 6a04 	vstr	s13, [r2, #-16]
 8009aea:	ed42 7a03 	vstr	s15, [r2, #-12]
 8009aee:	d1df      	bne.n	8009ab0 <arm_cmplx_mult_cmplx_f32+0xfc>
 8009af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af2:	bf00      	nop

08009af4 <arm_radix8_butterfly_f32>:
 8009af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009af8:	469e      	mov	lr, r3
 8009afa:	4603      	mov	r3, r0
 8009afc:	468a      	mov	sl, r1
 8009afe:	468b      	mov	fp, r1
 8009b00:	3304      	adds	r3, #4
 8009b02:	ed2d 8b10 	vpush	{d8-d15}
 8009b06:	469c      	mov	ip, r3
 8009b08:	b09d      	sub	sp, #116	; 0x74
 8009b0a:	ed9f 9ac3 	vldr	s18, [pc, #780]	; 8009e18 <arm_radix8_butterfly_f32+0x324>
 8009b0e:	9019      	str	r0, [sp, #100]	; 0x64
 8009b10:	921a      	str	r2, [sp, #104]	; 0x68
 8009b12:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b14:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8009b18:	f04f 0800 	mov.w	r8, #0
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	9311      	str	r3, [sp, #68]	; 0x44
 8009b20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009b24:	4611      	mov	r1, r2
 8009b26:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 8009b2a:	9300      	str	r3, [sp, #0]
 8009b2c:	0053      	lsls	r3, r2, #1
 8009b2e:	18d5      	adds	r5, r2, r3
 8009b30:	9301      	str	r3, [sp, #4]
 8009b32:	0113      	lsls	r3, r2, #4
 8009b34:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b36:	194c      	adds	r4, r1, r5
 8009b38:	eb02 0609 	add.w	r6, r2, r9
 8009b3c:	9302      	str	r3, [sp, #8]
 8009b3e:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8009b42:	4613      	mov	r3, r2
 8009b44:	190a      	adds	r2, r1, r4
 8009b46:	eb06 0709 	add.w	r7, r6, r9
 8009b4a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8009b4e:	1888      	adds	r0, r1, r2
 8009b50:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8009b54:	4401      	add	r1, r0
 8009b56:	3204      	adds	r2, #4
 8009b58:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8009b5c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009b60:	9b00      	ldr	r3, [sp, #0]
 8009b62:	3104      	adds	r1, #4
 8009b64:	ed5c 7a01 	vldr	s15, [ip, #-4]
 8009b68:	44d8      	add	r8, fp
 8009b6a:	ed90 7a00 	vldr	s14, [r0]
 8009b6e:	ed94 5a00 	vldr	s10, [r4]
 8009b72:	45c2      	cmp	sl, r8
 8009b74:	edd7 3a00 	vldr	s7, [r7]
 8009b78:	ed96 6a00 	vldr	s12, [r6]
 8009b7c:	ee37 1a85 	vadd.f32	s2, s15, s10
 8009b80:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009b84:	ee73 4a87 	vadd.f32	s9, s7, s14
 8009b88:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8009b8c:	edd5 7a00 	vldr	s15, [r5]
 8009b90:	ee73 3ac7 	vsub.f32	s7, s7, s14
 8009b94:	ed11 7a01 	vldr	s14, [r1, #-4]
 8009b98:	ee36 2a26 	vadd.f32	s4, s12, s13
 8009b9c:	ee37 4a87 	vadd.f32	s8, s15, s14
 8009ba0:	ee76 6a66 	vsub.f32	s13, s12, s13
 8009ba4:	ee71 5a24 	vadd.f32	s11, s2, s9
 8009ba8:	ee32 6a04 	vadd.f32	s12, s4, s8
 8009bac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8009bb0:	ee31 1a64 	vsub.f32	s2, s2, s9
 8009bb4:	ee75 4a86 	vadd.f32	s9, s11, s12
 8009bb8:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8009bbc:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8009bc0:	ed4c 4a01 	vstr	s9, [ip, #-4]
 8009bc4:	ee32 2a44 	vsub.f32	s4, s4, s8
 8009bc8:	ee67 7a89 	vmul.f32	s15, s15, s18
 8009bcc:	ed94 0a01 	vldr	s0, [r4, #4]
 8009bd0:	edc4 5a00 	vstr	s11, [r4]
 8009bd4:	ee36 7a87 	vadd.f32	s14, s13, s14
 8009bd8:	edd6 5a01 	vldr	s11, [r6, #4]
 8009bdc:	edd5 2a01 	vldr	s5, [r5, #4]
 8009be0:	ee75 1a27 	vadd.f32	s3, s10, s15
 8009be4:	ed92 4a00 	vldr	s8, [r2]
 8009be8:	ee75 7a67 	vsub.f32	s15, s10, s15
 8009bec:	edd1 4a00 	vldr	s9, [r1]
 8009bf0:	ee27 7a09 	vmul.f32	s14, s14, s18
 8009bf4:	ee35 3ac4 	vsub.f32	s6, s11, s8
 8009bf8:	ed9c 6a00 	vldr	s12, [ip]
 8009bfc:	ee72 6ae4 	vsub.f32	s13, s5, s9
 8009c00:	edd0 0a01 	vldr	s1, [r0, #4]
 8009c04:	ed97 5a01 	vldr	s10, [r7, #4]
 8009c08:	ee35 4a84 	vadd.f32	s8, s11, s8
 8009c0c:	ee72 4aa4 	vadd.f32	s9, s5, s9
 8009c10:	ee73 5a26 	vadd.f32	s11, s6, s13
 8009c14:	ee76 2a00 	vadd.f32	s5, s12, s0
 8009c18:	ee73 6a66 	vsub.f32	s13, s6, s13
 8009c1c:	ee36 6a40 	vsub.f32	s12, s12, s0
 8009c20:	ee35 0a20 	vadd.f32	s0, s10, s1
 8009c24:	ee65 5a89 	vmul.f32	s11, s11, s18
 8009c28:	ee35 5a60 	vsub.f32	s10, s10, s1
 8009c2c:	ee32 3a80 	vadd.f32	s6, s5, s0
 8009c30:	ee74 0a24 	vadd.f32	s1, s8, s9
 8009c34:	ee66 6a89 	vmul.f32	s13, s13, s18
 8009c38:	ee74 4a64 	vsub.f32	s9, s8, s9
 8009c3c:	ee32 4ac0 	vsub.f32	s8, s5, s0
 8009c40:	ee75 2a25 	vadd.f32	s5, s10, s11
 8009c44:	ee33 0a20 	vadd.f32	s0, s6, s1
 8009c48:	ee75 5a65 	vsub.f32	s11, s10, s11
 8009c4c:	ee33 3a60 	vsub.f32	s6, s6, s1
 8009c50:	ee36 5a26 	vadd.f32	s10, s12, s13
 8009c54:	ed8c 0a00 	vstr	s0, [ip]
 8009c58:	ee76 6a66 	vsub.f32	s13, s12, s13
 8009c5c:	449c      	add	ip, r3
 8009c5e:	ee33 6a87 	vadd.f32	s12, s7, s14
 8009c62:	ed84 3a01 	vstr	s6, [r4, #4]
 8009c66:	ee33 7ac7 	vsub.f32	s14, s7, s14
 8009c6a:	441c      	add	r4, r3
 8009c6c:	ee71 3a24 	vadd.f32	s7, s2, s9
 8009c70:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009c74:	ee31 3aa2 	vadd.f32	s6, s3, s5
 8009c78:	edc7 3a00 	vstr	s7, [r7]
 8009c7c:	ee34 1a42 	vsub.f32	s2, s8, s4
 8009c80:	edc0 4a00 	vstr	s9, [r0]
 8009c84:	ee77 3aa5 	vadd.f32	s7, s15, s11
 8009c88:	ee75 4a46 	vsub.f32	s9, s10, s12
 8009c8c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009c90:	ed87 1a01 	vstr	s2, [r7, #4]
 8009c94:	ee76 5ac7 	vsub.f32	s11, s13, s14
 8009c98:	441f      	add	r7, r3
 8009c9a:	ee32 4a04 	vadd.f32	s8, s4, s8
 8009c9e:	ee71 1ae2 	vsub.f32	s3, s3, s5
 8009ca2:	ee36 6a05 	vadd.f32	s12, s12, s10
 8009ca6:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009caa:	ed80 4a01 	vstr	s8, [r0, #4]
 8009cae:	ed86 3a00 	vstr	s6, [r6]
 8009cb2:	4418      	add	r0, r3
 8009cb4:	ed41 1a01 	vstr	s3, [r1, #-4]
 8009cb8:	ed42 3a01 	vstr	s7, [r2, #-4]
 8009cbc:	edc5 7a00 	vstr	s15, [r5]
 8009cc0:	edc6 4a01 	vstr	s9, [r6, #4]
 8009cc4:	441e      	add	r6, r3
 8009cc6:	ed81 6a00 	vstr	s12, [r1]
 8009cca:	4419      	add	r1, r3
 8009ccc:	edc2 5a00 	vstr	s11, [r2]
 8009cd0:	441a      	add	r2, r3
 8009cd2:	ed85 7a01 	vstr	s14, [r5, #4]
 8009cd6:	441d      	add	r5, r3
 8009cd8:	f63f af44 	bhi.w	8009b64 <arm_radix8_butterfly_f32+0x70>
 8009cdc:	9300      	str	r3, [sp, #0]
 8009cde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ce0:	2b07      	cmp	r3, #7
 8009ce2:	f240 81f4 	bls.w	800a0ce <arm_radix8_butterfly_f32+0x5da>
 8009ce6:	9901      	ldr	r1, [sp, #4]
 8009ce8:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8009cec:	9d02      	ldr	r5, [sp, #8]
 8009cee:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 8009cf2:	3101      	adds	r1, #1
 8009cf4:	eb04 000e 	add.w	r0, r4, lr
 8009cf8:	00e4      	lsls	r4, r4, #3
 8009cfa:	3508      	adds	r5, #8
 8009cfc:	4419      	add	r1, r3
 8009cfe:	eb00 0c0e 	add.w	ip, r0, lr
 8009d02:	9413      	str	r4, [sp, #76]	; 0x4c
 8009d04:	00c0      	lsls	r0, r0, #3
 8009d06:	185e      	adds	r6, r3, r1
 8009d08:	4617      	mov	r7, r2
 8009d0a:	9218      	str	r2, [sp, #96]	; 0x60
 8009d0c:	f109 0908 	add.w	r9, r9, #8
 8009d10:	199c      	adds	r4, r3, r6
 8009d12:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d14:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009d16:	9012      	str	r0, [sp, #72]	; 0x48
 8009d18:	195d      	adds	r5, r3, r5
 8009d1a:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009d1c:	443a      	add	r2, r7
 8009d1e:	950c      	str	r5, [sp, #48]	; 0x30
 8009d20:	4698      	mov	r8, r3
 8009d22:	4420      	add	r0, r4
 8009d24:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009d26:	19d7      	adds	r7, r2, r7
 8009d28:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8009d2c:	4405      	add	r5, r0
 8009d2e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8009d32:	9710      	str	r7, [sp, #64]	; 0x40
 8009d34:	eb0c 070e 	add.w	r7, ip, lr
 8009d38:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009d3c:	3404      	adds	r4, #4
 8009d3e:	3004      	adds	r0, #4
 8009d40:	44c8      	add	r8, r9
 8009d42:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 8009d46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d48:	940a      	str	r4, [sp, #40]	; 0x28
 8009d4a:	9009      	str	r0, [sp, #36]	; 0x24
 8009d4c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009d50:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009d52:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009d56:	9815      	ldr	r0, [sp, #84]	; 0x54
 8009d58:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 8009d5c:	eb07 080e 	add.w	r8, r7, lr
 8009d60:	eb04 0900 	add.w	r9, r4, r0
 8009d64:	00f8      	lsls	r0, r7, #3
 8009d66:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 8009d6a:	3504      	adds	r5, #4
 8009d6c:	4607      	mov	r7, r0
 8009d6e:	9017      	str	r0, [sp, #92]	; 0x5c
 8009d70:	910b      	str	r1, [sp, #44]	; 0x2c
 8009d72:	4618      	mov	r0, r3
 8009d74:	eb03 01c6 	add.w	r1, r3, r6, lsl #3
 8009d78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d7a:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 8009d7e:	18e3      	adds	r3, r4, r3
 8009d80:	9508      	str	r5, [sp, #32]
 8009d82:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009d84:	910e      	str	r1, [sp, #56]	; 0x38
 8009d86:	4621      	mov	r1, r4
 8009d88:	eb04 0805 	add.w	r8, r4, r5
 8009d8c:	9304      	str	r3, [sp, #16]
 8009d8e:	19e5      	adds	r5, r4, r7
 8009d90:	ea4f 130e 	mov.w	r3, lr, lsl #4
 8009d94:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8009d96:	9316      	str	r3, [sp, #88]	; 0x58
 8009d98:	190b      	adds	r3, r1, r4
 8009d9a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009d9c:	9505      	str	r5, [sp, #20]
 8009d9e:	9303      	str	r3, [sp, #12]
 8009da0:	f100 0308 	add.w	r3, r0, #8
 8009da4:	9707      	str	r7, [sp, #28]
 8009da6:	4638      	mov	r0, r7
 8009da8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009daa:	2301      	movs	r3, #1
 8009dac:	9306      	str	r3, [sp, #24]
 8009dae:	9b00      	ldr	r3, [sp, #0]
 8009db0:	ed90 fa00 	vldr	s30, [r0]
 8009db4:	edd0 ba01 	vldr	s23, [r0, #4]
 8009db8:	9803      	ldr	r0, [sp, #12]
 8009dba:	9903      	ldr	r1, [sp, #12]
 8009dbc:	ed90 ba01 	vldr	s22, [r0, #4]
 8009dc0:	9804      	ldr	r0, [sp, #16]
 8009dc2:	edd1 ea00 	vldr	s29, [r1]
 8009dc6:	edd0 aa01 	vldr	s21, [r0, #4]
 8009dca:	9805      	ldr	r0, [sp, #20]
 8009dcc:	9905      	ldr	r1, [sp, #20]
 8009dce:	edd0 7a01 	vldr	s15, [r0, #4]
 8009dd2:	ed91 da00 	vldr	s26, [r1]
 8009dd6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009dd8:	9c04      	ldr	r4, [sp, #16]
 8009dda:	edcd 7a01 	vstr	s15, [sp, #4]
 8009dde:	edd8 7a01 	vldr	s15, [r8, #4]
 8009de2:	9100      	str	r1, [sp, #0]
 8009de4:	edd2 fa00 	vldr	s31, [r2]
 8009de8:	ed94 ea00 	vldr	s28, [r4]
 8009dec:	ed92 ca01 	vldr	s24, [r2, #4]
 8009df0:	f8dd e020 	ldr.w	lr, [sp, #32]
 8009df4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009df6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009df8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009dfa:	edd9 da00 	vldr	s27, [r9]
 8009dfe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009e00:	edd8 ca00 	vldr	s25, [r8]
 8009e04:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009e06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e08:	f8dd c018 	ldr.w	ip, [sp, #24]
 8009e0c:	ed99 aa01 	vldr	s20, [r9, #4]
 8009e10:	edcd 7a02 	vstr	s15, [sp, #8]
 8009e14:	9800      	ldr	r0, [sp, #0]
 8009e16:	e001      	b.n	8009e1c <arm_radix8_butterfly_f32+0x328>
 8009e18:	3f3504f3 	.word	0x3f3504f3
 8009e1c:	edd5 3a00 	vldr	s7, [r5]
 8009e20:	44dc      	add	ip, fp
 8009e22:	ed91 7a00 	vldr	s14, [r1]
 8009e26:	edd4 8a00 	vldr	s17, [r4]
 8009e2a:	45e2      	cmp	sl, ip
 8009e2c:	ed57 7a01 	vldr	s15, [r7, #-4]
 8009e30:	ed90 5a00 	vldr	s10, [r0]
 8009e34:	ed56 5a01 	vldr	s11, [r6, #-4]
 8009e38:	ee38 6aa7 	vadd.f32	s12, s17, s15
 8009e3c:	ed92 1a00 	vldr	s2, [r2]
 8009e40:	ee78 4ae7 	vsub.f32	s9, s17, s15
 8009e44:	ed1e 4a01 	vldr	s8, [lr, #-4]
 8009e48:	ee75 9a25 	vadd.f32	s19, s10, s11
 8009e4c:	ee31 3a07 	vadd.f32	s6, s2, s14
 8009e50:	ed92 8a01 	vldr	s16, [r2, #4]
 8009e54:	ee73 6a84 	vadd.f32	s13, s7, s8
 8009e58:	ee75 5a65 	vsub.f32	s11, s10, s11
 8009e5c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8009e60:	ee73 1a06 	vadd.f32	s3, s6, s12
 8009e64:	ee39 5aa6 	vadd.f32	s10, s19, s13
 8009e68:	ee75 7a84 	vadd.f32	s15, s11, s8
 8009e6c:	ee31 1a47 	vsub.f32	s2, s2, s14
 8009e70:	ee31 7a85 	vadd.f32	s14, s3, s10
 8009e74:	ee67 7a89 	vmul.f32	s15, s15, s18
 8009e78:	ee33 3a46 	vsub.f32	s6, s6, s12
 8009e7c:	ed82 7a00 	vstr	s14, [r2]
 8009e80:	ee79 9ae6 	vsub.f32	s19, s19, s13
 8009e84:	ed96 6a00 	vldr	s12, [r6]
 8009e88:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8009e8c:	edd5 3a01 	vldr	s7, [r5, #4]
 8009e90:	ee74 8ae7 	vsub.f32	s17, s9, s15
 8009e94:	ed90 7a01 	vldr	s14, [r0, #4]
 8009e98:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8009e9c:	edde 4a00 	vldr	s9, [lr]
 8009ea0:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8009ea4:	ee77 2a46 	vsub.f32	s5, s14, s12
 8009ea8:	edd1 6a01 	vldr	s13, [r1, #4]
 8009eac:	ee73 7ae4 	vsub.f32	s15, s7, s9
 8009eb0:	edd7 0a00 	vldr	s1, [r7]
 8009eb4:	ee77 5a06 	vadd.f32	s11, s14, s12
 8009eb8:	ed94 7a01 	vldr	s14, [r4, #4]
 8009ebc:	ee33 6aa4 	vadd.f32	s12, s7, s9
 8009ec0:	ee32 0ae7 	vsub.f32	s0, s5, s15
 8009ec4:	ee78 4a66 	vsub.f32	s9, s16, s13
 8009ec8:	ee78 3a26 	vadd.f32	s7, s16, s13
 8009ecc:	ee72 2aa7 	vadd.f32	s5, s5, s15
 8009ed0:	ee77 6a20 	vadd.f32	s13, s14, s1
 8009ed4:	ee24 4a09 	vmul.f32	s8, s8, s18
 8009ed8:	ee37 7a60 	vsub.f32	s14, s14, s1
 8009edc:	ee20 8a09 	vmul.f32	s16, s0, s18
 8009ee0:	ee75 0a86 	vadd.f32	s1, s11, s12
 8009ee4:	ee33 0aa6 	vadd.f32	s0, s7, s13
 8009ee8:	ee62 2a89 	vmul.f32	s5, s5, s18
 8009eec:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8009ef0:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8009ef4:	ee77 7a62 	vsub.f32	s15, s14, s5
 8009ef8:	ee74 5a88 	vadd.f32	s11, s9, s16
 8009efc:	ee34 8ac8 	vsub.f32	s16, s9, s16
 8009f00:	ee77 4a22 	vadd.f32	s9, s14, s5
 8009f04:	ee71 2a04 	vadd.f32	s5, s2, s8
 8009f08:	ee31 7a44 	vsub.f32	s14, s2, s8
 8009f0c:	ee30 1a60 	vsub.f32	s2, s0, s1
 8009f10:	ee73 1a06 	vadd.f32	s3, s6, s12
 8009f14:	ee33 6a46 	vsub.f32	s12, s6, s12
 8009f18:	ee33 3ae9 	vsub.f32	s6, s7, s19
 8009f1c:	ee79 6aa3 	vadd.f32	s13, s19, s7
 8009f20:	ee38 4a68 	vsub.f32	s8, s16, s17
 8009f24:	ee75 3ac2 	vsub.f32	s7, s11, s4
 8009f28:	ee72 5a25 	vadd.f32	s11, s4, s11
 8009f2c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8009f30:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8009f34:	ee77 2a27 	vadd.f32	s5, s14, s15
 8009f38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f3c:	ee78 7a88 	vadd.f32	s15, s17, s16
 8009f40:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8009f44:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8009f48:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8009f4c:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8009f50:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8009f54:	ee70 0a20 	vadd.f32	s1, s0, s1
 8009f58:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8009f5c:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8009f60:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8009f64:	edc2 0a01 	vstr	s1, [r2, #4]
 8009f68:	ee38 8a88 	vadd.f32	s16, s17, s16
 8009f6c:	441a      	add	r2, r3
 8009f6e:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8009f72:	ee31 5a45 	vsub.f32	s10, s2, s10
 8009f76:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8009f7a:	ed81 8a00 	vstr	s16, [r1]
 8009f7e:	ee39 0a80 	vadd.f32	s0, s19, s0
 8009f82:	ee33 3a61 	vsub.f32	s6, s6, s3
 8009f86:	ed81 5a01 	vstr	s10, [r1, #4]
 8009f8a:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8009f8e:	edcd 3a00 	vstr	s7, [sp]
 8009f92:	ed9d 5a02 	vldr	s10, [sp, #8]
 8009f96:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8009f9a:	eddd 3a01 	vldr	s7, [sp, #4]
 8009f9e:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8009fa2:	ed84 0a00 	vstr	s0, [r4]
 8009fa6:	ee65 4a24 	vmul.f32	s9, s10, s9
 8009faa:	ed84 3a01 	vstr	s6, [r4, #4]
 8009fae:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8009fb2:	ee23 6a86 	vmul.f32	s12, s7, s12
 8009fb6:	eddd 3a00 	vldr	s7, [sp]
 8009fba:	ee25 5a25 	vmul.f32	s10, s10, s11
 8009fbe:	4419      	add	r1, r3
 8009fc0:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8009fc4:	441c      	add	r4, r3
 8009fc6:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8009fca:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8009fce:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8009fd2:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8009fd6:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8009fda:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8009fde:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8009fe2:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8009fe6:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8009fea:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8009fee:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8009ff2:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009ff6:	ee38 8a01 	vadd.f32	s16, s16, s2
 8009ffa:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8009ffe:	ee39 5a85 	vadd.f32	s10, s19, s10
 800a002:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800a006:	ed07 8a01 	vstr	s16, [r7, #-4]
 800a00a:	ee30 0a21 	vadd.f32	s0, s0, s3
 800a00e:	ed87 6a00 	vstr	s12, [r7]
 800a012:	ee74 2a62 	vsub.f32	s5, s8, s5
 800a016:	edc0 0a00 	vstr	s1, [r0]
 800a01a:	ee33 3a28 	vadd.f32	s6, s6, s17
 800a01e:	edc0 3a01 	vstr	s7, [r0, #4]
 800a022:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800a026:	ed0e 5a01 	vstr	s10, [lr, #-4]
 800a02a:	edce 4a00 	vstr	s9, [lr]
 800a02e:	4418      	add	r0, r3
 800a030:	ed06 0a01 	vstr	s0, [r6, #-4]
 800a034:	441f      	add	r7, r3
 800a036:	edc6 2a00 	vstr	s5, [r6]
 800a03a:	449e      	add	lr, r3
 800a03c:	ed85 3a00 	vstr	s6, [r5]
 800a040:	441e      	add	r6, r3
 800a042:	ed85 7a01 	vstr	s14, [r5, #4]
 800a046:	441d      	add	r5, r3
 800a048:	f63f aee8 	bhi.w	8009e1c <arm_radix8_butterfly_f32+0x328>
 800a04c:	9a06      	ldr	r2, [sp, #24]
 800a04e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a050:	3201      	adds	r2, #1
 800a052:	4611      	mov	r1, r2
 800a054:	9206      	str	r2, [sp, #24]
 800a056:	9a07      	ldr	r2, [sp, #28]
 800a058:	4402      	add	r2, r0
 800a05a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a05c:	9207      	str	r2, [sp, #28]
 800a05e:	9a03      	ldr	r2, [sp, #12]
 800a060:	4402      	add	r2, r0
 800a062:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a064:	9203      	str	r2, [sp, #12]
 800a066:	9a04      	ldr	r2, [sp, #16]
 800a068:	4402      	add	r2, r0
 800a06a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a06c:	9204      	str	r2, [sp, #16]
 800a06e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a070:	4491      	add	r9, r2
 800a072:	9a05      	ldr	r2, [sp, #20]
 800a074:	4402      	add	r2, r0
 800a076:	9205      	str	r2, [sp, #20]
 800a078:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a07a:	4490      	add	r8, r2
 800a07c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a07e:	3208      	adds	r2, #8
 800a080:	920f      	str	r2, [sp, #60]	; 0x3c
 800a082:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a084:	3208      	adds	r2, #8
 800a086:	920e      	str	r2, [sp, #56]	; 0x38
 800a088:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a08a:	3208      	adds	r2, #8
 800a08c:	920d      	str	r2, [sp, #52]	; 0x34
 800a08e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a090:	3208      	adds	r2, #8
 800a092:	920c      	str	r2, [sp, #48]	; 0x30
 800a094:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a096:	3208      	adds	r2, #8
 800a098:	920b      	str	r2, [sp, #44]	; 0x2c
 800a09a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a09c:	3208      	adds	r2, #8
 800a09e:	920a      	str	r2, [sp, #40]	; 0x28
 800a0a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0a2:	3208      	adds	r2, #8
 800a0a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a0a6:	9a08      	ldr	r2, [sp, #32]
 800a0a8:	3208      	adds	r2, #8
 800a0aa:	9208      	str	r2, [sp, #32]
 800a0ac:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a0ae:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a0b0:	4622      	mov	r2, r4
 800a0b2:	4288      	cmp	r0, r1
 800a0b4:	d005      	beq.n	800a0c2 <arm_radix8_butterfly_f32+0x5ce>
 800a0b6:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a0b8:	4621      	mov	r1, r4
 800a0ba:	4401      	add	r1, r0
 800a0bc:	9807      	ldr	r0, [sp, #28]
 800a0be:	9110      	str	r1, [sp, #64]	; 0x40
 800a0c0:	e676      	b.n	8009db0 <arm_radix8_butterfly_f32+0x2bc>
 800a0c2:	4683      	mov	fp, r0
 800a0c4:	f8bd e060 	ldrh.w	lr, [sp, #96]	; 0x60
 800a0c8:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 800a0cc:	e522      	b.n	8009b14 <arm_radix8_butterfly_f32+0x20>
 800a0ce:	b01d      	add	sp, #116	; 0x74
 800a0d0:	ecbd 8b10 	vpop	{d8-d15}
 800a0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a0d8 <__errno>:
 800a0d8:	4b01      	ldr	r3, [pc, #4]	; (800a0e0 <__errno+0x8>)
 800a0da:	6818      	ldr	r0, [r3, #0]
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	24000204 	.word	0x24000204

0800a0e4 <__libc_init_array>:
 800a0e4:	b570      	push	{r4, r5, r6, lr}
 800a0e6:	4e0d      	ldr	r6, [pc, #52]	; (800a11c <__libc_init_array+0x38>)
 800a0e8:	4c0d      	ldr	r4, [pc, #52]	; (800a120 <__libc_init_array+0x3c>)
 800a0ea:	1ba4      	subs	r4, r4, r6
 800a0ec:	10a4      	asrs	r4, r4, #2
 800a0ee:	2500      	movs	r5, #0
 800a0f0:	42a5      	cmp	r5, r4
 800a0f2:	d109      	bne.n	800a108 <__libc_init_array+0x24>
 800a0f4:	4e0b      	ldr	r6, [pc, #44]	; (800a124 <__libc_init_array+0x40>)
 800a0f6:	4c0c      	ldr	r4, [pc, #48]	; (800a128 <__libc_init_array+0x44>)
 800a0f8:	f003 fd5c 	bl	800dbb4 <_init>
 800a0fc:	1ba4      	subs	r4, r4, r6
 800a0fe:	10a4      	asrs	r4, r4, #2
 800a100:	2500      	movs	r5, #0
 800a102:	42a5      	cmp	r5, r4
 800a104:	d105      	bne.n	800a112 <__libc_init_array+0x2e>
 800a106:	bd70      	pop	{r4, r5, r6, pc}
 800a108:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a10c:	4798      	blx	r3
 800a10e:	3501      	adds	r5, #1
 800a110:	e7ee      	b.n	800a0f0 <__libc_init_array+0xc>
 800a112:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a116:	4798      	blx	r3
 800a118:	3501      	adds	r5, #1
 800a11a:	e7f2      	b.n	800a102 <__libc_init_array+0x1e>
 800a11c:	08012fe8 	.word	0x08012fe8
 800a120:	08012fe8 	.word	0x08012fe8
 800a124:	08012fe8 	.word	0x08012fe8
 800a128:	08012fec 	.word	0x08012fec

0800a12c <memset>:
 800a12c:	4402      	add	r2, r0
 800a12e:	4603      	mov	r3, r0
 800a130:	4293      	cmp	r3, r2
 800a132:	d100      	bne.n	800a136 <memset+0xa>
 800a134:	4770      	bx	lr
 800a136:	f803 1b01 	strb.w	r1, [r3], #1
 800a13a:	e7f9      	b.n	800a130 <memset+0x4>

0800a13c <__cvt>:
 800a13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a13e:	ed2d 8b02 	vpush	{d8}
 800a142:	eeb0 8b40 	vmov.f64	d8, d0
 800a146:	b085      	sub	sp, #20
 800a148:	4617      	mov	r7, r2
 800a14a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a14c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a14e:	ee18 2a90 	vmov	r2, s17
 800a152:	f025 0520 	bic.w	r5, r5, #32
 800a156:	2a00      	cmp	r2, #0
 800a158:	bfb6      	itet	lt
 800a15a:	222d      	movlt	r2, #45	; 0x2d
 800a15c:	2200      	movge	r2, #0
 800a15e:	eeb1 8b40 	vneglt.f64	d8, d0
 800a162:	2d46      	cmp	r5, #70	; 0x46
 800a164:	460c      	mov	r4, r1
 800a166:	701a      	strb	r2, [r3, #0]
 800a168:	d004      	beq.n	800a174 <__cvt+0x38>
 800a16a:	2d45      	cmp	r5, #69	; 0x45
 800a16c:	d100      	bne.n	800a170 <__cvt+0x34>
 800a16e:	3401      	adds	r4, #1
 800a170:	2102      	movs	r1, #2
 800a172:	e000      	b.n	800a176 <__cvt+0x3a>
 800a174:	2103      	movs	r1, #3
 800a176:	ab03      	add	r3, sp, #12
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	ab02      	add	r3, sp, #8
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	4622      	mov	r2, r4
 800a180:	4633      	mov	r3, r6
 800a182:	eeb0 0b48 	vmov.f64	d0, d8
 800a186:	f000 fcc7 	bl	800ab18 <_dtoa_r>
 800a18a:	2d47      	cmp	r5, #71	; 0x47
 800a18c:	d101      	bne.n	800a192 <__cvt+0x56>
 800a18e:	07fb      	lsls	r3, r7, #31
 800a190:	d51e      	bpl.n	800a1d0 <__cvt+0x94>
 800a192:	2d46      	cmp	r5, #70	; 0x46
 800a194:	eb00 0304 	add.w	r3, r0, r4
 800a198:	d10c      	bne.n	800a1b4 <__cvt+0x78>
 800a19a:	7802      	ldrb	r2, [r0, #0]
 800a19c:	2a30      	cmp	r2, #48	; 0x30
 800a19e:	d107      	bne.n	800a1b0 <__cvt+0x74>
 800a1a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1a8:	bf1c      	itt	ne
 800a1aa:	f1c4 0401 	rsbne	r4, r4, #1
 800a1ae:	6034      	strne	r4, [r6, #0]
 800a1b0:	6832      	ldr	r2, [r6, #0]
 800a1b2:	4413      	add	r3, r2
 800a1b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1bc:	d007      	beq.n	800a1ce <__cvt+0x92>
 800a1be:	2130      	movs	r1, #48	; 0x30
 800a1c0:	9a03      	ldr	r2, [sp, #12]
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d204      	bcs.n	800a1d0 <__cvt+0x94>
 800a1c6:	1c54      	adds	r4, r2, #1
 800a1c8:	9403      	str	r4, [sp, #12]
 800a1ca:	7011      	strb	r1, [r2, #0]
 800a1cc:	e7f8      	b.n	800a1c0 <__cvt+0x84>
 800a1ce:	9303      	str	r3, [sp, #12]
 800a1d0:	9b03      	ldr	r3, [sp, #12]
 800a1d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1d4:	1a1b      	subs	r3, r3, r0
 800a1d6:	6013      	str	r3, [r2, #0]
 800a1d8:	b005      	add	sp, #20
 800a1da:	ecbd 8b02 	vpop	{d8}
 800a1de:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a1e0 <__exponent>:
 800a1e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1e2:	2900      	cmp	r1, #0
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	bfba      	itte	lt
 800a1e8:	4249      	neglt	r1, r1
 800a1ea:	232d      	movlt	r3, #45	; 0x2d
 800a1ec:	232b      	movge	r3, #43	; 0x2b
 800a1ee:	2909      	cmp	r1, #9
 800a1f0:	f804 2b02 	strb.w	r2, [r4], #2
 800a1f4:	7043      	strb	r3, [r0, #1]
 800a1f6:	dd20      	ble.n	800a23a <__exponent+0x5a>
 800a1f8:	f10d 0307 	add.w	r3, sp, #7
 800a1fc:	461f      	mov	r7, r3
 800a1fe:	260a      	movs	r6, #10
 800a200:	fb91 f5f6 	sdiv	r5, r1, r6
 800a204:	fb06 1115 	mls	r1, r6, r5, r1
 800a208:	3130      	adds	r1, #48	; 0x30
 800a20a:	2d09      	cmp	r5, #9
 800a20c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a210:	f103 32ff 	add.w	r2, r3, #4294967295
 800a214:	4629      	mov	r1, r5
 800a216:	dc09      	bgt.n	800a22c <__exponent+0x4c>
 800a218:	3130      	adds	r1, #48	; 0x30
 800a21a:	3b02      	subs	r3, #2
 800a21c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a220:	42bb      	cmp	r3, r7
 800a222:	4622      	mov	r2, r4
 800a224:	d304      	bcc.n	800a230 <__exponent+0x50>
 800a226:	1a10      	subs	r0, r2, r0
 800a228:	b003      	add	sp, #12
 800a22a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a22c:	4613      	mov	r3, r2
 800a22e:	e7e7      	b.n	800a200 <__exponent+0x20>
 800a230:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a234:	f804 2b01 	strb.w	r2, [r4], #1
 800a238:	e7f2      	b.n	800a220 <__exponent+0x40>
 800a23a:	2330      	movs	r3, #48	; 0x30
 800a23c:	4419      	add	r1, r3
 800a23e:	7083      	strb	r3, [r0, #2]
 800a240:	1d02      	adds	r2, r0, #4
 800a242:	70c1      	strb	r1, [r0, #3]
 800a244:	e7ef      	b.n	800a226 <__exponent+0x46>
	...

0800a248 <_printf_float>:
 800a248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24c:	b08d      	sub	sp, #52	; 0x34
 800a24e:	460c      	mov	r4, r1
 800a250:	4616      	mov	r6, r2
 800a252:	461f      	mov	r7, r3
 800a254:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a258:	4605      	mov	r5, r0
 800a25a:	f001 f9a9 	bl	800b5b0 <_localeconv_r>
 800a25e:	f8d0 b000 	ldr.w	fp, [r0]
 800a262:	4658      	mov	r0, fp
 800a264:	f7f6 f89c 	bl	80003a0 <strlen>
 800a268:	2300      	movs	r3, #0
 800a26a:	930a      	str	r3, [sp, #40]	; 0x28
 800a26c:	f8d8 3000 	ldr.w	r3, [r8]
 800a270:	9005      	str	r0, [sp, #20]
 800a272:	3307      	adds	r3, #7
 800a274:	f023 0307 	bic.w	r3, r3, #7
 800a278:	f103 0108 	add.w	r1, r3, #8
 800a27c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a280:	6822      	ldr	r2, [r4, #0]
 800a282:	f8c8 1000 	str.w	r1, [r8]
 800a286:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a28a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800a28e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 800a518 <_printf_float+0x2d0>
 800a292:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800a296:	eeb0 6bc0 	vabs.f64	d6, d0
 800a29a:	eeb4 6b47 	vcmp.f64	d6, d7
 800a29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2a2:	dd24      	ble.n	800a2ee <_printf_float+0xa6>
 800a2a4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a2a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ac:	d502      	bpl.n	800a2b4 <_printf_float+0x6c>
 800a2ae:	232d      	movs	r3, #45	; 0x2d
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2b4:	499a      	ldr	r1, [pc, #616]	; (800a520 <_printf_float+0x2d8>)
 800a2b6:	4b9b      	ldr	r3, [pc, #620]	; (800a524 <_printf_float+0x2dc>)
 800a2b8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a2bc:	bf8c      	ite	hi
 800a2be:	4688      	movhi	r8, r1
 800a2c0:	4698      	movls	r8, r3
 800a2c2:	f022 0204 	bic.w	r2, r2, #4
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	6123      	str	r3, [r4, #16]
 800a2ca:	6022      	str	r2, [r4, #0]
 800a2cc:	f04f 0a00 	mov.w	sl, #0
 800a2d0:	9700      	str	r7, [sp, #0]
 800a2d2:	4633      	mov	r3, r6
 800a2d4:	aa0b      	add	r2, sp, #44	; 0x2c
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f000 f9e1 	bl	800a6a0 <_printf_common>
 800a2de:	3001      	adds	r0, #1
 800a2e0:	f040 8089 	bne.w	800a3f6 <_printf_float+0x1ae>
 800a2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e8:	b00d      	add	sp, #52	; 0x34
 800a2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ee:	eeb4 0b40 	vcmp.f64	d0, d0
 800a2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2f6:	d702      	bvc.n	800a2fe <_printf_float+0xb6>
 800a2f8:	498b      	ldr	r1, [pc, #556]	; (800a528 <_printf_float+0x2e0>)
 800a2fa:	4b8c      	ldr	r3, [pc, #560]	; (800a52c <_printf_float+0x2e4>)
 800a2fc:	e7dc      	b.n	800a2b8 <_printf_float+0x70>
 800a2fe:	6861      	ldr	r1, [r4, #4]
 800a300:	1c4b      	adds	r3, r1, #1
 800a302:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a306:	ab0a      	add	r3, sp, #40	; 0x28
 800a308:	a809      	add	r0, sp, #36	; 0x24
 800a30a:	d13b      	bne.n	800a384 <_printf_float+0x13c>
 800a30c:	2106      	movs	r1, #6
 800a30e:	6061      	str	r1, [r4, #4]
 800a310:	f04f 0c00 	mov.w	ip, #0
 800a314:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800a318:	e9cd 0900 	strd	r0, r9, [sp]
 800a31c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a320:	6022      	str	r2, [r4, #0]
 800a322:	6861      	ldr	r1, [r4, #4]
 800a324:	4628      	mov	r0, r5
 800a326:	f7ff ff09 	bl	800a13c <__cvt>
 800a32a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800a32e:	2b47      	cmp	r3, #71	; 0x47
 800a330:	4680      	mov	r8, r0
 800a332:	d109      	bne.n	800a348 <_printf_float+0x100>
 800a334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a336:	1cd8      	adds	r0, r3, #3
 800a338:	db02      	blt.n	800a340 <_printf_float+0xf8>
 800a33a:	6862      	ldr	r2, [r4, #4]
 800a33c:	4293      	cmp	r3, r2
 800a33e:	dd47      	ble.n	800a3d0 <_printf_float+0x188>
 800a340:	f1a9 0902 	sub.w	r9, r9, #2
 800a344:	fa5f f989 	uxtb.w	r9, r9
 800a348:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a34c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a34e:	d824      	bhi.n	800a39a <_printf_float+0x152>
 800a350:	3901      	subs	r1, #1
 800a352:	464a      	mov	r2, r9
 800a354:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a358:	9109      	str	r1, [sp, #36]	; 0x24
 800a35a:	f7ff ff41 	bl	800a1e0 <__exponent>
 800a35e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a360:	1813      	adds	r3, r2, r0
 800a362:	2a01      	cmp	r2, #1
 800a364:	4682      	mov	sl, r0
 800a366:	6123      	str	r3, [r4, #16]
 800a368:	dc02      	bgt.n	800a370 <_printf_float+0x128>
 800a36a:	6822      	ldr	r2, [r4, #0]
 800a36c:	07d1      	lsls	r1, r2, #31
 800a36e:	d501      	bpl.n	800a374 <_printf_float+0x12c>
 800a370:	3301      	adds	r3, #1
 800a372:	6123      	str	r3, [r4, #16]
 800a374:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d0a9      	beq.n	800a2d0 <_printf_float+0x88>
 800a37c:	232d      	movs	r3, #45	; 0x2d
 800a37e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a382:	e7a5      	b.n	800a2d0 <_printf_float+0x88>
 800a384:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 800a388:	f000 8178 	beq.w	800a67c <_printf_float+0x434>
 800a38c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a390:	d1be      	bne.n	800a310 <_printf_float+0xc8>
 800a392:	2900      	cmp	r1, #0
 800a394:	d1bc      	bne.n	800a310 <_printf_float+0xc8>
 800a396:	2101      	movs	r1, #1
 800a398:	e7b9      	b.n	800a30e <_printf_float+0xc6>
 800a39a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a39e:	d119      	bne.n	800a3d4 <_printf_float+0x18c>
 800a3a0:	2900      	cmp	r1, #0
 800a3a2:	6863      	ldr	r3, [r4, #4]
 800a3a4:	dd0c      	ble.n	800a3c0 <_printf_float+0x178>
 800a3a6:	6121      	str	r1, [r4, #16]
 800a3a8:	b913      	cbnz	r3, 800a3b0 <_printf_float+0x168>
 800a3aa:	6822      	ldr	r2, [r4, #0]
 800a3ac:	07d2      	lsls	r2, r2, #31
 800a3ae:	d502      	bpl.n	800a3b6 <_printf_float+0x16e>
 800a3b0:	3301      	adds	r3, #1
 800a3b2:	440b      	add	r3, r1
 800a3b4:	6123      	str	r3, [r4, #16]
 800a3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b8:	65a3      	str	r3, [r4, #88]	; 0x58
 800a3ba:	f04f 0a00 	mov.w	sl, #0
 800a3be:	e7d9      	b.n	800a374 <_printf_float+0x12c>
 800a3c0:	b913      	cbnz	r3, 800a3c8 <_printf_float+0x180>
 800a3c2:	6822      	ldr	r2, [r4, #0]
 800a3c4:	07d0      	lsls	r0, r2, #31
 800a3c6:	d501      	bpl.n	800a3cc <_printf_float+0x184>
 800a3c8:	3302      	adds	r3, #2
 800a3ca:	e7f3      	b.n	800a3b4 <_printf_float+0x16c>
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e7f1      	b.n	800a3b4 <_printf_float+0x16c>
 800a3d0:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a3d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	db05      	blt.n	800a3e8 <_printf_float+0x1a0>
 800a3dc:	6822      	ldr	r2, [r4, #0]
 800a3de:	6123      	str	r3, [r4, #16]
 800a3e0:	07d1      	lsls	r1, r2, #31
 800a3e2:	d5e8      	bpl.n	800a3b6 <_printf_float+0x16e>
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	e7e5      	b.n	800a3b4 <_printf_float+0x16c>
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	bfd4      	ite	le
 800a3ec:	f1c3 0302 	rsble	r3, r3, #2
 800a3f0:	2301      	movgt	r3, #1
 800a3f2:	4413      	add	r3, r2
 800a3f4:	e7de      	b.n	800a3b4 <_printf_float+0x16c>
 800a3f6:	6823      	ldr	r3, [r4, #0]
 800a3f8:	055a      	lsls	r2, r3, #21
 800a3fa:	d407      	bmi.n	800a40c <_printf_float+0x1c4>
 800a3fc:	6923      	ldr	r3, [r4, #16]
 800a3fe:	4642      	mov	r2, r8
 800a400:	4631      	mov	r1, r6
 800a402:	4628      	mov	r0, r5
 800a404:	47b8      	blx	r7
 800a406:	3001      	adds	r0, #1
 800a408:	d12a      	bne.n	800a460 <_printf_float+0x218>
 800a40a:	e76b      	b.n	800a2e4 <_printf_float+0x9c>
 800a40c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a410:	f240 80de 	bls.w	800a5d0 <_printf_float+0x388>
 800a414:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a418:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a41c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a420:	d133      	bne.n	800a48a <_printf_float+0x242>
 800a422:	2301      	movs	r3, #1
 800a424:	4a42      	ldr	r2, [pc, #264]	; (800a530 <_printf_float+0x2e8>)
 800a426:	4631      	mov	r1, r6
 800a428:	4628      	mov	r0, r5
 800a42a:	47b8      	blx	r7
 800a42c:	3001      	adds	r0, #1
 800a42e:	f43f af59 	beq.w	800a2e4 <_printf_float+0x9c>
 800a432:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a436:	429a      	cmp	r2, r3
 800a438:	db02      	blt.n	800a440 <_printf_float+0x1f8>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	07d8      	lsls	r0, r3, #31
 800a43e:	d50f      	bpl.n	800a460 <_printf_float+0x218>
 800a440:	9b05      	ldr	r3, [sp, #20]
 800a442:	465a      	mov	r2, fp
 800a444:	4631      	mov	r1, r6
 800a446:	4628      	mov	r0, r5
 800a448:	47b8      	blx	r7
 800a44a:	3001      	adds	r0, #1
 800a44c:	f43f af4a 	beq.w	800a2e4 <_printf_float+0x9c>
 800a450:	f04f 0800 	mov.w	r8, #0
 800a454:	f104 091a 	add.w	r9, r4, #26
 800a458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a45a:	3b01      	subs	r3, #1
 800a45c:	4543      	cmp	r3, r8
 800a45e:	dc09      	bgt.n	800a474 <_printf_float+0x22c>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	079b      	lsls	r3, r3, #30
 800a464:	f100 8105 	bmi.w	800a672 <_printf_float+0x42a>
 800a468:	68e0      	ldr	r0, [r4, #12]
 800a46a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a46c:	4298      	cmp	r0, r3
 800a46e:	bfb8      	it	lt
 800a470:	4618      	movlt	r0, r3
 800a472:	e739      	b.n	800a2e8 <_printf_float+0xa0>
 800a474:	2301      	movs	r3, #1
 800a476:	464a      	mov	r2, r9
 800a478:	4631      	mov	r1, r6
 800a47a:	4628      	mov	r0, r5
 800a47c:	47b8      	blx	r7
 800a47e:	3001      	adds	r0, #1
 800a480:	f43f af30 	beq.w	800a2e4 <_printf_float+0x9c>
 800a484:	f108 0801 	add.w	r8, r8, #1
 800a488:	e7e6      	b.n	800a458 <_printf_float+0x210>
 800a48a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	dc2b      	bgt.n	800a4e8 <_printf_float+0x2a0>
 800a490:	2301      	movs	r3, #1
 800a492:	4a27      	ldr	r2, [pc, #156]	; (800a530 <_printf_float+0x2e8>)
 800a494:	4631      	mov	r1, r6
 800a496:	4628      	mov	r0, r5
 800a498:	47b8      	blx	r7
 800a49a:	3001      	adds	r0, #1
 800a49c:	f43f af22 	beq.w	800a2e4 <_printf_float+0x9c>
 800a4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a2:	b923      	cbnz	r3, 800a4ae <_printf_float+0x266>
 800a4a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4a6:	b913      	cbnz	r3, 800a4ae <_printf_float+0x266>
 800a4a8:	6823      	ldr	r3, [r4, #0]
 800a4aa:	07d9      	lsls	r1, r3, #31
 800a4ac:	d5d8      	bpl.n	800a460 <_printf_float+0x218>
 800a4ae:	9b05      	ldr	r3, [sp, #20]
 800a4b0:	465a      	mov	r2, fp
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b8      	blx	r7
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	f43f af13 	beq.w	800a2e4 <_printf_float+0x9c>
 800a4be:	f04f 0900 	mov.w	r9, #0
 800a4c2:	f104 0a1a 	add.w	sl, r4, #26
 800a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c8:	425b      	negs	r3, r3
 800a4ca:	454b      	cmp	r3, r9
 800a4cc:	dc01      	bgt.n	800a4d2 <_printf_float+0x28a>
 800a4ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4d0:	e795      	b.n	800a3fe <_printf_float+0x1b6>
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	4652      	mov	r2, sl
 800a4d6:	4631      	mov	r1, r6
 800a4d8:	4628      	mov	r0, r5
 800a4da:	47b8      	blx	r7
 800a4dc:	3001      	adds	r0, #1
 800a4de:	f43f af01 	beq.w	800a2e4 <_printf_float+0x9c>
 800a4e2:	f109 0901 	add.w	r9, r9, #1
 800a4e6:	e7ee      	b.n	800a4c6 <_printf_float+0x27e>
 800a4e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	bfa8      	it	ge
 800a4f0:	461a      	movge	r2, r3
 800a4f2:	2a00      	cmp	r2, #0
 800a4f4:	4691      	mov	r9, r2
 800a4f6:	dd07      	ble.n	800a508 <_printf_float+0x2c0>
 800a4f8:	4613      	mov	r3, r2
 800a4fa:	4631      	mov	r1, r6
 800a4fc:	4642      	mov	r2, r8
 800a4fe:	4628      	mov	r0, r5
 800a500:	47b8      	blx	r7
 800a502:	3001      	adds	r0, #1
 800a504:	f43f aeee 	beq.w	800a2e4 <_printf_float+0x9c>
 800a508:	f104 031a 	add.w	r3, r4, #26
 800a50c:	f04f 0a00 	mov.w	sl, #0
 800a510:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a514:	9307      	str	r3, [sp, #28]
 800a516:	e017      	b.n	800a548 <_printf_float+0x300>
 800a518:	ffffffff 	.word	0xffffffff
 800a51c:	7fefffff 	.word	0x7fefffff
 800a520:	08012b60 	.word	0x08012b60
 800a524:	08012b5c 	.word	0x08012b5c
 800a528:	08012b68 	.word	0x08012b68
 800a52c:	08012b64 	.word	0x08012b64
 800a530:	08012dbc 	.word	0x08012dbc
 800a534:	2301      	movs	r3, #1
 800a536:	9a07      	ldr	r2, [sp, #28]
 800a538:	4631      	mov	r1, r6
 800a53a:	4628      	mov	r0, r5
 800a53c:	47b8      	blx	r7
 800a53e:	3001      	adds	r0, #1
 800a540:	f43f aed0 	beq.w	800a2e4 <_printf_float+0x9c>
 800a544:	f10a 0a01 	add.w	sl, sl, #1
 800a548:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a54a:	9306      	str	r3, [sp, #24]
 800a54c:	eba3 0309 	sub.w	r3, r3, r9
 800a550:	4553      	cmp	r3, sl
 800a552:	dcef      	bgt.n	800a534 <_printf_float+0x2ec>
 800a554:	9b06      	ldr	r3, [sp, #24]
 800a556:	4498      	add	r8, r3
 800a558:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a55c:	429a      	cmp	r2, r3
 800a55e:	db15      	blt.n	800a58c <_printf_float+0x344>
 800a560:	6823      	ldr	r3, [r4, #0]
 800a562:	07da      	lsls	r2, r3, #31
 800a564:	d412      	bmi.n	800a58c <_printf_float+0x344>
 800a566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a568:	9a06      	ldr	r2, [sp, #24]
 800a56a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a56c:	1a9a      	subs	r2, r3, r2
 800a56e:	eba3 0a01 	sub.w	sl, r3, r1
 800a572:	4592      	cmp	sl, r2
 800a574:	bfa8      	it	ge
 800a576:	4692      	movge	sl, r2
 800a578:	f1ba 0f00 	cmp.w	sl, #0
 800a57c:	dc0e      	bgt.n	800a59c <_printf_float+0x354>
 800a57e:	f04f 0800 	mov.w	r8, #0
 800a582:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a586:	f104 091a 	add.w	r9, r4, #26
 800a58a:	e019      	b.n	800a5c0 <_printf_float+0x378>
 800a58c:	9b05      	ldr	r3, [sp, #20]
 800a58e:	465a      	mov	r2, fp
 800a590:	4631      	mov	r1, r6
 800a592:	4628      	mov	r0, r5
 800a594:	47b8      	blx	r7
 800a596:	3001      	adds	r0, #1
 800a598:	d1e5      	bne.n	800a566 <_printf_float+0x31e>
 800a59a:	e6a3      	b.n	800a2e4 <_printf_float+0x9c>
 800a59c:	4653      	mov	r3, sl
 800a59e:	4642      	mov	r2, r8
 800a5a0:	4631      	mov	r1, r6
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	47b8      	blx	r7
 800a5a6:	3001      	adds	r0, #1
 800a5a8:	d1e9      	bne.n	800a57e <_printf_float+0x336>
 800a5aa:	e69b      	b.n	800a2e4 <_printf_float+0x9c>
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	464a      	mov	r2, r9
 800a5b0:	4631      	mov	r1, r6
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	47b8      	blx	r7
 800a5b6:	3001      	adds	r0, #1
 800a5b8:	f43f ae94 	beq.w	800a2e4 <_printf_float+0x9c>
 800a5bc:	f108 0801 	add.w	r8, r8, #1
 800a5c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5c4:	1a9b      	subs	r3, r3, r2
 800a5c6:	eba3 030a 	sub.w	r3, r3, sl
 800a5ca:	4543      	cmp	r3, r8
 800a5cc:	dcee      	bgt.n	800a5ac <_printf_float+0x364>
 800a5ce:	e747      	b.n	800a460 <_printf_float+0x218>
 800a5d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5d2:	2a01      	cmp	r2, #1
 800a5d4:	dc01      	bgt.n	800a5da <_printf_float+0x392>
 800a5d6:	07db      	lsls	r3, r3, #31
 800a5d8:	d539      	bpl.n	800a64e <_printf_float+0x406>
 800a5da:	2301      	movs	r3, #1
 800a5dc:	4642      	mov	r2, r8
 800a5de:	4631      	mov	r1, r6
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	47b8      	blx	r7
 800a5e4:	3001      	adds	r0, #1
 800a5e6:	f43f ae7d 	beq.w	800a2e4 <_printf_float+0x9c>
 800a5ea:	9b05      	ldr	r3, [sp, #20]
 800a5ec:	465a      	mov	r2, fp
 800a5ee:	4631      	mov	r1, r6
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	47b8      	blx	r7
 800a5f4:	3001      	adds	r0, #1
 800a5f6:	f108 0801 	add.w	r8, r8, #1
 800a5fa:	f43f ae73 	beq.w	800a2e4 <_printf_float+0x9c>
 800a5fe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a604:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a60c:	f103 33ff 	add.w	r3, r3, #4294967295
 800a610:	d018      	beq.n	800a644 <_printf_float+0x3fc>
 800a612:	4642      	mov	r2, r8
 800a614:	4631      	mov	r1, r6
 800a616:	4628      	mov	r0, r5
 800a618:	47b8      	blx	r7
 800a61a:	3001      	adds	r0, #1
 800a61c:	d10e      	bne.n	800a63c <_printf_float+0x3f4>
 800a61e:	e661      	b.n	800a2e4 <_printf_float+0x9c>
 800a620:	2301      	movs	r3, #1
 800a622:	464a      	mov	r2, r9
 800a624:	4631      	mov	r1, r6
 800a626:	4628      	mov	r0, r5
 800a628:	47b8      	blx	r7
 800a62a:	3001      	adds	r0, #1
 800a62c:	f43f ae5a 	beq.w	800a2e4 <_printf_float+0x9c>
 800a630:	f108 0801 	add.w	r8, r8, #1
 800a634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a636:	3b01      	subs	r3, #1
 800a638:	4543      	cmp	r3, r8
 800a63a:	dcf1      	bgt.n	800a620 <_printf_float+0x3d8>
 800a63c:	4653      	mov	r3, sl
 800a63e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a642:	e6dd      	b.n	800a400 <_printf_float+0x1b8>
 800a644:	f04f 0800 	mov.w	r8, #0
 800a648:	f104 091a 	add.w	r9, r4, #26
 800a64c:	e7f2      	b.n	800a634 <_printf_float+0x3ec>
 800a64e:	2301      	movs	r3, #1
 800a650:	e7df      	b.n	800a612 <_printf_float+0x3ca>
 800a652:	2301      	movs	r3, #1
 800a654:	464a      	mov	r2, r9
 800a656:	4631      	mov	r1, r6
 800a658:	4628      	mov	r0, r5
 800a65a:	47b8      	blx	r7
 800a65c:	3001      	adds	r0, #1
 800a65e:	f43f ae41 	beq.w	800a2e4 <_printf_float+0x9c>
 800a662:	f108 0801 	add.w	r8, r8, #1
 800a666:	68e3      	ldr	r3, [r4, #12]
 800a668:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a66a:	1a9b      	subs	r3, r3, r2
 800a66c:	4543      	cmp	r3, r8
 800a66e:	dcf0      	bgt.n	800a652 <_printf_float+0x40a>
 800a670:	e6fa      	b.n	800a468 <_printf_float+0x220>
 800a672:	f04f 0800 	mov.w	r8, #0
 800a676:	f104 0919 	add.w	r9, r4, #25
 800a67a:	e7f4      	b.n	800a666 <_printf_float+0x41e>
 800a67c:	2900      	cmp	r1, #0
 800a67e:	f43f ae8a 	beq.w	800a396 <_printf_float+0x14e>
 800a682:	f04f 0c00 	mov.w	ip, #0
 800a686:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800a68a:	e9cd 0900 	strd	r0, r9, [sp]
 800a68e:	6022      	str	r2, [r4, #0]
 800a690:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a694:	4628      	mov	r0, r5
 800a696:	f7ff fd51 	bl	800a13c <__cvt>
 800a69a:	4680      	mov	r8, r0
 800a69c:	e64a      	b.n	800a334 <_printf_float+0xec>
 800a69e:	bf00      	nop

0800a6a0 <_printf_common>:
 800a6a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6a4:	4691      	mov	r9, r2
 800a6a6:	461f      	mov	r7, r3
 800a6a8:	688a      	ldr	r2, [r1, #8]
 800a6aa:	690b      	ldr	r3, [r1, #16]
 800a6ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	bfb8      	it	lt
 800a6b4:	4613      	movlt	r3, r2
 800a6b6:	f8c9 3000 	str.w	r3, [r9]
 800a6ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6be:	4606      	mov	r6, r0
 800a6c0:	460c      	mov	r4, r1
 800a6c2:	b112      	cbz	r2, 800a6ca <_printf_common+0x2a>
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	f8c9 3000 	str.w	r3, [r9]
 800a6ca:	6823      	ldr	r3, [r4, #0]
 800a6cc:	0699      	lsls	r1, r3, #26
 800a6ce:	bf42      	ittt	mi
 800a6d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a6d4:	3302      	addmi	r3, #2
 800a6d6:	f8c9 3000 	strmi.w	r3, [r9]
 800a6da:	6825      	ldr	r5, [r4, #0]
 800a6dc:	f015 0506 	ands.w	r5, r5, #6
 800a6e0:	d107      	bne.n	800a6f2 <_printf_common+0x52>
 800a6e2:	f104 0a19 	add.w	sl, r4, #25
 800a6e6:	68e3      	ldr	r3, [r4, #12]
 800a6e8:	f8d9 2000 	ldr.w	r2, [r9]
 800a6ec:	1a9b      	subs	r3, r3, r2
 800a6ee:	42ab      	cmp	r3, r5
 800a6f0:	dc28      	bgt.n	800a744 <_printf_common+0xa4>
 800a6f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a6f6:	6822      	ldr	r2, [r4, #0]
 800a6f8:	3300      	adds	r3, #0
 800a6fa:	bf18      	it	ne
 800a6fc:	2301      	movne	r3, #1
 800a6fe:	0692      	lsls	r2, r2, #26
 800a700:	d42d      	bmi.n	800a75e <_printf_common+0xbe>
 800a702:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a706:	4639      	mov	r1, r7
 800a708:	4630      	mov	r0, r6
 800a70a:	47c0      	blx	r8
 800a70c:	3001      	adds	r0, #1
 800a70e:	d020      	beq.n	800a752 <_printf_common+0xb2>
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	68e5      	ldr	r5, [r4, #12]
 800a714:	f8d9 2000 	ldr.w	r2, [r9]
 800a718:	f003 0306 	and.w	r3, r3, #6
 800a71c:	2b04      	cmp	r3, #4
 800a71e:	bf08      	it	eq
 800a720:	1aad      	subeq	r5, r5, r2
 800a722:	68a3      	ldr	r3, [r4, #8]
 800a724:	6922      	ldr	r2, [r4, #16]
 800a726:	bf0c      	ite	eq
 800a728:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a72c:	2500      	movne	r5, #0
 800a72e:	4293      	cmp	r3, r2
 800a730:	bfc4      	itt	gt
 800a732:	1a9b      	subgt	r3, r3, r2
 800a734:	18ed      	addgt	r5, r5, r3
 800a736:	f04f 0900 	mov.w	r9, #0
 800a73a:	341a      	adds	r4, #26
 800a73c:	454d      	cmp	r5, r9
 800a73e:	d11a      	bne.n	800a776 <_printf_common+0xd6>
 800a740:	2000      	movs	r0, #0
 800a742:	e008      	b.n	800a756 <_printf_common+0xb6>
 800a744:	2301      	movs	r3, #1
 800a746:	4652      	mov	r2, sl
 800a748:	4639      	mov	r1, r7
 800a74a:	4630      	mov	r0, r6
 800a74c:	47c0      	blx	r8
 800a74e:	3001      	adds	r0, #1
 800a750:	d103      	bne.n	800a75a <_printf_common+0xba>
 800a752:	f04f 30ff 	mov.w	r0, #4294967295
 800a756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a75a:	3501      	adds	r5, #1
 800a75c:	e7c3      	b.n	800a6e6 <_printf_common+0x46>
 800a75e:	18e1      	adds	r1, r4, r3
 800a760:	1c5a      	adds	r2, r3, #1
 800a762:	2030      	movs	r0, #48	; 0x30
 800a764:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a768:	4422      	add	r2, r4
 800a76a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a76e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a772:	3302      	adds	r3, #2
 800a774:	e7c5      	b.n	800a702 <_printf_common+0x62>
 800a776:	2301      	movs	r3, #1
 800a778:	4622      	mov	r2, r4
 800a77a:	4639      	mov	r1, r7
 800a77c:	4630      	mov	r0, r6
 800a77e:	47c0      	blx	r8
 800a780:	3001      	adds	r0, #1
 800a782:	d0e6      	beq.n	800a752 <_printf_common+0xb2>
 800a784:	f109 0901 	add.w	r9, r9, #1
 800a788:	e7d8      	b.n	800a73c <_printf_common+0x9c>
	...

0800a78c <_printf_i>:
 800a78c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a790:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a794:	460c      	mov	r4, r1
 800a796:	7e09      	ldrb	r1, [r1, #24]
 800a798:	b085      	sub	sp, #20
 800a79a:	296e      	cmp	r1, #110	; 0x6e
 800a79c:	4617      	mov	r7, r2
 800a79e:	4606      	mov	r6, r0
 800a7a0:	4698      	mov	r8, r3
 800a7a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7a4:	f000 80b3 	beq.w	800a90e <_printf_i+0x182>
 800a7a8:	d822      	bhi.n	800a7f0 <_printf_i+0x64>
 800a7aa:	2963      	cmp	r1, #99	; 0x63
 800a7ac:	d036      	beq.n	800a81c <_printf_i+0x90>
 800a7ae:	d80a      	bhi.n	800a7c6 <_printf_i+0x3a>
 800a7b0:	2900      	cmp	r1, #0
 800a7b2:	f000 80b9 	beq.w	800a928 <_printf_i+0x19c>
 800a7b6:	2958      	cmp	r1, #88	; 0x58
 800a7b8:	f000 8083 	beq.w	800a8c2 <_printf_i+0x136>
 800a7bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a7c4:	e032      	b.n	800a82c <_printf_i+0xa0>
 800a7c6:	2964      	cmp	r1, #100	; 0x64
 800a7c8:	d001      	beq.n	800a7ce <_printf_i+0x42>
 800a7ca:	2969      	cmp	r1, #105	; 0x69
 800a7cc:	d1f6      	bne.n	800a7bc <_printf_i+0x30>
 800a7ce:	6820      	ldr	r0, [r4, #0]
 800a7d0:	6813      	ldr	r3, [r2, #0]
 800a7d2:	0605      	lsls	r5, r0, #24
 800a7d4:	f103 0104 	add.w	r1, r3, #4
 800a7d8:	d52a      	bpl.n	800a830 <_printf_i+0xa4>
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6011      	str	r1, [r2, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	da03      	bge.n	800a7ea <_printf_i+0x5e>
 800a7e2:	222d      	movs	r2, #45	; 0x2d
 800a7e4:	425b      	negs	r3, r3
 800a7e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a7ea:	486f      	ldr	r0, [pc, #444]	; (800a9a8 <_printf_i+0x21c>)
 800a7ec:	220a      	movs	r2, #10
 800a7ee:	e039      	b.n	800a864 <_printf_i+0xd8>
 800a7f0:	2973      	cmp	r1, #115	; 0x73
 800a7f2:	f000 809d 	beq.w	800a930 <_printf_i+0x1a4>
 800a7f6:	d808      	bhi.n	800a80a <_printf_i+0x7e>
 800a7f8:	296f      	cmp	r1, #111	; 0x6f
 800a7fa:	d020      	beq.n	800a83e <_printf_i+0xb2>
 800a7fc:	2970      	cmp	r1, #112	; 0x70
 800a7fe:	d1dd      	bne.n	800a7bc <_printf_i+0x30>
 800a800:	6823      	ldr	r3, [r4, #0]
 800a802:	f043 0320 	orr.w	r3, r3, #32
 800a806:	6023      	str	r3, [r4, #0]
 800a808:	e003      	b.n	800a812 <_printf_i+0x86>
 800a80a:	2975      	cmp	r1, #117	; 0x75
 800a80c:	d017      	beq.n	800a83e <_printf_i+0xb2>
 800a80e:	2978      	cmp	r1, #120	; 0x78
 800a810:	d1d4      	bne.n	800a7bc <_printf_i+0x30>
 800a812:	2378      	movs	r3, #120	; 0x78
 800a814:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a818:	4864      	ldr	r0, [pc, #400]	; (800a9ac <_printf_i+0x220>)
 800a81a:	e055      	b.n	800a8c8 <_printf_i+0x13c>
 800a81c:	6813      	ldr	r3, [r2, #0]
 800a81e:	1d19      	adds	r1, r3, #4
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	6011      	str	r1, [r2, #0]
 800a824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a82c:	2301      	movs	r3, #1
 800a82e:	e08c      	b.n	800a94a <_printf_i+0x1be>
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	6011      	str	r1, [r2, #0]
 800a834:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a838:	bf18      	it	ne
 800a83a:	b21b      	sxthne	r3, r3
 800a83c:	e7cf      	b.n	800a7de <_printf_i+0x52>
 800a83e:	6813      	ldr	r3, [r2, #0]
 800a840:	6825      	ldr	r5, [r4, #0]
 800a842:	1d18      	adds	r0, r3, #4
 800a844:	6010      	str	r0, [r2, #0]
 800a846:	0628      	lsls	r0, r5, #24
 800a848:	d501      	bpl.n	800a84e <_printf_i+0xc2>
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	e002      	b.n	800a854 <_printf_i+0xc8>
 800a84e:	0668      	lsls	r0, r5, #25
 800a850:	d5fb      	bpl.n	800a84a <_printf_i+0xbe>
 800a852:	881b      	ldrh	r3, [r3, #0]
 800a854:	4854      	ldr	r0, [pc, #336]	; (800a9a8 <_printf_i+0x21c>)
 800a856:	296f      	cmp	r1, #111	; 0x6f
 800a858:	bf14      	ite	ne
 800a85a:	220a      	movne	r2, #10
 800a85c:	2208      	moveq	r2, #8
 800a85e:	2100      	movs	r1, #0
 800a860:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a864:	6865      	ldr	r5, [r4, #4]
 800a866:	60a5      	str	r5, [r4, #8]
 800a868:	2d00      	cmp	r5, #0
 800a86a:	f2c0 8095 	blt.w	800a998 <_printf_i+0x20c>
 800a86e:	6821      	ldr	r1, [r4, #0]
 800a870:	f021 0104 	bic.w	r1, r1, #4
 800a874:	6021      	str	r1, [r4, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d13d      	bne.n	800a8f6 <_printf_i+0x16a>
 800a87a:	2d00      	cmp	r5, #0
 800a87c:	f040 808e 	bne.w	800a99c <_printf_i+0x210>
 800a880:	4665      	mov	r5, ip
 800a882:	2a08      	cmp	r2, #8
 800a884:	d10b      	bne.n	800a89e <_printf_i+0x112>
 800a886:	6823      	ldr	r3, [r4, #0]
 800a888:	07db      	lsls	r3, r3, #31
 800a88a:	d508      	bpl.n	800a89e <_printf_i+0x112>
 800a88c:	6923      	ldr	r3, [r4, #16]
 800a88e:	6862      	ldr	r2, [r4, #4]
 800a890:	429a      	cmp	r2, r3
 800a892:	bfde      	ittt	le
 800a894:	2330      	movle	r3, #48	; 0x30
 800a896:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a89a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a89e:	ebac 0305 	sub.w	r3, ip, r5
 800a8a2:	6123      	str	r3, [r4, #16]
 800a8a4:	f8cd 8000 	str.w	r8, [sp]
 800a8a8:	463b      	mov	r3, r7
 800a8aa:	aa03      	add	r2, sp, #12
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f7ff fef6 	bl	800a6a0 <_printf_common>
 800a8b4:	3001      	adds	r0, #1
 800a8b6:	d14d      	bne.n	800a954 <_printf_i+0x1c8>
 800a8b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8bc:	b005      	add	sp, #20
 800a8be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8c2:	4839      	ldr	r0, [pc, #228]	; (800a9a8 <_printf_i+0x21c>)
 800a8c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a8c8:	6813      	ldr	r3, [r2, #0]
 800a8ca:	6821      	ldr	r1, [r4, #0]
 800a8cc:	1d1d      	adds	r5, r3, #4
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	6015      	str	r5, [r2, #0]
 800a8d2:	060a      	lsls	r2, r1, #24
 800a8d4:	d50b      	bpl.n	800a8ee <_printf_i+0x162>
 800a8d6:	07ca      	lsls	r2, r1, #31
 800a8d8:	bf44      	itt	mi
 800a8da:	f041 0120 	orrmi.w	r1, r1, #32
 800a8de:	6021      	strmi	r1, [r4, #0]
 800a8e0:	b91b      	cbnz	r3, 800a8ea <_printf_i+0x15e>
 800a8e2:	6822      	ldr	r2, [r4, #0]
 800a8e4:	f022 0220 	bic.w	r2, r2, #32
 800a8e8:	6022      	str	r2, [r4, #0]
 800a8ea:	2210      	movs	r2, #16
 800a8ec:	e7b7      	b.n	800a85e <_printf_i+0xd2>
 800a8ee:	064d      	lsls	r5, r1, #25
 800a8f0:	bf48      	it	mi
 800a8f2:	b29b      	uxthmi	r3, r3
 800a8f4:	e7ef      	b.n	800a8d6 <_printf_i+0x14a>
 800a8f6:	4665      	mov	r5, ip
 800a8f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a8fc:	fb02 3311 	mls	r3, r2, r1, r3
 800a900:	5cc3      	ldrb	r3, [r0, r3]
 800a902:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a906:	460b      	mov	r3, r1
 800a908:	2900      	cmp	r1, #0
 800a90a:	d1f5      	bne.n	800a8f8 <_printf_i+0x16c>
 800a90c:	e7b9      	b.n	800a882 <_printf_i+0xf6>
 800a90e:	6813      	ldr	r3, [r2, #0]
 800a910:	6825      	ldr	r5, [r4, #0]
 800a912:	6961      	ldr	r1, [r4, #20]
 800a914:	1d18      	adds	r0, r3, #4
 800a916:	6010      	str	r0, [r2, #0]
 800a918:	0628      	lsls	r0, r5, #24
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	d501      	bpl.n	800a922 <_printf_i+0x196>
 800a91e:	6019      	str	r1, [r3, #0]
 800a920:	e002      	b.n	800a928 <_printf_i+0x19c>
 800a922:	066a      	lsls	r2, r5, #25
 800a924:	d5fb      	bpl.n	800a91e <_printf_i+0x192>
 800a926:	8019      	strh	r1, [r3, #0]
 800a928:	2300      	movs	r3, #0
 800a92a:	6123      	str	r3, [r4, #16]
 800a92c:	4665      	mov	r5, ip
 800a92e:	e7b9      	b.n	800a8a4 <_printf_i+0x118>
 800a930:	6813      	ldr	r3, [r2, #0]
 800a932:	1d19      	adds	r1, r3, #4
 800a934:	6011      	str	r1, [r2, #0]
 800a936:	681d      	ldr	r5, [r3, #0]
 800a938:	6862      	ldr	r2, [r4, #4]
 800a93a:	2100      	movs	r1, #0
 800a93c:	4628      	mov	r0, r5
 800a93e:	f7f5 fd37 	bl	80003b0 <memchr>
 800a942:	b108      	cbz	r0, 800a948 <_printf_i+0x1bc>
 800a944:	1b40      	subs	r0, r0, r5
 800a946:	6060      	str	r0, [r4, #4]
 800a948:	6863      	ldr	r3, [r4, #4]
 800a94a:	6123      	str	r3, [r4, #16]
 800a94c:	2300      	movs	r3, #0
 800a94e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a952:	e7a7      	b.n	800a8a4 <_printf_i+0x118>
 800a954:	6923      	ldr	r3, [r4, #16]
 800a956:	462a      	mov	r2, r5
 800a958:	4639      	mov	r1, r7
 800a95a:	4630      	mov	r0, r6
 800a95c:	47c0      	blx	r8
 800a95e:	3001      	adds	r0, #1
 800a960:	d0aa      	beq.n	800a8b8 <_printf_i+0x12c>
 800a962:	6823      	ldr	r3, [r4, #0]
 800a964:	079b      	lsls	r3, r3, #30
 800a966:	d413      	bmi.n	800a990 <_printf_i+0x204>
 800a968:	68e0      	ldr	r0, [r4, #12]
 800a96a:	9b03      	ldr	r3, [sp, #12]
 800a96c:	4298      	cmp	r0, r3
 800a96e:	bfb8      	it	lt
 800a970:	4618      	movlt	r0, r3
 800a972:	e7a3      	b.n	800a8bc <_printf_i+0x130>
 800a974:	2301      	movs	r3, #1
 800a976:	464a      	mov	r2, r9
 800a978:	4639      	mov	r1, r7
 800a97a:	4630      	mov	r0, r6
 800a97c:	47c0      	blx	r8
 800a97e:	3001      	adds	r0, #1
 800a980:	d09a      	beq.n	800a8b8 <_printf_i+0x12c>
 800a982:	3501      	adds	r5, #1
 800a984:	68e3      	ldr	r3, [r4, #12]
 800a986:	9a03      	ldr	r2, [sp, #12]
 800a988:	1a9b      	subs	r3, r3, r2
 800a98a:	42ab      	cmp	r3, r5
 800a98c:	dcf2      	bgt.n	800a974 <_printf_i+0x1e8>
 800a98e:	e7eb      	b.n	800a968 <_printf_i+0x1dc>
 800a990:	2500      	movs	r5, #0
 800a992:	f104 0919 	add.w	r9, r4, #25
 800a996:	e7f5      	b.n	800a984 <_printf_i+0x1f8>
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d1ac      	bne.n	800a8f6 <_printf_i+0x16a>
 800a99c:	7803      	ldrb	r3, [r0, #0]
 800a99e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9a6:	e76c      	b.n	800a882 <_printf_i+0xf6>
 800a9a8:	08012b6c 	.word	0x08012b6c
 800a9ac:	08012b7d 	.word	0x08012b7d

0800a9b0 <siprintf>:
 800a9b0:	b40e      	push	{r1, r2, r3}
 800a9b2:	b500      	push	{lr}
 800a9b4:	b09c      	sub	sp, #112	; 0x70
 800a9b6:	ab1d      	add	r3, sp, #116	; 0x74
 800a9b8:	9002      	str	r0, [sp, #8]
 800a9ba:	9006      	str	r0, [sp, #24]
 800a9bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a9c0:	4809      	ldr	r0, [pc, #36]	; (800a9e8 <siprintf+0x38>)
 800a9c2:	9107      	str	r1, [sp, #28]
 800a9c4:	9104      	str	r1, [sp, #16]
 800a9c6:	4909      	ldr	r1, [pc, #36]	; (800a9ec <siprintf+0x3c>)
 800a9c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9cc:	9105      	str	r1, [sp, #20]
 800a9ce:	6800      	ldr	r0, [r0, #0]
 800a9d0:	9301      	str	r3, [sp, #4]
 800a9d2:	a902      	add	r1, sp, #8
 800a9d4:	f001 f9f8 	bl	800bdc8 <_svfiprintf_r>
 800a9d8:	9b02      	ldr	r3, [sp, #8]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	701a      	strb	r2, [r3, #0]
 800a9de:	b01c      	add	sp, #112	; 0x70
 800a9e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9e4:	b003      	add	sp, #12
 800a9e6:	4770      	bx	lr
 800a9e8:	24000204 	.word	0x24000204
 800a9ec:	ffff0208 	.word	0xffff0208

0800a9f0 <strcpy>:
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a9f6:	f803 2b01 	strb.w	r2, [r3], #1
 800a9fa:	2a00      	cmp	r2, #0
 800a9fc:	d1f9      	bne.n	800a9f2 <strcpy+0x2>
 800a9fe:	4770      	bx	lr

0800aa00 <quorem>:
 800aa00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa04:	6903      	ldr	r3, [r0, #16]
 800aa06:	690c      	ldr	r4, [r1, #16]
 800aa08:	42a3      	cmp	r3, r4
 800aa0a:	4680      	mov	r8, r0
 800aa0c:	f2c0 8082 	blt.w	800ab14 <quorem+0x114>
 800aa10:	3c01      	subs	r4, #1
 800aa12:	f101 0714 	add.w	r7, r1, #20
 800aa16:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800aa1a:	f100 0614 	add.w	r6, r0, #20
 800aa1e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800aa22:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800aa26:	eb06 030c 	add.w	r3, r6, ip
 800aa2a:	3501      	adds	r5, #1
 800aa2c:	eb07 090c 	add.w	r9, r7, ip
 800aa30:	9301      	str	r3, [sp, #4]
 800aa32:	fbb0 f5f5 	udiv	r5, r0, r5
 800aa36:	b395      	cbz	r5, 800aa9e <quorem+0x9e>
 800aa38:	f04f 0a00 	mov.w	sl, #0
 800aa3c:	4638      	mov	r0, r7
 800aa3e:	46b6      	mov	lr, r6
 800aa40:	46d3      	mov	fp, sl
 800aa42:	f850 2b04 	ldr.w	r2, [r0], #4
 800aa46:	b293      	uxth	r3, r2
 800aa48:	fb05 a303 	mla	r3, r5, r3, sl
 800aa4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	ebab 0303 	sub.w	r3, fp, r3
 800aa56:	0c12      	lsrs	r2, r2, #16
 800aa58:	f8de b000 	ldr.w	fp, [lr]
 800aa5c:	fb05 a202 	mla	r2, r5, r2, sl
 800aa60:	fa13 f38b 	uxtah	r3, r3, fp
 800aa64:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800aa68:	fa1f fb82 	uxth.w	fp, r2
 800aa6c:	f8de 2000 	ldr.w	r2, [lr]
 800aa70:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800aa74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa7e:	4581      	cmp	r9, r0
 800aa80:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800aa84:	f84e 3b04 	str.w	r3, [lr], #4
 800aa88:	d2db      	bcs.n	800aa42 <quorem+0x42>
 800aa8a:	f856 300c 	ldr.w	r3, [r6, ip]
 800aa8e:	b933      	cbnz	r3, 800aa9e <quorem+0x9e>
 800aa90:	9b01      	ldr	r3, [sp, #4]
 800aa92:	3b04      	subs	r3, #4
 800aa94:	429e      	cmp	r6, r3
 800aa96:	461a      	mov	r2, r3
 800aa98:	d330      	bcc.n	800aafc <quorem+0xfc>
 800aa9a:	f8c8 4010 	str.w	r4, [r8, #16]
 800aa9e:	4640      	mov	r0, r8
 800aaa0:	f000 ffbc 	bl	800ba1c <__mcmp>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	db25      	blt.n	800aaf4 <quorem+0xf4>
 800aaa8:	3501      	adds	r5, #1
 800aaaa:	4630      	mov	r0, r6
 800aaac:	f04f 0c00 	mov.w	ip, #0
 800aab0:	f857 2b04 	ldr.w	r2, [r7], #4
 800aab4:	f8d0 e000 	ldr.w	lr, [r0]
 800aab8:	b293      	uxth	r3, r2
 800aaba:	ebac 0303 	sub.w	r3, ip, r3
 800aabe:	0c12      	lsrs	r2, r2, #16
 800aac0:	fa13 f38e 	uxtah	r3, r3, lr
 800aac4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aac8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aacc:	b29b      	uxth	r3, r3
 800aace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aad2:	45b9      	cmp	r9, r7
 800aad4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aad8:	f840 3b04 	str.w	r3, [r0], #4
 800aadc:	d2e8      	bcs.n	800aab0 <quorem+0xb0>
 800aade:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800aae2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800aae6:	b92a      	cbnz	r2, 800aaf4 <quorem+0xf4>
 800aae8:	3b04      	subs	r3, #4
 800aaea:	429e      	cmp	r6, r3
 800aaec:	461a      	mov	r2, r3
 800aaee:	d30b      	bcc.n	800ab08 <quorem+0x108>
 800aaf0:	f8c8 4010 	str.w	r4, [r8, #16]
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	b003      	add	sp, #12
 800aaf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafc:	6812      	ldr	r2, [r2, #0]
 800aafe:	3b04      	subs	r3, #4
 800ab00:	2a00      	cmp	r2, #0
 800ab02:	d1ca      	bne.n	800aa9a <quorem+0x9a>
 800ab04:	3c01      	subs	r4, #1
 800ab06:	e7c5      	b.n	800aa94 <quorem+0x94>
 800ab08:	6812      	ldr	r2, [r2, #0]
 800ab0a:	3b04      	subs	r3, #4
 800ab0c:	2a00      	cmp	r2, #0
 800ab0e:	d1ef      	bne.n	800aaf0 <quorem+0xf0>
 800ab10:	3c01      	subs	r4, #1
 800ab12:	e7ea      	b.n	800aaea <quorem+0xea>
 800ab14:	2000      	movs	r0, #0
 800ab16:	e7ee      	b.n	800aaf6 <quorem+0xf6>

0800ab18 <_dtoa_r>:
 800ab18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1c:	ec57 6b10 	vmov	r6, r7, d0
 800ab20:	b095      	sub	sp, #84	; 0x54
 800ab22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab24:	9108      	str	r1, [sp, #32]
 800ab26:	4604      	mov	r4, r0
 800ab28:	920a      	str	r2, [sp, #40]	; 0x28
 800ab2a:	9311      	str	r3, [sp, #68]	; 0x44
 800ab2c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800ab30:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ab34:	b93d      	cbnz	r5, 800ab46 <_dtoa_r+0x2e>
 800ab36:	2010      	movs	r0, #16
 800ab38:	f000 fd48 	bl	800b5cc <malloc>
 800ab3c:	6260      	str	r0, [r4, #36]	; 0x24
 800ab3e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ab42:	6005      	str	r5, [r0, #0]
 800ab44:	60c5      	str	r5, [r0, #12]
 800ab46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab48:	6819      	ldr	r1, [r3, #0]
 800ab4a:	b151      	cbz	r1, 800ab62 <_dtoa_r+0x4a>
 800ab4c:	685a      	ldr	r2, [r3, #4]
 800ab4e:	604a      	str	r2, [r1, #4]
 800ab50:	2301      	movs	r3, #1
 800ab52:	4093      	lsls	r3, r2
 800ab54:	608b      	str	r3, [r1, #8]
 800ab56:	4620      	mov	r0, r4
 800ab58:	f000 fd7f 	bl	800b65a <_Bfree>
 800ab5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab5e:	2200      	movs	r2, #0
 800ab60:	601a      	str	r2, [r3, #0]
 800ab62:	1e3b      	subs	r3, r7, #0
 800ab64:	bfb9      	ittee	lt
 800ab66:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ab6a:	9303      	strlt	r3, [sp, #12]
 800ab6c:	2300      	movge	r3, #0
 800ab6e:	f8c8 3000 	strge.w	r3, [r8]
 800ab72:	9d03      	ldr	r5, [sp, #12]
 800ab74:	4bac      	ldr	r3, [pc, #688]	; (800ae28 <_dtoa_r+0x310>)
 800ab76:	bfbc      	itt	lt
 800ab78:	2201      	movlt	r2, #1
 800ab7a:	f8c8 2000 	strlt.w	r2, [r8]
 800ab7e:	43ab      	bics	r3, r5
 800ab80:	d11b      	bne.n	800abba <_dtoa_r+0xa2>
 800ab82:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab84:	f242 730f 	movw	r3, #9999	; 0x270f
 800ab88:	6013      	str	r3, [r2, #0]
 800ab8a:	9b02      	ldr	r3, [sp, #8]
 800ab8c:	b923      	cbnz	r3, 800ab98 <_dtoa_r+0x80>
 800ab8e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ab92:	2d00      	cmp	r5, #0
 800ab94:	f000 84dd 	beq.w	800b552 <_dtoa_r+0xa3a>
 800ab98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab9a:	b953      	cbnz	r3, 800abb2 <_dtoa_r+0x9a>
 800ab9c:	4ba3      	ldr	r3, [pc, #652]	; (800ae2c <_dtoa_r+0x314>)
 800ab9e:	e020      	b.n	800abe2 <_dtoa_r+0xca>
 800aba0:	4ba3      	ldr	r3, [pc, #652]	; (800ae30 <_dtoa_r+0x318>)
 800aba2:	9304      	str	r3, [sp, #16]
 800aba4:	3308      	adds	r3, #8
 800aba6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800aba8:	6013      	str	r3, [r2, #0]
 800abaa:	9804      	ldr	r0, [sp, #16]
 800abac:	b015      	add	sp, #84	; 0x54
 800abae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abb2:	4b9e      	ldr	r3, [pc, #632]	; (800ae2c <_dtoa_r+0x314>)
 800abb4:	9304      	str	r3, [sp, #16]
 800abb6:	3303      	adds	r3, #3
 800abb8:	e7f5      	b.n	800aba6 <_dtoa_r+0x8e>
 800abba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800abbe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800abc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc6:	ed8d 7b04 	vstr	d7, [sp, #16]
 800abca:	d10c      	bne.n	800abe6 <_dtoa_r+0xce>
 800abcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800abce:	2301      	movs	r3, #1
 800abd0:	6013      	str	r3, [r2, #0]
 800abd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	f000 84b9 	beq.w	800b54c <_dtoa_r+0xa34>
 800abda:	4b96      	ldr	r3, [pc, #600]	; (800ae34 <_dtoa_r+0x31c>)
 800abdc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800abde:	6013      	str	r3, [r2, #0]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	9304      	str	r3, [sp, #16]
 800abe4:	e7e1      	b.n	800abaa <_dtoa_r+0x92>
 800abe6:	a913      	add	r1, sp, #76	; 0x4c
 800abe8:	aa12      	add	r2, sp, #72	; 0x48
 800abea:	ed9d 0b04 	vldr	d0, [sp, #16]
 800abee:	4620      	mov	r0, r4
 800abf0:	f000 ff8b 	bl	800bb0a <__d2b>
 800abf4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800abf8:	9001      	str	r0, [sp, #4]
 800abfa:	9912      	ldr	r1, [sp, #72]	; 0x48
 800abfc:	2e00      	cmp	r6, #0
 800abfe:	d046      	beq.n	800ac8e <_dtoa_r+0x176>
 800ac00:	9805      	ldr	r0, [sp, #20]
 800ac02:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800ac06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac0a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800ac0e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ac12:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 800ac16:	2700      	movs	r7, #0
 800ac18:	ee07 aa90 	vmov	s15, sl
 800ac1c:	ec43 2b16 	vmov	d6, r2, r3
 800ac20:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ac24:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 800ae10 <_dtoa_r+0x2f8>
 800ac28:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800ac2c:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ac30:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800ae18 <_dtoa_r+0x300>
 800ac34:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ac38:	eeb0 7b46 	vmov.f64	d7, d6
 800ac3c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800ae20 <_dtoa_r+0x308>
 800ac40:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ac44:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ac48:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ac4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac50:	ee16 ba90 	vmov	fp, s13
 800ac54:	d508      	bpl.n	800ac68 <_dtoa_r+0x150>
 800ac56:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ac5a:	eeb4 6b47 	vcmp.f64	d6, d7
 800ac5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac62:	bf18      	it	ne
 800ac64:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800ac68:	f1bb 0f16 	cmp.w	fp, #22
 800ac6c:	d834      	bhi.n	800acd8 <_dtoa_r+0x1c0>
 800ac6e:	4b72      	ldr	r3, [pc, #456]	; (800ae38 <_dtoa_r+0x320>)
 800ac70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac74:	ed93 7b00 	vldr	d7, [r3]
 800ac78:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ac7c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ac80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac84:	dd01      	ble.n	800ac8a <_dtoa_r+0x172>
 800ac86:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	e025      	b.n	800acda <_dtoa_r+0x1c2>
 800ac8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac90:	eb01 0a03 	add.w	sl, r1, r3
 800ac94:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 800ac98:	2b20      	cmp	r3, #32
 800ac9a:	dd17      	ble.n	800accc <_dtoa_r+0x1b4>
 800ac9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800aca0:	9a02      	ldr	r2, [sp, #8]
 800aca2:	409d      	lsls	r5, r3
 800aca4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 800aca8:	fa22 f303 	lsr.w	r3, r2, r3
 800acac:	432b      	orrs	r3, r5
 800acae:	ee07 3a90 	vmov	s15, r3
 800acb2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800acb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800acba:	ed8d 7b04 	vstr	d7, [sp, #16]
 800acbe:	9805      	ldr	r0, [sp, #20]
 800acc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acc4:	2701      	movs	r7, #1
 800acc6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800acca:	e7a5      	b.n	800ac18 <_dtoa_r+0x100>
 800accc:	9a02      	ldr	r2, [sp, #8]
 800acce:	f1c3 0320 	rsb	r3, r3, #32
 800acd2:	fa02 f303 	lsl.w	r3, r2, r3
 800acd6:	e7ea      	b.n	800acae <_dtoa_r+0x196>
 800acd8:	2301      	movs	r3, #1
 800acda:	eba1 0a0a 	sub.w	sl, r1, sl
 800acde:	9310      	str	r3, [sp, #64]	; 0x40
 800ace0:	f1ba 0301 	subs.w	r3, sl, #1
 800ace4:	9307      	str	r3, [sp, #28]
 800ace6:	bf43      	ittte	mi
 800ace8:	2300      	movmi	r3, #0
 800acea:	f1ca 0a01 	rsbmi	sl, sl, #1
 800acee:	9307      	strmi	r3, [sp, #28]
 800acf0:	f04f 0a00 	movpl.w	sl, #0
 800acf4:	f1bb 0f00 	cmp.w	fp, #0
 800acf8:	db19      	blt.n	800ad2e <_dtoa_r+0x216>
 800acfa:	9b07      	ldr	r3, [sp, #28]
 800acfc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ad00:	445b      	add	r3, fp
 800ad02:	9307      	str	r3, [sp, #28]
 800ad04:	f04f 0800 	mov.w	r8, #0
 800ad08:	9b08      	ldr	r3, [sp, #32]
 800ad0a:	2b09      	cmp	r3, #9
 800ad0c:	d866      	bhi.n	800addc <_dtoa_r+0x2c4>
 800ad0e:	2b05      	cmp	r3, #5
 800ad10:	bfc4      	itt	gt
 800ad12:	3b04      	subgt	r3, #4
 800ad14:	9308      	strgt	r3, [sp, #32]
 800ad16:	9b08      	ldr	r3, [sp, #32]
 800ad18:	f1a3 0302 	sub.w	r3, r3, #2
 800ad1c:	bfcc      	ite	gt
 800ad1e:	2500      	movgt	r5, #0
 800ad20:	2501      	movle	r5, #1
 800ad22:	2b03      	cmp	r3, #3
 800ad24:	d866      	bhi.n	800adf4 <_dtoa_r+0x2dc>
 800ad26:	e8df f003 	tbb	[pc, r3]
 800ad2a:	5755      	.short	0x5755
 800ad2c:	4909      	.short	0x4909
 800ad2e:	2300      	movs	r3, #0
 800ad30:	ebaa 0a0b 	sub.w	sl, sl, fp
 800ad34:	f1cb 0800 	rsb	r8, fp, #0
 800ad38:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad3a:	e7e5      	b.n	800ad08 <_dtoa_r+0x1f0>
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	9309      	str	r3, [sp, #36]	; 0x24
 800ad40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	dd59      	ble.n	800adfa <_dtoa_r+0x2e2>
 800ad46:	9306      	str	r3, [sp, #24]
 800ad48:	4699      	mov	r9, r3
 800ad4a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	6072      	str	r2, [r6, #4]
 800ad50:	2204      	movs	r2, #4
 800ad52:	f102 0014 	add.w	r0, r2, #20
 800ad56:	4298      	cmp	r0, r3
 800ad58:	6871      	ldr	r1, [r6, #4]
 800ad5a:	d953      	bls.n	800ae04 <_dtoa_r+0x2ec>
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	f000 fc48 	bl	800b5f2 <_Balloc>
 800ad62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad64:	6030      	str	r0, [r6, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	9304      	str	r3, [sp, #16]
 800ad6a:	f1b9 0f0e 	cmp.w	r9, #14
 800ad6e:	f200 80c2 	bhi.w	800aef6 <_dtoa_r+0x3de>
 800ad72:	2d00      	cmp	r5, #0
 800ad74:	f000 80bf 	beq.w	800aef6 <_dtoa_r+0x3de>
 800ad78:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ad7c:	f1bb 0f00 	cmp.w	fp, #0
 800ad80:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800ad84:	f340 80e6 	ble.w	800af54 <_dtoa_r+0x43c>
 800ad88:	4a2b      	ldr	r2, [pc, #172]	; (800ae38 <_dtoa_r+0x320>)
 800ad8a:	f00b 030f 	and.w	r3, fp, #15
 800ad8e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ad92:	ed93 7b00 	vldr	d7, [r3]
 800ad96:	ea4f 132b 	mov.w	r3, fp, asr #4
 800ad9a:	06da      	lsls	r2, r3, #27
 800ad9c:	f140 80d8 	bpl.w	800af50 <_dtoa_r+0x438>
 800ada0:	4a26      	ldr	r2, [pc, #152]	; (800ae3c <_dtoa_r+0x324>)
 800ada2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800ada6:	ed92 6b08 	vldr	d6, [r2, #32]
 800adaa:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800adae:	ed8d 6b02 	vstr	d6, [sp, #8]
 800adb2:	f003 030f 	and.w	r3, r3, #15
 800adb6:	2203      	movs	r2, #3
 800adb8:	4920      	ldr	r1, [pc, #128]	; (800ae3c <_dtoa_r+0x324>)
 800adba:	e04a      	b.n	800ae52 <_dtoa_r+0x33a>
 800adbc:	2301      	movs	r3, #1
 800adbe:	9309      	str	r3, [sp, #36]	; 0x24
 800adc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adc2:	445b      	add	r3, fp
 800adc4:	f103 0901 	add.w	r9, r3, #1
 800adc8:	9306      	str	r3, [sp, #24]
 800adca:	464b      	mov	r3, r9
 800adcc:	2b01      	cmp	r3, #1
 800adce:	bfb8      	it	lt
 800add0:	2301      	movlt	r3, #1
 800add2:	e7ba      	b.n	800ad4a <_dtoa_r+0x232>
 800add4:	2300      	movs	r3, #0
 800add6:	e7b2      	b.n	800ad3e <_dtoa_r+0x226>
 800add8:	2300      	movs	r3, #0
 800adda:	e7f0      	b.n	800adbe <_dtoa_r+0x2a6>
 800addc:	2501      	movs	r5, #1
 800adde:	2300      	movs	r3, #0
 800ade0:	e9cd 3508 	strd	r3, r5, [sp, #32]
 800ade4:	f04f 33ff 	mov.w	r3, #4294967295
 800ade8:	9306      	str	r3, [sp, #24]
 800adea:	4699      	mov	r9, r3
 800adec:	2200      	movs	r2, #0
 800adee:	2312      	movs	r3, #18
 800adf0:	920a      	str	r2, [sp, #40]	; 0x28
 800adf2:	e7aa      	b.n	800ad4a <_dtoa_r+0x232>
 800adf4:	2301      	movs	r3, #1
 800adf6:	9309      	str	r3, [sp, #36]	; 0x24
 800adf8:	e7f4      	b.n	800ade4 <_dtoa_r+0x2cc>
 800adfa:	2301      	movs	r3, #1
 800adfc:	9306      	str	r3, [sp, #24]
 800adfe:	4699      	mov	r9, r3
 800ae00:	461a      	mov	r2, r3
 800ae02:	e7f5      	b.n	800adf0 <_dtoa_r+0x2d8>
 800ae04:	3101      	adds	r1, #1
 800ae06:	6071      	str	r1, [r6, #4]
 800ae08:	0052      	lsls	r2, r2, #1
 800ae0a:	e7a2      	b.n	800ad52 <_dtoa_r+0x23a>
 800ae0c:	f3af 8000 	nop.w
 800ae10:	636f4361 	.word	0x636f4361
 800ae14:	3fd287a7 	.word	0x3fd287a7
 800ae18:	8b60c8b3 	.word	0x8b60c8b3
 800ae1c:	3fc68a28 	.word	0x3fc68a28
 800ae20:	509f79fb 	.word	0x509f79fb
 800ae24:	3fd34413 	.word	0x3fd34413
 800ae28:	7ff00000 	.word	0x7ff00000
 800ae2c:	08012b97 	.word	0x08012b97
 800ae30:	08012b8e 	.word	0x08012b8e
 800ae34:	08012dbd 	.word	0x08012dbd
 800ae38:	08012bc8 	.word	0x08012bc8
 800ae3c:	08012ba0 	.word	0x08012ba0
 800ae40:	07de      	lsls	r6, r3, #31
 800ae42:	d504      	bpl.n	800ae4e <_dtoa_r+0x336>
 800ae44:	ed91 6b00 	vldr	d6, [r1]
 800ae48:	3201      	adds	r2, #1
 800ae4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ae4e:	105b      	asrs	r3, r3, #1
 800ae50:	3108      	adds	r1, #8
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d1f4      	bne.n	800ae40 <_dtoa_r+0x328>
 800ae56:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ae5a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ae5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	f000 80a7 	beq.w	800afb8 <_dtoa_r+0x4a0>
 800ae6a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ae6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae72:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ae76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae7a:	f140 809d 	bpl.w	800afb8 <_dtoa_r+0x4a0>
 800ae7e:	f1b9 0f00 	cmp.w	r9, #0
 800ae82:	f000 8099 	beq.w	800afb8 <_dtoa_r+0x4a0>
 800ae86:	9b06      	ldr	r3, [sp, #24]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	dd30      	ble.n	800aeee <_dtoa_r+0x3d6>
 800ae8c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800ae90:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ae94:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae98:	9d06      	ldr	r5, [sp, #24]
 800ae9a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ae9e:	3201      	adds	r2, #1
 800aea0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aea4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800aea8:	ee07 2a90 	vmov	s15, r2
 800aeac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aeb0:	eea7 5b06 	vfma.f64	d5, d7, d6
 800aeb4:	ed8d 5b02 	vstr	d5, [sp, #8]
 800aeb8:	9a03      	ldr	r2, [sp, #12]
 800aeba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aebe:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 800aec2:	2d00      	cmp	r5, #0
 800aec4:	d17b      	bne.n	800afbe <_dtoa_r+0x4a6>
 800aec6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800aeca:	ee36 6b47 	vsub.f64	d6, d6, d7
 800aece:	ec41 0b17 	vmov	d7, r0, r1
 800aed2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeda:	f300 8253 	bgt.w	800b384 <_dtoa_r+0x86c>
 800aede:	eeb1 7b47 	vneg.f64	d7, d7
 800aee2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeea:	f100 8249 	bmi.w	800b380 <_dtoa_r+0x868>
 800aeee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800aef2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aef6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f2c0 8119 	blt.w	800b130 <_dtoa_r+0x618>
 800aefe:	f1bb 0f0e 	cmp.w	fp, #14
 800af02:	f300 8115 	bgt.w	800b130 <_dtoa_r+0x618>
 800af06:	4bc3      	ldr	r3, [pc, #780]	; (800b214 <_dtoa_r+0x6fc>)
 800af08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800af0c:	ed93 6b00 	vldr	d6, [r3]
 800af10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af12:	2b00      	cmp	r3, #0
 800af14:	f280 80ba 	bge.w	800b08c <_dtoa_r+0x574>
 800af18:	f1b9 0f00 	cmp.w	r9, #0
 800af1c:	f300 80b6 	bgt.w	800b08c <_dtoa_r+0x574>
 800af20:	f040 822d 	bne.w	800b37e <_dtoa_r+0x866>
 800af24:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800af28:	ee26 6b07 	vmul.f64	d6, d6, d7
 800af2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800af34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af38:	464d      	mov	r5, r9
 800af3a:	464f      	mov	r7, r9
 800af3c:	f280 8204 	bge.w	800b348 <_dtoa_r+0x830>
 800af40:	9b04      	ldr	r3, [sp, #16]
 800af42:	9a04      	ldr	r2, [sp, #16]
 800af44:	1c5e      	adds	r6, r3, #1
 800af46:	2331      	movs	r3, #49	; 0x31
 800af48:	7013      	strb	r3, [r2, #0]
 800af4a:	f10b 0b01 	add.w	fp, fp, #1
 800af4e:	e1ff      	b.n	800b350 <_dtoa_r+0x838>
 800af50:	2202      	movs	r2, #2
 800af52:	e731      	b.n	800adb8 <_dtoa_r+0x2a0>
 800af54:	d02e      	beq.n	800afb4 <_dtoa_r+0x49c>
 800af56:	f1cb 0300 	rsb	r3, fp, #0
 800af5a:	4aae      	ldr	r2, [pc, #696]	; (800b214 <_dtoa_r+0x6fc>)
 800af5c:	f003 010f 	and.w	r1, r3, #15
 800af60:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800af64:	ed92 7b00 	vldr	d7, [r2]
 800af68:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800af6c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800af70:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800af74:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 800af78:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800af7c:	49a6      	ldr	r1, [pc, #664]	; (800b218 <_dtoa_r+0x700>)
 800af7e:	111b      	asrs	r3, r3, #4
 800af80:	2000      	movs	r0, #0
 800af82:	2202      	movs	r2, #2
 800af84:	b93b      	cbnz	r3, 800af96 <_dtoa_r+0x47e>
 800af86:	2800      	cmp	r0, #0
 800af88:	f43f af6b 	beq.w	800ae62 <_dtoa_r+0x34a>
 800af8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af94:	e765      	b.n	800ae62 <_dtoa_r+0x34a>
 800af96:	07dd      	lsls	r5, r3, #31
 800af98:	d509      	bpl.n	800afae <_dtoa_r+0x496>
 800af9a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800af9e:	ed91 7b00 	vldr	d7, [r1]
 800afa2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800afa6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800afaa:	3201      	adds	r2, #1
 800afac:	2001      	movs	r0, #1
 800afae:	105b      	asrs	r3, r3, #1
 800afb0:	3108      	adds	r1, #8
 800afb2:	e7e7      	b.n	800af84 <_dtoa_r+0x46c>
 800afb4:	2202      	movs	r2, #2
 800afb6:	e754      	b.n	800ae62 <_dtoa_r+0x34a>
 800afb8:	465b      	mov	r3, fp
 800afba:	464d      	mov	r5, r9
 800afbc:	e770      	b.n	800aea0 <_dtoa_r+0x388>
 800afbe:	4a95      	ldr	r2, [pc, #596]	; (800b214 <_dtoa_r+0x6fc>)
 800afc0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800afc4:	ed12 4b02 	vldr	d4, [r2, #-8]
 800afc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afca:	ec41 0b17 	vmov	d7, r0, r1
 800afce:	b35a      	cbz	r2, 800b028 <_dtoa_r+0x510>
 800afd0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800afd4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800afd8:	9e04      	ldr	r6, [sp, #16]
 800afda:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800afde:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800afe2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800afe6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800afea:	ee14 2a90 	vmov	r2, s9
 800afee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aff2:	3230      	adds	r2, #48	; 0x30
 800aff4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aff8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800affc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b000:	f806 2b01 	strb.w	r2, [r6], #1
 800b004:	d43b      	bmi.n	800b07e <_dtoa_r+0x566>
 800b006:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b00a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b00e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b012:	d472      	bmi.n	800b0fa <_dtoa_r+0x5e2>
 800b014:	9a04      	ldr	r2, [sp, #16]
 800b016:	1ab2      	subs	r2, r6, r2
 800b018:	4295      	cmp	r5, r2
 800b01a:	f77f af68 	ble.w	800aeee <_dtoa_r+0x3d6>
 800b01e:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b022:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b026:	e7de      	b.n	800afe6 <_dtoa_r+0x4ce>
 800b028:	9a04      	ldr	r2, [sp, #16]
 800b02a:	ee24 7b07 	vmul.f64	d7, d4, d7
 800b02e:	1956      	adds	r6, r2, r5
 800b030:	4611      	mov	r1, r2
 800b032:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b036:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b03a:	ee14 2a90 	vmov	r2, s9
 800b03e:	3230      	adds	r2, #48	; 0x30
 800b040:	f801 2b01 	strb.w	r2, [r1], #1
 800b044:	42b1      	cmp	r1, r6
 800b046:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b04a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b04e:	d11a      	bne.n	800b086 <_dtoa_r+0x56e>
 800b050:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b054:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b058:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b060:	dc4b      	bgt.n	800b0fa <_dtoa_r+0x5e2>
 800b062:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b066:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b06e:	f57f af3e 	bpl.w	800aeee <_dtoa_r+0x3d6>
 800b072:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b076:	2a30      	cmp	r2, #48	; 0x30
 800b078:	f106 31ff 	add.w	r1, r6, #4294967295
 800b07c:	d001      	beq.n	800b082 <_dtoa_r+0x56a>
 800b07e:	469b      	mov	fp, r3
 800b080:	e02a      	b.n	800b0d8 <_dtoa_r+0x5c0>
 800b082:	460e      	mov	r6, r1
 800b084:	e7f5      	b.n	800b072 <_dtoa_r+0x55a>
 800b086:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b08a:	e7d4      	b.n	800b036 <_dtoa_r+0x51e>
 800b08c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b090:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b094:	9e04      	ldr	r6, [sp, #16]
 800b096:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b09a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b09e:	ee15 3a10 	vmov	r3, s10
 800b0a2:	3330      	adds	r3, #48	; 0x30
 800b0a4:	f806 3b01 	strb.w	r3, [r6], #1
 800b0a8:	9b04      	ldr	r3, [sp, #16]
 800b0aa:	1af3      	subs	r3, r6, r3
 800b0ac:	4599      	cmp	r9, r3
 800b0ae:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b0b2:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b0b6:	d133      	bne.n	800b120 <_dtoa_r+0x608>
 800b0b8:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b0bc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b0c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0c4:	dc18      	bgt.n	800b0f8 <_dtoa_r+0x5e0>
 800b0c6:	eeb4 7b46 	vcmp.f64	d7, d6
 800b0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0ce:	d103      	bne.n	800b0d8 <_dtoa_r+0x5c0>
 800b0d0:	ee15 3a10 	vmov	r3, s10
 800b0d4:	07db      	lsls	r3, r3, #31
 800b0d6:	d40f      	bmi.n	800b0f8 <_dtoa_r+0x5e0>
 800b0d8:	9901      	ldr	r1, [sp, #4]
 800b0da:	4620      	mov	r0, r4
 800b0dc:	f000 fabd 	bl	800b65a <_Bfree>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b0e4:	7033      	strb	r3, [r6, #0]
 800b0e6:	f10b 0301 	add.w	r3, fp, #1
 800b0ea:	6013      	str	r3, [r2, #0]
 800b0ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f43f ad5b 	beq.w	800abaa <_dtoa_r+0x92>
 800b0f4:	601e      	str	r6, [r3, #0]
 800b0f6:	e558      	b.n	800abaa <_dtoa_r+0x92>
 800b0f8:	465b      	mov	r3, fp
 800b0fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b0fe:	2939      	cmp	r1, #57	; 0x39
 800b100:	f106 32ff 	add.w	r2, r6, #4294967295
 800b104:	d106      	bne.n	800b114 <_dtoa_r+0x5fc>
 800b106:	9904      	ldr	r1, [sp, #16]
 800b108:	4291      	cmp	r1, r2
 800b10a:	d107      	bne.n	800b11c <_dtoa_r+0x604>
 800b10c:	2230      	movs	r2, #48	; 0x30
 800b10e:	700a      	strb	r2, [r1, #0]
 800b110:	3301      	adds	r3, #1
 800b112:	460a      	mov	r2, r1
 800b114:	7811      	ldrb	r1, [r2, #0]
 800b116:	3101      	adds	r1, #1
 800b118:	7011      	strb	r1, [r2, #0]
 800b11a:	e7b0      	b.n	800b07e <_dtoa_r+0x566>
 800b11c:	4616      	mov	r6, r2
 800b11e:	e7ec      	b.n	800b0fa <_dtoa_r+0x5e2>
 800b120:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b124:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b12c:	d1b3      	bne.n	800b096 <_dtoa_r+0x57e>
 800b12e:	e7d3      	b.n	800b0d8 <_dtoa_r+0x5c0>
 800b130:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b132:	2a00      	cmp	r2, #0
 800b134:	f000 808d 	beq.w	800b252 <_dtoa_r+0x73a>
 800b138:	9a08      	ldr	r2, [sp, #32]
 800b13a:	2a01      	cmp	r2, #1
 800b13c:	dc72      	bgt.n	800b224 <_dtoa_r+0x70c>
 800b13e:	2f00      	cmp	r7, #0
 800b140:	d06c      	beq.n	800b21c <_dtoa_r+0x704>
 800b142:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b146:	4645      	mov	r5, r8
 800b148:	4656      	mov	r6, sl
 800b14a:	9a07      	ldr	r2, [sp, #28]
 800b14c:	2101      	movs	r1, #1
 800b14e:	441a      	add	r2, r3
 800b150:	4620      	mov	r0, r4
 800b152:	449a      	add	sl, r3
 800b154:	9207      	str	r2, [sp, #28]
 800b156:	f000 fb20 	bl	800b79a <__i2b>
 800b15a:	4607      	mov	r7, r0
 800b15c:	2e00      	cmp	r6, #0
 800b15e:	dd0b      	ble.n	800b178 <_dtoa_r+0x660>
 800b160:	9b07      	ldr	r3, [sp, #28]
 800b162:	2b00      	cmp	r3, #0
 800b164:	dd08      	ble.n	800b178 <_dtoa_r+0x660>
 800b166:	42b3      	cmp	r3, r6
 800b168:	9a07      	ldr	r2, [sp, #28]
 800b16a:	bfa8      	it	ge
 800b16c:	4633      	movge	r3, r6
 800b16e:	ebaa 0a03 	sub.w	sl, sl, r3
 800b172:	1af6      	subs	r6, r6, r3
 800b174:	1ad3      	subs	r3, r2, r3
 800b176:	9307      	str	r3, [sp, #28]
 800b178:	f1b8 0f00 	cmp.w	r8, #0
 800b17c:	d01d      	beq.n	800b1ba <_dtoa_r+0x6a2>
 800b17e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b180:	2b00      	cmp	r3, #0
 800b182:	d06a      	beq.n	800b25a <_dtoa_r+0x742>
 800b184:	b18d      	cbz	r5, 800b1aa <_dtoa_r+0x692>
 800b186:	4639      	mov	r1, r7
 800b188:	462a      	mov	r2, r5
 800b18a:	4620      	mov	r0, r4
 800b18c:	f000 fba4 	bl	800b8d8 <__pow5mult>
 800b190:	9a01      	ldr	r2, [sp, #4]
 800b192:	4601      	mov	r1, r0
 800b194:	4607      	mov	r7, r0
 800b196:	4620      	mov	r0, r4
 800b198:	f000 fb08 	bl	800b7ac <__multiply>
 800b19c:	9901      	ldr	r1, [sp, #4]
 800b19e:	900c      	str	r0, [sp, #48]	; 0x30
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	f000 fa5a 	bl	800b65a <_Bfree>
 800b1a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1a8:	9301      	str	r3, [sp, #4]
 800b1aa:	ebb8 0205 	subs.w	r2, r8, r5
 800b1ae:	d004      	beq.n	800b1ba <_dtoa_r+0x6a2>
 800b1b0:	9901      	ldr	r1, [sp, #4]
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f000 fb90 	bl	800b8d8 <__pow5mult>
 800b1b8:	9001      	str	r0, [sp, #4]
 800b1ba:	2101      	movs	r1, #1
 800b1bc:	4620      	mov	r0, r4
 800b1be:	f000 faec 	bl	800b79a <__i2b>
 800b1c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	f000 81ca 	beq.w	800b560 <_dtoa_r+0xa48>
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	4601      	mov	r1, r0
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f000 fb81 	bl	800b8d8 <__pow5mult>
 800b1d6:	9b08      	ldr	r3, [sp, #32]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	4605      	mov	r5, r0
 800b1dc:	dc44      	bgt.n	800b268 <_dtoa_r+0x750>
 800b1de:	9b02      	ldr	r3, [sp, #8]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d13c      	bne.n	800b25e <_dtoa_r+0x746>
 800b1e4:	9b03      	ldr	r3, [sp, #12]
 800b1e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d137      	bne.n	800b25e <_dtoa_r+0x746>
 800b1ee:	9b03      	ldr	r3, [sp, #12]
 800b1f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1f4:	0d1b      	lsrs	r3, r3, #20
 800b1f6:	051b      	lsls	r3, r3, #20
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d033      	beq.n	800b264 <_dtoa_r+0x74c>
 800b1fc:	9b07      	ldr	r3, [sp, #28]
 800b1fe:	3301      	adds	r3, #1
 800b200:	f10a 0a01 	add.w	sl, sl, #1
 800b204:	9307      	str	r3, [sp, #28]
 800b206:	f04f 0801 	mov.w	r8, #1
 800b20a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b20c:	bb73      	cbnz	r3, 800b26c <_dtoa_r+0x754>
 800b20e:	2001      	movs	r0, #1
 800b210:	e034      	b.n	800b27c <_dtoa_r+0x764>
 800b212:	bf00      	nop
 800b214:	08012bc8 	.word	0x08012bc8
 800b218:	08012ba0 	.word	0x08012ba0
 800b21c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b21e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b222:	e790      	b.n	800b146 <_dtoa_r+0x62e>
 800b224:	f109 35ff 	add.w	r5, r9, #4294967295
 800b228:	45a8      	cmp	r8, r5
 800b22a:	bfbf      	itttt	lt
 800b22c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800b22e:	eba5 0808 	sublt.w	r8, r5, r8
 800b232:	4443      	addlt	r3, r8
 800b234:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800b236:	bfb6      	itet	lt
 800b238:	46a8      	movlt	r8, r5
 800b23a:	eba8 0505 	subge.w	r5, r8, r5
 800b23e:	2500      	movlt	r5, #0
 800b240:	f1b9 0f00 	cmp.w	r9, #0
 800b244:	bfb9      	ittee	lt
 800b246:	ebaa 0609 	sublt.w	r6, sl, r9
 800b24a:	2300      	movlt	r3, #0
 800b24c:	4656      	movge	r6, sl
 800b24e:	464b      	movge	r3, r9
 800b250:	e77b      	b.n	800b14a <_dtoa_r+0x632>
 800b252:	4645      	mov	r5, r8
 800b254:	4656      	mov	r6, sl
 800b256:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b258:	e780      	b.n	800b15c <_dtoa_r+0x644>
 800b25a:	4642      	mov	r2, r8
 800b25c:	e7a8      	b.n	800b1b0 <_dtoa_r+0x698>
 800b25e:	f04f 0800 	mov.w	r8, #0
 800b262:	e7d2      	b.n	800b20a <_dtoa_r+0x6f2>
 800b264:	4698      	mov	r8, r3
 800b266:	e7d0      	b.n	800b20a <_dtoa_r+0x6f2>
 800b268:	f04f 0800 	mov.w	r8, #0
 800b26c:	692b      	ldr	r3, [r5, #16]
 800b26e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b272:	6918      	ldr	r0, [r3, #16]
 800b274:	f000 fa43 	bl	800b6fe <__hi0bits>
 800b278:	f1c0 0020 	rsb	r0, r0, #32
 800b27c:	9b07      	ldr	r3, [sp, #28]
 800b27e:	4418      	add	r0, r3
 800b280:	f010 001f 	ands.w	r0, r0, #31
 800b284:	d047      	beq.n	800b316 <_dtoa_r+0x7fe>
 800b286:	f1c0 0320 	rsb	r3, r0, #32
 800b28a:	2b04      	cmp	r3, #4
 800b28c:	dd3b      	ble.n	800b306 <_dtoa_r+0x7ee>
 800b28e:	9b07      	ldr	r3, [sp, #28]
 800b290:	f1c0 001c 	rsb	r0, r0, #28
 800b294:	4482      	add	sl, r0
 800b296:	4406      	add	r6, r0
 800b298:	4403      	add	r3, r0
 800b29a:	9307      	str	r3, [sp, #28]
 800b29c:	f1ba 0f00 	cmp.w	sl, #0
 800b2a0:	dd05      	ble.n	800b2ae <_dtoa_r+0x796>
 800b2a2:	4652      	mov	r2, sl
 800b2a4:	9901      	ldr	r1, [sp, #4]
 800b2a6:	4620      	mov	r0, r4
 800b2a8:	f000 fb64 	bl	800b974 <__lshift>
 800b2ac:	9001      	str	r0, [sp, #4]
 800b2ae:	9b07      	ldr	r3, [sp, #28]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	dd05      	ble.n	800b2c0 <_dtoa_r+0x7a8>
 800b2b4:	4629      	mov	r1, r5
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f000 fb5b 	bl	800b974 <__lshift>
 800b2be:	4605      	mov	r5, r0
 800b2c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2c2:	b353      	cbz	r3, 800b31a <_dtoa_r+0x802>
 800b2c4:	4629      	mov	r1, r5
 800b2c6:	9801      	ldr	r0, [sp, #4]
 800b2c8:	f000 fba8 	bl	800ba1c <__mcmp>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	da24      	bge.n	800b31a <_dtoa_r+0x802>
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	220a      	movs	r2, #10
 800b2d4:	9901      	ldr	r1, [sp, #4]
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 f9d6 	bl	800b688 <__multadd>
 800b2dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2de:	9001      	str	r0, [sp, #4]
 800b2e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	f000 8142 	beq.w	800b56e <_dtoa_r+0xa56>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4639      	mov	r1, r7
 800b2ee:	220a      	movs	r2, #10
 800b2f0:	4620      	mov	r0, r4
 800b2f2:	f000 f9c9 	bl	800b688 <__multadd>
 800b2f6:	9b06      	ldr	r3, [sp, #24]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	4607      	mov	r7, r0
 800b2fc:	dc4b      	bgt.n	800b396 <_dtoa_r+0x87e>
 800b2fe:	9b08      	ldr	r3, [sp, #32]
 800b300:	2b02      	cmp	r3, #2
 800b302:	dd48      	ble.n	800b396 <_dtoa_r+0x87e>
 800b304:	e011      	b.n	800b32a <_dtoa_r+0x812>
 800b306:	d0c9      	beq.n	800b29c <_dtoa_r+0x784>
 800b308:	9a07      	ldr	r2, [sp, #28]
 800b30a:	331c      	adds	r3, #28
 800b30c:	441a      	add	r2, r3
 800b30e:	449a      	add	sl, r3
 800b310:	441e      	add	r6, r3
 800b312:	4613      	mov	r3, r2
 800b314:	e7c1      	b.n	800b29a <_dtoa_r+0x782>
 800b316:	4603      	mov	r3, r0
 800b318:	e7f6      	b.n	800b308 <_dtoa_r+0x7f0>
 800b31a:	f1b9 0f00 	cmp.w	r9, #0
 800b31e:	dc34      	bgt.n	800b38a <_dtoa_r+0x872>
 800b320:	9b08      	ldr	r3, [sp, #32]
 800b322:	2b02      	cmp	r3, #2
 800b324:	dd31      	ble.n	800b38a <_dtoa_r+0x872>
 800b326:	f8cd 9018 	str.w	r9, [sp, #24]
 800b32a:	9b06      	ldr	r3, [sp, #24]
 800b32c:	b963      	cbnz	r3, 800b348 <_dtoa_r+0x830>
 800b32e:	4629      	mov	r1, r5
 800b330:	2205      	movs	r2, #5
 800b332:	4620      	mov	r0, r4
 800b334:	f000 f9a8 	bl	800b688 <__multadd>
 800b338:	4601      	mov	r1, r0
 800b33a:	4605      	mov	r5, r0
 800b33c:	9801      	ldr	r0, [sp, #4]
 800b33e:	f000 fb6d 	bl	800ba1c <__mcmp>
 800b342:	2800      	cmp	r0, #0
 800b344:	f73f adfc 	bgt.w	800af40 <_dtoa_r+0x428>
 800b348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b34a:	9e04      	ldr	r6, [sp, #16]
 800b34c:	ea6f 0b03 	mvn.w	fp, r3
 800b350:	f04f 0900 	mov.w	r9, #0
 800b354:	4629      	mov	r1, r5
 800b356:	4620      	mov	r0, r4
 800b358:	f000 f97f 	bl	800b65a <_Bfree>
 800b35c:	2f00      	cmp	r7, #0
 800b35e:	f43f aebb 	beq.w	800b0d8 <_dtoa_r+0x5c0>
 800b362:	f1b9 0f00 	cmp.w	r9, #0
 800b366:	d005      	beq.n	800b374 <_dtoa_r+0x85c>
 800b368:	45b9      	cmp	r9, r7
 800b36a:	d003      	beq.n	800b374 <_dtoa_r+0x85c>
 800b36c:	4649      	mov	r1, r9
 800b36e:	4620      	mov	r0, r4
 800b370:	f000 f973 	bl	800b65a <_Bfree>
 800b374:	4639      	mov	r1, r7
 800b376:	4620      	mov	r0, r4
 800b378:	f000 f96f 	bl	800b65a <_Bfree>
 800b37c:	e6ac      	b.n	800b0d8 <_dtoa_r+0x5c0>
 800b37e:	2500      	movs	r5, #0
 800b380:	462f      	mov	r7, r5
 800b382:	e7e1      	b.n	800b348 <_dtoa_r+0x830>
 800b384:	469b      	mov	fp, r3
 800b386:	462f      	mov	r7, r5
 800b388:	e5da      	b.n	800af40 <_dtoa_r+0x428>
 800b38a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b38c:	f8cd 9018 	str.w	r9, [sp, #24]
 800b390:	2b00      	cmp	r3, #0
 800b392:	f000 80f3 	beq.w	800b57c <_dtoa_r+0xa64>
 800b396:	2e00      	cmp	r6, #0
 800b398:	dd05      	ble.n	800b3a6 <_dtoa_r+0x88e>
 800b39a:	4639      	mov	r1, r7
 800b39c:	4632      	mov	r2, r6
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 fae8 	bl	800b974 <__lshift>
 800b3a4:	4607      	mov	r7, r0
 800b3a6:	f1b8 0f00 	cmp.w	r8, #0
 800b3aa:	d04c      	beq.n	800b446 <_dtoa_r+0x92e>
 800b3ac:	6879      	ldr	r1, [r7, #4]
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	f000 f91f 	bl	800b5f2 <_Balloc>
 800b3b4:	693a      	ldr	r2, [r7, #16]
 800b3b6:	3202      	adds	r2, #2
 800b3b8:	4606      	mov	r6, r0
 800b3ba:	0092      	lsls	r2, r2, #2
 800b3bc:	f107 010c 	add.w	r1, r7, #12
 800b3c0:	300c      	adds	r0, #12
 800b3c2:	f000 f90b 	bl	800b5dc <memcpy>
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	4631      	mov	r1, r6
 800b3ca:	4620      	mov	r0, r4
 800b3cc:	f000 fad2 	bl	800b974 <__lshift>
 800b3d0:	9b02      	ldr	r3, [sp, #8]
 800b3d2:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b3d6:	f003 0301 	and.w	r3, r3, #1
 800b3da:	46b9      	mov	r9, r7
 800b3dc:	9307      	str	r3, [sp, #28]
 800b3de:	4607      	mov	r7, r0
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	9801      	ldr	r0, [sp, #4]
 800b3e4:	f7ff fb0c 	bl	800aa00 <quorem>
 800b3e8:	4649      	mov	r1, r9
 800b3ea:	4606      	mov	r6, r0
 800b3ec:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b3f0:	9801      	ldr	r0, [sp, #4]
 800b3f2:	f000 fb13 	bl	800ba1c <__mcmp>
 800b3f6:	463a      	mov	r2, r7
 800b3f8:	9002      	str	r0, [sp, #8]
 800b3fa:	4629      	mov	r1, r5
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	f000 fb27 	bl	800ba50 <__mdiff>
 800b402:	68c3      	ldr	r3, [r0, #12]
 800b404:	4602      	mov	r2, r0
 800b406:	bb03      	cbnz	r3, 800b44a <_dtoa_r+0x932>
 800b408:	4601      	mov	r1, r0
 800b40a:	9009      	str	r0, [sp, #36]	; 0x24
 800b40c:	9801      	ldr	r0, [sp, #4]
 800b40e:	f000 fb05 	bl	800ba1c <__mcmp>
 800b412:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b414:	4603      	mov	r3, r0
 800b416:	4611      	mov	r1, r2
 800b418:	4620      	mov	r0, r4
 800b41a:	9309      	str	r3, [sp, #36]	; 0x24
 800b41c:	f000 f91d 	bl	800b65a <_Bfree>
 800b420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b422:	b9a3      	cbnz	r3, 800b44e <_dtoa_r+0x936>
 800b424:	9a08      	ldr	r2, [sp, #32]
 800b426:	b992      	cbnz	r2, 800b44e <_dtoa_r+0x936>
 800b428:	9a07      	ldr	r2, [sp, #28]
 800b42a:	b982      	cbnz	r2, 800b44e <_dtoa_r+0x936>
 800b42c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b430:	d029      	beq.n	800b486 <_dtoa_r+0x96e>
 800b432:	9b02      	ldr	r3, [sp, #8]
 800b434:	2b00      	cmp	r3, #0
 800b436:	dd01      	ble.n	800b43c <_dtoa_r+0x924>
 800b438:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800b43c:	f10a 0601 	add.w	r6, sl, #1
 800b440:	f88a 8000 	strb.w	r8, [sl]
 800b444:	e786      	b.n	800b354 <_dtoa_r+0x83c>
 800b446:	4638      	mov	r0, r7
 800b448:	e7c2      	b.n	800b3d0 <_dtoa_r+0x8b8>
 800b44a:	2301      	movs	r3, #1
 800b44c:	e7e3      	b.n	800b416 <_dtoa_r+0x8fe>
 800b44e:	9a02      	ldr	r2, [sp, #8]
 800b450:	2a00      	cmp	r2, #0
 800b452:	db04      	blt.n	800b45e <_dtoa_r+0x946>
 800b454:	d124      	bne.n	800b4a0 <_dtoa_r+0x988>
 800b456:	9a08      	ldr	r2, [sp, #32]
 800b458:	bb12      	cbnz	r2, 800b4a0 <_dtoa_r+0x988>
 800b45a:	9a07      	ldr	r2, [sp, #28]
 800b45c:	bb02      	cbnz	r2, 800b4a0 <_dtoa_r+0x988>
 800b45e:	2b00      	cmp	r3, #0
 800b460:	ddec      	ble.n	800b43c <_dtoa_r+0x924>
 800b462:	2201      	movs	r2, #1
 800b464:	9901      	ldr	r1, [sp, #4]
 800b466:	4620      	mov	r0, r4
 800b468:	f000 fa84 	bl	800b974 <__lshift>
 800b46c:	4629      	mov	r1, r5
 800b46e:	9001      	str	r0, [sp, #4]
 800b470:	f000 fad4 	bl	800ba1c <__mcmp>
 800b474:	2800      	cmp	r0, #0
 800b476:	dc03      	bgt.n	800b480 <_dtoa_r+0x968>
 800b478:	d1e0      	bne.n	800b43c <_dtoa_r+0x924>
 800b47a:	f018 0f01 	tst.w	r8, #1
 800b47e:	d0dd      	beq.n	800b43c <_dtoa_r+0x924>
 800b480:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b484:	d1d8      	bne.n	800b438 <_dtoa_r+0x920>
 800b486:	2339      	movs	r3, #57	; 0x39
 800b488:	f10a 0601 	add.w	r6, sl, #1
 800b48c:	f88a 3000 	strb.w	r3, [sl]
 800b490:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b494:	2b39      	cmp	r3, #57	; 0x39
 800b496:	f106 32ff 	add.w	r2, r6, #4294967295
 800b49a:	d04c      	beq.n	800b536 <_dtoa_r+0xa1e>
 800b49c:	3301      	adds	r3, #1
 800b49e:	e051      	b.n	800b544 <_dtoa_r+0xa2c>
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f10a 0601 	add.w	r6, sl, #1
 800b4a6:	dd05      	ble.n	800b4b4 <_dtoa_r+0x99c>
 800b4a8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b4ac:	d0eb      	beq.n	800b486 <_dtoa_r+0x96e>
 800b4ae:	f108 0801 	add.w	r8, r8, #1
 800b4b2:	e7c5      	b.n	800b440 <_dtoa_r+0x928>
 800b4b4:	9b04      	ldr	r3, [sp, #16]
 800b4b6:	9a06      	ldr	r2, [sp, #24]
 800b4b8:	f806 8c01 	strb.w	r8, [r6, #-1]
 800b4bc:	1af3      	subs	r3, r6, r3
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d021      	beq.n	800b506 <_dtoa_r+0x9ee>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	220a      	movs	r2, #10
 800b4c6:	9901      	ldr	r1, [sp, #4]
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	f000 f8dd 	bl	800b688 <__multadd>
 800b4ce:	45b9      	cmp	r9, r7
 800b4d0:	9001      	str	r0, [sp, #4]
 800b4d2:	f04f 0300 	mov.w	r3, #0
 800b4d6:	f04f 020a 	mov.w	r2, #10
 800b4da:	4649      	mov	r1, r9
 800b4dc:	4620      	mov	r0, r4
 800b4de:	d105      	bne.n	800b4ec <_dtoa_r+0x9d4>
 800b4e0:	f000 f8d2 	bl	800b688 <__multadd>
 800b4e4:	4681      	mov	r9, r0
 800b4e6:	4607      	mov	r7, r0
 800b4e8:	46b2      	mov	sl, r6
 800b4ea:	e779      	b.n	800b3e0 <_dtoa_r+0x8c8>
 800b4ec:	f000 f8cc 	bl	800b688 <__multadd>
 800b4f0:	4639      	mov	r1, r7
 800b4f2:	4681      	mov	r9, r0
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	220a      	movs	r2, #10
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 f8c5 	bl	800b688 <__multadd>
 800b4fe:	4607      	mov	r7, r0
 800b500:	e7f2      	b.n	800b4e8 <_dtoa_r+0x9d0>
 800b502:	f04f 0900 	mov.w	r9, #0
 800b506:	2201      	movs	r2, #1
 800b508:	9901      	ldr	r1, [sp, #4]
 800b50a:	4620      	mov	r0, r4
 800b50c:	f000 fa32 	bl	800b974 <__lshift>
 800b510:	4629      	mov	r1, r5
 800b512:	9001      	str	r0, [sp, #4]
 800b514:	f000 fa82 	bl	800ba1c <__mcmp>
 800b518:	2800      	cmp	r0, #0
 800b51a:	dcb9      	bgt.n	800b490 <_dtoa_r+0x978>
 800b51c:	d102      	bne.n	800b524 <_dtoa_r+0xa0c>
 800b51e:	f018 0f01 	tst.w	r8, #1
 800b522:	d1b5      	bne.n	800b490 <_dtoa_r+0x978>
 800b524:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b528:	2b30      	cmp	r3, #48	; 0x30
 800b52a:	f106 32ff 	add.w	r2, r6, #4294967295
 800b52e:	f47f af11 	bne.w	800b354 <_dtoa_r+0x83c>
 800b532:	4616      	mov	r6, r2
 800b534:	e7f6      	b.n	800b524 <_dtoa_r+0xa0c>
 800b536:	9b04      	ldr	r3, [sp, #16]
 800b538:	4293      	cmp	r3, r2
 800b53a:	d105      	bne.n	800b548 <_dtoa_r+0xa30>
 800b53c:	9a04      	ldr	r2, [sp, #16]
 800b53e:	f10b 0b01 	add.w	fp, fp, #1
 800b542:	2331      	movs	r3, #49	; 0x31
 800b544:	7013      	strb	r3, [r2, #0]
 800b546:	e705      	b.n	800b354 <_dtoa_r+0x83c>
 800b548:	4616      	mov	r6, r2
 800b54a:	e7a1      	b.n	800b490 <_dtoa_r+0x978>
 800b54c:	4b16      	ldr	r3, [pc, #88]	; (800b5a8 <_dtoa_r+0xa90>)
 800b54e:	f7ff bb48 	b.w	800abe2 <_dtoa_r+0xca>
 800b552:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b554:	2b00      	cmp	r3, #0
 800b556:	f47f ab23 	bne.w	800aba0 <_dtoa_r+0x88>
 800b55a:	4b14      	ldr	r3, [pc, #80]	; (800b5ac <_dtoa_r+0xa94>)
 800b55c:	f7ff bb41 	b.w	800abe2 <_dtoa_r+0xca>
 800b560:	9b08      	ldr	r3, [sp, #32]
 800b562:	2b01      	cmp	r3, #1
 800b564:	f77f ae3b 	ble.w	800b1de <_dtoa_r+0x6c6>
 800b568:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800b56c:	e64f      	b.n	800b20e <_dtoa_r+0x6f6>
 800b56e:	9b06      	ldr	r3, [sp, #24]
 800b570:	2b00      	cmp	r3, #0
 800b572:	dc03      	bgt.n	800b57c <_dtoa_r+0xa64>
 800b574:	9b08      	ldr	r3, [sp, #32]
 800b576:	2b02      	cmp	r3, #2
 800b578:	f73f aed7 	bgt.w	800b32a <_dtoa_r+0x812>
 800b57c:	9e04      	ldr	r6, [sp, #16]
 800b57e:	9801      	ldr	r0, [sp, #4]
 800b580:	4629      	mov	r1, r5
 800b582:	f7ff fa3d 	bl	800aa00 <quorem>
 800b586:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b58a:	f806 8b01 	strb.w	r8, [r6], #1
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	9a06      	ldr	r2, [sp, #24]
 800b592:	1af3      	subs	r3, r6, r3
 800b594:	429a      	cmp	r2, r3
 800b596:	ddb4      	ble.n	800b502 <_dtoa_r+0x9ea>
 800b598:	2300      	movs	r3, #0
 800b59a:	220a      	movs	r2, #10
 800b59c:	9901      	ldr	r1, [sp, #4]
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f000 f872 	bl	800b688 <__multadd>
 800b5a4:	9001      	str	r0, [sp, #4]
 800b5a6:	e7ea      	b.n	800b57e <_dtoa_r+0xa66>
 800b5a8:	08012dbc 	.word	0x08012dbc
 800b5ac:	08012b8e 	.word	0x08012b8e

0800b5b0 <_localeconv_r>:
 800b5b0:	4b04      	ldr	r3, [pc, #16]	; (800b5c4 <_localeconv_r+0x14>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	6a18      	ldr	r0, [r3, #32]
 800b5b6:	4b04      	ldr	r3, [pc, #16]	; (800b5c8 <_localeconv_r+0x18>)
 800b5b8:	2800      	cmp	r0, #0
 800b5ba:	bf08      	it	eq
 800b5bc:	4618      	moveq	r0, r3
 800b5be:	30f0      	adds	r0, #240	; 0xf0
 800b5c0:	4770      	bx	lr
 800b5c2:	bf00      	nop
 800b5c4:	24000204 	.word	0x24000204
 800b5c8:	24000268 	.word	0x24000268

0800b5cc <malloc>:
 800b5cc:	4b02      	ldr	r3, [pc, #8]	; (800b5d8 <malloc+0xc>)
 800b5ce:	4601      	mov	r1, r0
 800b5d0:	6818      	ldr	r0, [r3, #0]
 800b5d2:	f000 bb45 	b.w	800bc60 <_malloc_r>
 800b5d6:	bf00      	nop
 800b5d8:	24000204 	.word	0x24000204

0800b5dc <memcpy>:
 800b5dc:	b510      	push	{r4, lr}
 800b5de:	1e43      	subs	r3, r0, #1
 800b5e0:	440a      	add	r2, r1
 800b5e2:	4291      	cmp	r1, r2
 800b5e4:	d100      	bne.n	800b5e8 <memcpy+0xc>
 800b5e6:	bd10      	pop	{r4, pc}
 800b5e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5f0:	e7f7      	b.n	800b5e2 <memcpy+0x6>

0800b5f2 <_Balloc>:
 800b5f2:	b570      	push	{r4, r5, r6, lr}
 800b5f4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	460e      	mov	r6, r1
 800b5fa:	b93d      	cbnz	r5, 800b60c <_Balloc+0x1a>
 800b5fc:	2010      	movs	r0, #16
 800b5fe:	f7ff ffe5 	bl	800b5cc <malloc>
 800b602:	6260      	str	r0, [r4, #36]	; 0x24
 800b604:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b608:	6005      	str	r5, [r0, #0]
 800b60a:	60c5      	str	r5, [r0, #12]
 800b60c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b60e:	68eb      	ldr	r3, [r5, #12]
 800b610:	b183      	cbz	r3, 800b634 <_Balloc+0x42>
 800b612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b61a:	b9b8      	cbnz	r0, 800b64c <_Balloc+0x5a>
 800b61c:	2101      	movs	r1, #1
 800b61e:	fa01 f506 	lsl.w	r5, r1, r6
 800b622:	1d6a      	adds	r2, r5, #5
 800b624:	0092      	lsls	r2, r2, #2
 800b626:	4620      	mov	r0, r4
 800b628:	f000 fabe 	bl	800bba8 <_calloc_r>
 800b62c:	b160      	cbz	r0, 800b648 <_Balloc+0x56>
 800b62e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b632:	e00e      	b.n	800b652 <_Balloc+0x60>
 800b634:	2221      	movs	r2, #33	; 0x21
 800b636:	2104      	movs	r1, #4
 800b638:	4620      	mov	r0, r4
 800b63a:	f000 fab5 	bl	800bba8 <_calloc_r>
 800b63e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b640:	60e8      	str	r0, [r5, #12]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1e4      	bne.n	800b612 <_Balloc+0x20>
 800b648:	2000      	movs	r0, #0
 800b64a:	bd70      	pop	{r4, r5, r6, pc}
 800b64c:	6802      	ldr	r2, [r0, #0]
 800b64e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b652:	2300      	movs	r3, #0
 800b654:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b658:	e7f7      	b.n	800b64a <_Balloc+0x58>

0800b65a <_Bfree>:
 800b65a:	b570      	push	{r4, r5, r6, lr}
 800b65c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b65e:	4606      	mov	r6, r0
 800b660:	460d      	mov	r5, r1
 800b662:	b93c      	cbnz	r4, 800b674 <_Bfree+0x1a>
 800b664:	2010      	movs	r0, #16
 800b666:	f7ff ffb1 	bl	800b5cc <malloc>
 800b66a:	6270      	str	r0, [r6, #36]	; 0x24
 800b66c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b670:	6004      	str	r4, [r0, #0]
 800b672:	60c4      	str	r4, [r0, #12]
 800b674:	b13d      	cbz	r5, 800b686 <_Bfree+0x2c>
 800b676:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b678:	686a      	ldr	r2, [r5, #4]
 800b67a:	68db      	ldr	r3, [r3, #12]
 800b67c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b680:	6029      	str	r1, [r5, #0]
 800b682:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b686:	bd70      	pop	{r4, r5, r6, pc}

0800b688 <__multadd>:
 800b688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b68c:	690d      	ldr	r5, [r1, #16]
 800b68e:	461f      	mov	r7, r3
 800b690:	4606      	mov	r6, r0
 800b692:	460c      	mov	r4, r1
 800b694:	f101 0c14 	add.w	ip, r1, #20
 800b698:	2300      	movs	r3, #0
 800b69a:	f8dc 0000 	ldr.w	r0, [ip]
 800b69e:	b281      	uxth	r1, r0
 800b6a0:	fb02 7101 	mla	r1, r2, r1, r7
 800b6a4:	0c0f      	lsrs	r7, r1, #16
 800b6a6:	0c00      	lsrs	r0, r0, #16
 800b6a8:	fb02 7000 	mla	r0, r2, r0, r7
 800b6ac:	b289      	uxth	r1, r1
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b6b4:	429d      	cmp	r5, r3
 800b6b6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b6ba:	f84c 1b04 	str.w	r1, [ip], #4
 800b6be:	dcec      	bgt.n	800b69a <__multadd+0x12>
 800b6c0:	b1d7      	cbz	r7, 800b6f8 <__multadd+0x70>
 800b6c2:	68a3      	ldr	r3, [r4, #8]
 800b6c4:	42ab      	cmp	r3, r5
 800b6c6:	dc12      	bgt.n	800b6ee <__multadd+0x66>
 800b6c8:	6861      	ldr	r1, [r4, #4]
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	3101      	adds	r1, #1
 800b6ce:	f7ff ff90 	bl	800b5f2 <_Balloc>
 800b6d2:	6922      	ldr	r2, [r4, #16]
 800b6d4:	3202      	adds	r2, #2
 800b6d6:	f104 010c 	add.w	r1, r4, #12
 800b6da:	4680      	mov	r8, r0
 800b6dc:	0092      	lsls	r2, r2, #2
 800b6de:	300c      	adds	r0, #12
 800b6e0:	f7ff ff7c 	bl	800b5dc <memcpy>
 800b6e4:	4621      	mov	r1, r4
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	f7ff ffb7 	bl	800b65a <_Bfree>
 800b6ec:	4644      	mov	r4, r8
 800b6ee:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6f2:	3501      	adds	r5, #1
 800b6f4:	615f      	str	r7, [r3, #20]
 800b6f6:	6125      	str	r5, [r4, #16]
 800b6f8:	4620      	mov	r0, r4
 800b6fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b6fe <__hi0bits>:
 800b6fe:	0c02      	lsrs	r2, r0, #16
 800b700:	0412      	lsls	r2, r2, #16
 800b702:	4603      	mov	r3, r0
 800b704:	b9b2      	cbnz	r2, 800b734 <__hi0bits+0x36>
 800b706:	0403      	lsls	r3, r0, #16
 800b708:	2010      	movs	r0, #16
 800b70a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b70e:	bf04      	itt	eq
 800b710:	021b      	lsleq	r3, r3, #8
 800b712:	3008      	addeq	r0, #8
 800b714:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b718:	bf04      	itt	eq
 800b71a:	011b      	lsleq	r3, r3, #4
 800b71c:	3004      	addeq	r0, #4
 800b71e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b722:	bf04      	itt	eq
 800b724:	009b      	lsleq	r3, r3, #2
 800b726:	3002      	addeq	r0, #2
 800b728:	2b00      	cmp	r3, #0
 800b72a:	db06      	blt.n	800b73a <__hi0bits+0x3c>
 800b72c:	005b      	lsls	r3, r3, #1
 800b72e:	d503      	bpl.n	800b738 <__hi0bits+0x3a>
 800b730:	3001      	adds	r0, #1
 800b732:	4770      	bx	lr
 800b734:	2000      	movs	r0, #0
 800b736:	e7e8      	b.n	800b70a <__hi0bits+0xc>
 800b738:	2020      	movs	r0, #32
 800b73a:	4770      	bx	lr

0800b73c <__lo0bits>:
 800b73c:	6803      	ldr	r3, [r0, #0]
 800b73e:	f013 0207 	ands.w	r2, r3, #7
 800b742:	4601      	mov	r1, r0
 800b744:	d00b      	beq.n	800b75e <__lo0bits+0x22>
 800b746:	07da      	lsls	r2, r3, #31
 800b748:	d423      	bmi.n	800b792 <__lo0bits+0x56>
 800b74a:	0798      	lsls	r0, r3, #30
 800b74c:	bf49      	itett	mi
 800b74e:	085b      	lsrmi	r3, r3, #1
 800b750:	089b      	lsrpl	r3, r3, #2
 800b752:	2001      	movmi	r0, #1
 800b754:	600b      	strmi	r3, [r1, #0]
 800b756:	bf5c      	itt	pl
 800b758:	600b      	strpl	r3, [r1, #0]
 800b75a:	2002      	movpl	r0, #2
 800b75c:	4770      	bx	lr
 800b75e:	b298      	uxth	r0, r3
 800b760:	b9a8      	cbnz	r0, 800b78e <__lo0bits+0x52>
 800b762:	0c1b      	lsrs	r3, r3, #16
 800b764:	2010      	movs	r0, #16
 800b766:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b76a:	bf04      	itt	eq
 800b76c:	0a1b      	lsreq	r3, r3, #8
 800b76e:	3008      	addeq	r0, #8
 800b770:	071a      	lsls	r2, r3, #28
 800b772:	bf04      	itt	eq
 800b774:	091b      	lsreq	r3, r3, #4
 800b776:	3004      	addeq	r0, #4
 800b778:	079a      	lsls	r2, r3, #30
 800b77a:	bf04      	itt	eq
 800b77c:	089b      	lsreq	r3, r3, #2
 800b77e:	3002      	addeq	r0, #2
 800b780:	07da      	lsls	r2, r3, #31
 800b782:	d402      	bmi.n	800b78a <__lo0bits+0x4e>
 800b784:	085b      	lsrs	r3, r3, #1
 800b786:	d006      	beq.n	800b796 <__lo0bits+0x5a>
 800b788:	3001      	adds	r0, #1
 800b78a:	600b      	str	r3, [r1, #0]
 800b78c:	4770      	bx	lr
 800b78e:	4610      	mov	r0, r2
 800b790:	e7e9      	b.n	800b766 <__lo0bits+0x2a>
 800b792:	2000      	movs	r0, #0
 800b794:	4770      	bx	lr
 800b796:	2020      	movs	r0, #32
 800b798:	4770      	bx	lr

0800b79a <__i2b>:
 800b79a:	b510      	push	{r4, lr}
 800b79c:	460c      	mov	r4, r1
 800b79e:	2101      	movs	r1, #1
 800b7a0:	f7ff ff27 	bl	800b5f2 <_Balloc>
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	6144      	str	r4, [r0, #20]
 800b7a8:	6102      	str	r2, [r0, #16]
 800b7aa:	bd10      	pop	{r4, pc}

0800b7ac <__multiply>:
 800b7ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b0:	4614      	mov	r4, r2
 800b7b2:	690a      	ldr	r2, [r1, #16]
 800b7b4:	6923      	ldr	r3, [r4, #16]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	bfb8      	it	lt
 800b7ba:	460b      	movlt	r3, r1
 800b7bc:	4688      	mov	r8, r1
 800b7be:	bfbc      	itt	lt
 800b7c0:	46a0      	movlt	r8, r4
 800b7c2:	461c      	movlt	r4, r3
 800b7c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b7c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b7cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b7d4:	eb07 0609 	add.w	r6, r7, r9
 800b7d8:	42b3      	cmp	r3, r6
 800b7da:	bfb8      	it	lt
 800b7dc:	3101      	addlt	r1, #1
 800b7de:	f7ff ff08 	bl	800b5f2 <_Balloc>
 800b7e2:	f100 0514 	add.w	r5, r0, #20
 800b7e6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b7ea:	462b      	mov	r3, r5
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	4573      	cmp	r3, lr
 800b7f0:	d316      	bcc.n	800b820 <__multiply+0x74>
 800b7f2:	f104 0214 	add.w	r2, r4, #20
 800b7f6:	f108 0114 	add.w	r1, r8, #20
 800b7fa:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b7fe:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	9b00      	ldr	r3, [sp, #0]
 800b806:	9201      	str	r2, [sp, #4]
 800b808:	4293      	cmp	r3, r2
 800b80a:	d80c      	bhi.n	800b826 <__multiply+0x7a>
 800b80c:	2e00      	cmp	r6, #0
 800b80e:	dd03      	ble.n	800b818 <__multiply+0x6c>
 800b810:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b814:	2b00      	cmp	r3, #0
 800b816:	d05d      	beq.n	800b8d4 <__multiply+0x128>
 800b818:	6106      	str	r6, [r0, #16]
 800b81a:	b003      	add	sp, #12
 800b81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b820:	f843 2b04 	str.w	r2, [r3], #4
 800b824:	e7e3      	b.n	800b7ee <__multiply+0x42>
 800b826:	f8b2 b000 	ldrh.w	fp, [r2]
 800b82a:	f1bb 0f00 	cmp.w	fp, #0
 800b82e:	d023      	beq.n	800b878 <__multiply+0xcc>
 800b830:	4689      	mov	r9, r1
 800b832:	46ac      	mov	ip, r5
 800b834:	f04f 0800 	mov.w	r8, #0
 800b838:	f859 4b04 	ldr.w	r4, [r9], #4
 800b83c:	f8dc a000 	ldr.w	sl, [ip]
 800b840:	b2a3      	uxth	r3, r4
 800b842:	fa1f fa8a 	uxth.w	sl, sl
 800b846:	fb0b a303 	mla	r3, fp, r3, sl
 800b84a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b84e:	f8dc 4000 	ldr.w	r4, [ip]
 800b852:	4443      	add	r3, r8
 800b854:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b858:	fb0b 840a 	mla	r4, fp, sl, r8
 800b85c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b860:	46e2      	mov	sl, ip
 800b862:	b29b      	uxth	r3, r3
 800b864:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b868:	454f      	cmp	r7, r9
 800b86a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b86e:	f84a 3b04 	str.w	r3, [sl], #4
 800b872:	d82b      	bhi.n	800b8cc <__multiply+0x120>
 800b874:	f8cc 8004 	str.w	r8, [ip, #4]
 800b878:	9b01      	ldr	r3, [sp, #4]
 800b87a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b87e:	3204      	adds	r2, #4
 800b880:	f1ba 0f00 	cmp.w	sl, #0
 800b884:	d020      	beq.n	800b8c8 <__multiply+0x11c>
 800b886:	682b      	ldr	r3, [r5, #0]
 800b888:	4689      	mov	r9, r1
 800b88a:	46a8      	mov	r8, r5
 800b88c:	f04f 0b00 	mov.w	fp, #0
 800b890:	f8b9 c000 	ldrh.w	ip, [r9]
 800b894:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b898:	fb0a 440c 	mla	r4, sl, ip, r4
 800b89c:	445c      	add	r4, fp
 800b89e:	46c4      	mov	ip, r8
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b8a6:	f84c 3b04 	str.w	r3, [ip], #4
 800b8aa:	f859 3b04 	ldr.w	r3, [r9], #4
 800b8ae:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b8b2:	0c1b      	lsrs	r3, r3, #16
 800b8b4:	fb0a b303 	mla	r3, sl, r3, fp
 800b8b8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b8bc:	454f      	cmp	r7, r9
 800b8be:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b8c2:	d805      	bhi.n	800b8d0 <__multiply+0x124>
 800b8c4:	f8c8 3004 	str.w	r3, [r8, #4]
 800b8c8:	3504      	adds	r5, #4
 800b8ca:	e79b      	b.n	800b804 <__multiply+0x58>
 800b8cc:	46d4      	mov	ip, sl
 800b8ce:	e7b3      	b.n	800b838 <__multiply+0x8c>
 800b8d0:	46e0      	mov	r8, ip
 800b8d2:	e7dd      	b.n	800b890 <__multiply+0xe4>
 800b8d4:	3e01      	subs	r6, #1
 800b8d6:	e799      	b.n	800b80c <__multiply+0x60>

0800b8d8 <__pow5mult>:
 800b8d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8dc:	4615      	mov	r5, r2
 800b8de:	f012 0203 	ands.w	r2, r2, #3
 800b8e2:	4606      	mov	r6, r0
 800b8e4:	460f      	mov	r7, r1
 800b8e6:	d007      	beq.n	800b8f8 <__pow5mult+0x20>
 800b8e8:	3a01      	subs	r2, #1
 800b8ea:	4c21      	ldr	r4, [pc, #132]	; (800b970 <__pow5mult+0x98>)
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8f2:	f7ff fec9 	bl	800b688 <__multadd>
 800b8f6:	4607      	mov	r7, r0
 800b8f8:	10ad      	asrs	r5, r5, #2
 800b8fa:	d035      	beq.n	800b968 <__pow5mult+0x90>
 800b8fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b8fe:	b93c      	cbnz	r4, 800b910 <__pow5mult+0x38>
 800b900:	2010      	movs	r0, #16
 800b902:	f7ff fe63 	bl	800b5cc <malloc>
 800b906:	6270      	str	r0, [r6, #36]	; 0x24
 800b908:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b90c:	6004      	str	r4, [r0, #0]
 800b90e:	60c4      	str	r4, [r0, #12]
 800b910:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b914:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b918:	b94c      	cbnz	r4, 800b92e <__pow5mult+0x56>
 800b91a:	f240 2171 	movw	r1, #625	; 0x271
 800b91e:	4630      	mov	r0, r6
 800b920:	f7ff ff3b 	bl	800b79a <__i2b>
 800b924:	2300      	movs	r3, #0
 800b926:	f8c8 0008 	str.w	r0, [r8, #8]
 800b92a:	4604      	mov	r4, r0
 800b92c:	6003      	str	r3, [r0, #0]
 800b92e:	f04f 0800 	mov.w	r8, #0
 800b932:	07eb      	lsls	r3, r5, #31
 800b934:	d50a      	bpl.n	800b94c <__pow5mult+0x74>
 800b936:	4639      	mov	r1, r7
 800b938:	4622      	mov	r2, r4
 800b93a:	4630      	mov	r0, r6
 800b93c:	f7ff ff36 	bl	800b7ac <__multiply>
 800b940:	4639      	mov	r1, r7
 800b942:	4681      	mov	r9, r0
 800b944:	4630      	mov	r0, r6
 800b946:	f7ff fe88 	bl	800b65a <_Bfree>
 800b94a:	464f      	mov	r7, r9
 800b94c:	106d      	asrs	r5, r5, #1
 800b94e:	d00b      	beq.n	800b968 <__pow5mult+0x90>
 800b950:	6820      	ldr	r0, [r4, #0]
 800b952:	b938      	cbnz	r0, 800b964 <__pow5mult+0x8c>
 800b954:	4622      	mov	r2, r4
 800b956:	4621      	mov	r1, r4
 800b958:	4630      	mov	r0, r6
 800b95a:	f7ff ff27 	bl	800b7ac <__multiply>
 800b95e:	6020      	str	r0, [r4, #0]
 800b960:	f8c0 8000 	str.w	r8, [r0]
 800b964:	4604      	mov	r4, r0
 800b966:	e7e4      	b.n	800b932 <__pow5mult+0x5a>
 800b968:	4638      	mov	r0, r7
 800b96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b96e:	bf00      	nop
 800b970:	08012c90 	.word	0x08012c90

0800b974 <__lshift>:
 800b974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b978:	460c      	mov	r4, r1
 800b97a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b97e:	6923      	ldr	r3, [r4, #16]
 800b980:	6849      	ldr	r1, [r1, #4]
 800b982:	eb0a 0903 	add.w	r9, sl, r3
 800b986:	68a3      	ldr	r3, [r4, #8]
 800b988:	4607      	mov	r7, r0
 800b98a:	4616      	mov	r6, r2
 800b98c:	f109 0501 	add.w	r5, r9, #1
 800b990:	42ab      	cmp	r3, r5
 800b992:	db32      	blt.n	800b9fa <__lshift+0x86>
 800b994:	4638      	mov	r0, r7
 800b996:	f7ff fe2c 	bl	800b5f2 <_Balloc>
 800b99a:	2300      	movs	r3, #0
 800b99c:	4680      	mov	r8, r0
 800b99e:	f100 0114 	add.w	r1, r0, #20
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	4553      	cmp	r3, sl
 800b9a6:	db2b      	blt.n	800ba00 <__lshift+0x8c>
 800b9a8:	6920      	ldr	r0, [r4, #16]
 800b9aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b9ae:	f104 0314 	add.w	r3, r4, #20
 800b9b2:	f016 021f 	ands.w	r2, r6, #31
 800b9b6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9ba:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b9be:	d025      	beq.n	800ba0c <__lshift+0x98>
 800b9c0:	f1c2 0e20 	rsb	lr, r2, #32
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	681e      	ldr	r6, [r3, #0]
 800b9c8:	468a      	mov	sl, r1
 800b9ca:	4096      	lsls	r6, r2
 800b9cc:	4330      	orrs	r0, r6
 800b9ce:	f84a 0b04 	str.w	r0, [sl], #4
 800b9d2:	f853 0b04 	ldr.w	r0, [r3], #4
 800b9d6:	459c      	cmp	ip, r3
 800b9d8:	fa20 f00e 	lsr.w	r0, r0, lr
 800b9dc:	d814      	bhi.n	800ba08 <__lshift+0x94>
 800b9de:	6048      	str	r0, [r1, #4]
 800b9e0:	b108      	cbz	r0, 800b9e6 <__lshift+0x72>
 800b9e2:	f109 0502 	add.w	r5, r9, #2
 800b9e6:	3d01      	subs	r5, #1
 800b9e8:	4638      	mov	r0, r7
 800b9ea:	f8c8 5010 	str.w	r5, [r8, #16]
 800b9ee:	4621      	mov	r1, r4
 800b9f0:	f7ff fe33 	bl	800b65a <_Bfree>
 800b9f4:	4640      	mov	r0, r8
 800b9f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9fa:	3101      	adds	r1, #1
 800b9fc:	005b      	lsls	r3, r3, #1
 800b9fe:	e7c7      	b.n	800b990 <__lshift+0x1c>
 800ba00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ba04:	3301      	adds	r3, #1
 800ba06:	e7cd      	b.n	800b9a4 <__lshift+0x30>
 800ba08:	4651      	mov	r1, sl
 800ba0a:	e7dc      	b.n	800b9c6 <__lshift+0x52>
 800ba0c:	3904      	subs	r1, #4
 800ba0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba12:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba16:	459c      	cmp	ip, r3
 800ba18:	d8f9      	bhi.n	800ba0e <__lshift+0x9a>
 800ba1a:	e7e4      	b.n	800b9e6 <__lshift+0x72>

0800ba1c <__mcmp>:
 800ba1c:	6903      	ldr	r3, [r0, #16]
 800ba1e:	690a      	ldr	r2, [r1, #16]
 800ba20:	1a9b      	subs	r3, r3, r2
 800ba22:	b530      	push	{r4, r5, lr}
 800ba24:	d10c      	bne.n	800ba40 <__mcmp+0x24>
 800ba26:	0092      	lsls	r2, r2, #2
 800ba28:	3014      	adds	r0, #20
 800ba2a:	3114      	adds	r1, #20
 800ba2c:	1884      	adds	r4, r0, r2
 800ba2e:	4411      	add	r1, r2
 800ba30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ba34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ba38:	4295      	cmp	r5, r2
 800ba3a:	d003      	beq.n	800ba44 <__mcmp+0x28>
 800ba3c:	d305      	bcc.n	800ba4a <__mcmp+0x2e>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	4618      	mov	r0, r3
 800ba42:	bd30      	pop	{r4, r5, pc}
 800ba44:	42a0      	cmp	r0, r4
 800ba46:	d3f3      	bcc.n	800ba30 <__mcmp+0x14>
 800ba48:	e7fa      	b.n	800ba40 <__mcmp+0x24>
 800ba4a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba4e:	e7f7      	b.n	800ba40 <__mcmp+0x24>

0800ba50 <__mdiff>:
 800ba50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba54:	460d      	mov	r5, r1
 800ba56:	4607      	mov	r7, r0
 800ba58:	4611      	mov	r1, r2
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	4614      	mov	r4, r2
 800ba5e:	f7ff ffdd 	bl	800ba1c <__mcmp>
 800ba62:	1e06      	subs	r6, r0, #0
 800ba64:	d108      	bne.n	800ba78 <__mdiff+0x28>
 800ba66:	4631      	mov	r1, r6
 800ba68:	4638      	mov	r0, r7
 800ba6a:	f7ff fdc2 	bl	800b5f2 <_Balloc>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ba74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba78:	bfa4      	itt	ge
 800ba7a:	4623      	movge	r3, r4
 800ba7c:	462c      	movge	r4, r5
 800ba7e:	4638      	mov	r0, r7
 800ba80:	6861      	ldr	r1, [r4, #4]
 800ba82:	bfa6      	itte	ge
 800ba84:	461d      	movge	r5, r3
 800ba86:	2600      	movge	r6, #0
 800ba88:	2601      	movlt	r6, #1
 800ba8a:	f7ff fdb2 	bl	800b5f2 <_Balloc>
 800ba8e:	692b      	ldr	r3, [r5, #16]
 800ba90:	60c6      	str	r6, [r0, #12]
 800ba92:	6926      	ldr	r6, [r4, #16]
 800ba94:	f105 0914 	add.w	r9, r5, #20
 800ba98:	f104 0214 	add.w	r2, r4, #20
 800ba9c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800baa0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800baa4:	f100 0514 	add.w	r5, r0, #20
 800baa8:	f04f 0e00 	mov.w	lr, #0
 800baac:	f852 ab04 	ldr.w	sl, [r2], #4
 800bab0:	f859 4b04 	ldr.w	r4, [r9], #4
 800bab4:	fa1e f18a 	uxtah	r1, lr, sl
 800bab8:	b2a3      	uxth	r3, r4
 800baba:	1ac9      	subs	r1, r1, r3
 800babc:	0c23      	lsrs	r3, r4, #16
 800babe:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bac2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bac6:	b289      	uxth	r1, r1
 800bac8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bacc:	45c8      	cmp	r8, r9
 800bace:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bad2:	4694      	mov	ip, r2
 800bad4:	f845 3b04 	str.w	r3, [r5], #4
 800bad8:	d8e8      	bhi.n	800baac <__mdiff+0x5c>
 800bada:	45bc      	cmp	ip, r7
 800badc:	d304      	bcc.n	800bae8 <__mdiff+0x98>
 800bade:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bae2:	b183      	cbz	r3, 800bb06 <__mdiff+0xb6>
 800bae4:	6106      	str	r6, [r0, #16]
 800bae6:	e7c5      	b.n	800ba74 <__mdiff+0x24>
 800bae8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800baec:	fa1e f381 	uxtah	r3, lr, r1
 800baf0:	141a      	asrs	r2, r3, #16
 800baf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bafc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bb00:	f845 3b04 	str.w	r3, [r5], #4
 800bb04:	e7e9      	b.n	800bada <__mdiff+0x8a>
 800bb06:	3e01      	subs	r6, #1
 800bb08:	e7e9      	b.n	800bade <__mdiff+0x8e>

0800bb0a <__d2b>:
 800bb0a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb0e:	460e      	mov	r6, r1
 800bb10:	2101      	movs	r1, #1
 800bb12:	ec59 8b10 	vmov	r8, r9, d0
 800bb16:	4615      	mov	r5, r2
 800bb18:	f7ff fd6b 	bl	800b5f2 <_Balloc>
 800bb1c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bb20:	4607      	mov	r7, r0
 800bb22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb26:	bb34      	cbnz	r4, 800bb76 <__d2b+0x6c>
 800bb28:	9301      	str	r3, [sp, #4]
 800bb2a:	f1b8 0300 	subs.w	r3, r8, #0
 800bb2e:	d027      	beq.n	800bb80 <__d2b+0x76>
 800bb30:	a802      	add	r0, sp, #8
 800bb32:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bb36:	f7ff fe01 	bl	800b73c <__lo0bits>
 800bb3a:	9900      	ldr	r1, [sp, #0]
 800bb3c:	b1f0      	cbz	r0, 800bb7c <__d2b+0x72>
 800bb3e:	9a01      	ldr	r2, [sp, #4]
 800bb40:	f1c0 0320 	rsb	r3, r0, #32
 800bb44:	fa02 f303 	lsl.w	r3, r2, r3
 800bb48:	430b      	orrs	r3, r1
 800bb4a:	40c2      	lsrs	r2, r0
 800bb4c:	617b      	str	r3, [r7, #20]
 800bb4e:	9201      	str	r2, [sp, #4]
 800bb50:	9b01      	ldr	r3, [sp, #4]
 800bb52:	61bb      	str	r3, [r7, #24]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	bf14      	ite	ne
 800bb58:	2102      	movne	r1, #2
 800bb5a:	2101      	moveq	r1, #1
 800bb5c:	6139      	str	r1, [r7, #16]
 800bb5e:	b1c4      	cbz	r4, 800bb92 <__d2b+0x88>
 800bb60:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bb64:	4404      	add	r4, r0
 800bb66:	6034      	str	r4, [r6, #0]
 800bb68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb6c:	6028      	str	r0, [r5, #0]
 800bb6e:	4638      	mov	r0, r7
 800bb70:	b003      	add	sp, #12
 800bb72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb7a:	e7d5      	b.n	800bb28 <__d2b+0x1e>
 800bb7c:	6179      	str	r1, [r7, #20]
 800bb7e:	e7e7      	b.n	800bb50 <__d2b+0x46>
 800bb80:	a801      	add	r0, sp, #4
 800bb82:	f7ff fddb 	bl	800b73c <__lo0bits>
 800bb86:	9b01      	ldr	r3, [sp, #4]
 800bb88:	617b      	str	r3, [r7, #20]
 800bb8a:	2101      	movs	r1, #1
 800bb8c:	6139      	str	r1, [r7, #16]
 800bb8e:	3020      	adds	r0, #32
 800bb90:	e7e5      	b.n	800bb5e <__d2b+0x54>
 800bb92:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bb96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb9a:	6030      	str	r0, [r6, #0]
 800bb9c:	6918      	ldr	r0, [r3, #16]
 800bb9e:	f7ff fdae 	bl	800b6fe <__hi0bits>
 800bba2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bba6:	e7e1      	b.n	800bb6c <__d2b+0x62>

0800bba8 <_calloc_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	fb02 f401 	mul.w	r4, r2, r1
 800bbae:	4621      	mov	r1, r4
 800bbb0:	f000 f856 	bl	800bc60 <_malloc_r>
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	b118      	cbz	r0, 800bbc0 <_calloc_r+0x18>
 800bbb8:	4622      	mov	r2, r4
 800bbba:	2100      	movs	r1, #0
 800bbbc:	f7fe fab6 	bl	800a12c <memset>
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	bd38      	pop	{r3, r4, r5, pc}

0800bbc4 <_free_r>:
 800bbc4:	b538      	push	{r3, r4, r5, lr}
 800bbc6:	4605      	mov	r5, r0
 800bbc8:	2900      	cmp	r1, #0
 800bbca:	d045      	beq.n	800bc58 <_free_r+0x94>
 800bbcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbd0:	1f0c      	subs	r4, r1, #4
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	bfb8      	it	lt
 800bbd6:	18e4      	addlt	r4, r4, r3
 800bbd8:	f000 fa29 	bl	800c02e <__malloc_lock>
 800bbdc:	4a1f      	ldr	r2, [pc, #124]	; (800bc5c <_free_r+0x98>)
 800bbde:	6813      	ldr	r3, [r2, #0]
 800bbe0:	4610      	mov	r0, r2
 800bbe2:	b933      	cbnz	r3, 800bbf2 <_free_r+0x2e>
 800bbe4:	6063      	str	r3, [r4, #4]
 800bbe6:	6014      	str	r4, [r2, #0]
 800bbe8:	4628      	mov	r0, r5
 800bbea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbee:	f000 ba1f 	b.w	800c030 <__malloc_unlock>
 800bbf2:	42a3      	cmp	r3, r4
 800bbf4:	d90c      	bls.n	800bc10 <_free_r+0x4c>
 800bbf6:	6821      	ldr	r1, [r4, #0]
 800bbf8:	1862      	adds	r2, r4, r1
 800bbfa:	4293      	cmp	r3, r2
 800bbfc:	bf04      	itt	eq
 800bbfe:	681a      	ldreq	r2, [r3, #0]
 800bc00:	685b      	ldreq	r3, [r3, #4]
 800bc02:	6063      	str	r3, [r4, #4]
 800bc04:	bf04      	itt	eq
 800bc06:	1852      	addeq	r2, r2, r1
 800bc08:	6022      	streq	r2, [r4, #0]
 800bc0a:	6004      	str	r4, [r0, #0]
 800bc0c:	e7ec      	b.n	800bbe8 <_free_r+0x24>
 800bc0e:	4613      	mov	r3, r2
 800bc10:	685a      	ldr	r2, [r3, #4]
 800bc12:	b10a      	cbz	r2, 800bc18 <_free_r+0x54>
 800bc14:	42a2      	cmp	r2, r4
 800bc16:	d9fa      	bls.n	800bc0e <_free_r+0x4a>
 800bc18:	6819      	ldr	r1, [r3, #0]
 800bc1a:	1858      	adds	r0, r3, r1
 800bc1c:	42a0      	cmp	r0, r4
 800bc1e:	d10b      	bne.n	800bc38 <_free_r+0x74>
 800bc20:	6820      	ldr	r0, [r4, #0]
 800bc22:	4401      	add	r1, r0
 800bc24:	1858      	adds	r0, r3, r1
 800bc26:	4282      	cmp	r2, r0
 800bc28:	6019      	str	r1, [r3, #0]
 800bc2a:	d1dd      	bne.n	800bbe8 <_free_r+0x24>
 800bc2c:	6810      	ldr	r0, [r2, #0]
 800bc2e:	6852      	ldr	r2, [r2, #4]
 800bc30:	605a      	str	r2, [r3, #4]
 800bc32:	4401      	add	r1, r0
 800bc34:	6019      	str	r1, [r3, #0]
 800bc36:	e7d7      	b.n	800bbe8 <_free_r+0x24>
 800bc38:	d902      	bls.n	800bc40 <_free_r+0x7c>
 800bc3a:	230c      	movs	r3, #12
 800bc3c:	602b      	str	r3, [r5, #0]
 800bc3e:	e7d3      	b.n	800bbe8 <_free_r+0x24>
 800bc40:	6820      	ldr	r0, [r4, #0]
 800bc42:	1821      	adds	r1, r4, r0
 800bc44:	428a      	cmp	r2, r1
 800bc46:	bf04      	itt	eq
 800bc48:	6811      	ldreq	r1, [r2, #0]
 800bc4a:	6852      	ldreq	r2, [r2, #4]
 800bc4c:	6062      	str	r2, [r4, #4]
 800bc4e:	bf04      	itt	eq
 800bc50:	1809      	addeq	r1, r1, r0
 800bc52:	6021      	streq	r1, [r4, #0]
 800bc54:	605c      	str	r4, [r3, #4]
 800bc56:	e7c7      	b.n	800bbe8 <_free_r+0x24>
 800bc58:	bd38      	pop	{r3, r4, r5, pc}
 800bc5a:	bf00      	nop
 800bc5c:	240004f4 	.word	0x240004f4

0800bc60 <_malloc_r>:
 800bc60:	b570      	push	{r4, r5, r6, lr}
 800bc62:	1ccd      	adds	r5, r1, #3
 800bc64:	f025 0503 	bic.w	r5, r5, #3
 800bc68:	3508      	adds	r5, #8
 800bc6a:	2d0c      	cmp	r5, #12
 800bc6c:	bf38      	it	cc
 800bc6e:	250c      	movcc	r5, #12
 800bc70:	2d00      	cmp	r5, #0
 800bc72:	4606      	mov	r6, r0
 800bc74:	db01      	blt.n	800bc7a <_malloc_r+0x1a>
 800bc76:	42a9      	cmp	r1, r5
 800bc78:	d903      	bls.n	800bc82 <_malloc_r+0x22>
 800bc7a:	230c      	movs	r3, #12
 800bc7c:	6033      	str	r3, [r6, #0]
 800bc7e:	2000      	movs	r0, #0
 800bc80:	bd70      	pop	{r4, r5, r6, pc}
 800bc82:	f000 f9d4 	bl	800c02e <__malloc_lock>
 800bc86:	4a21      	ldr	r2, [pc, #132]	; (800bd0c <_malloc_r+0xac>)
 800bc88:	6814      	ldr	r4, [r2, #0]
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	b991      	cbnz	r1, 800bcb4 <_malloc_r+0x54>
 800bc8e:	4c20      	ldr	r4, [pc, #128]	; (800bd10 <_malloc_r+0xb0>)
 800bc90:	6823      	ldr	r3, [r4, #0]
 800bc92:	b91b      	cbnz	r3, 800bc9c <_malloc_r+0x3c>
 800bc94:	4630      	mov	r0, r6
 800bc96:	f000 f98f 	bl	800bfb8 <_sbrk_r>
 800bc9a:	6020      	str	r0, [r4, #0]
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	4630      	mov	r0, r6
 800bca0:	f000 f98a 	bl	800bfb8 <_sbrk_r>
 800bca4:	1c43      	adds	r3, r0, #1
 800bca6:	d124      	bne.n	800bcf2 <_malloc_r+0x92>
 800bca8:	230c      	movs	r3, #12
 800bcaa:	6033      	str	r3, [r6, #0]
 800bcac:	4630      	mov	r0, r6
 800bcae:	f000 f9bf 	bl	800c030 <__malloc_unlock>
 800bcb2:	e7e4      	b.n	800bc7e <_malloc_r+0x1e>
 800bcb4:	680b      	ldr	r3, [r1, #0]
 800bcb6:	1b5b      	subs	r3, r3, r5
 800bcb8:	d418      	bmi.n	800bcec <_malloc_r+0x8c>
 800bcba:	2b0b      	cmp	r3, #11
 800bcbc:	d90f      	bls.n	800bcde <_malloc_r+0x7e>
 800bcbe:	600b      	str	r3, [r1, #0]
 800bcc0:	50cd      	str	r5, [r1, r3]
 800bcc2:	18cc      	adds	r4, r1, r3
 800bcc4:	4630      	mov	r0, r6
 800bcc6:	f000 f9b3 	bl	800c030 <__malloc_unlock>
 800bcca:	f104 000b 	add.w	r0, r4, #11
 800bcce:	1d23      	adds	r3, r4, #4
 800bcd0:	f020 0007 	bic.w	r0, r0, #7
 800bcd4:	1ac3      	subs	r3, r0, r3
 800bcd6:	d0d3      	beq.n	800bc80 <_malloc_r+0x20>
 800bcd8:	425a      	negs	r2, r3
 800bcda:	50e2      	str	r2, [r4, r3]
 800bcdc:	e7d0      	b.n	800bc80 <_malloc_r+0x20>
 800bcde:	428c      	cmp	r4, r1
 800bce0:	684b      	ldr	r3, [r1, #4]
 800bce2:	bf16      	itet	ne
 800bce4:	6063      	strne	r3, [r4, #4]
 800bce6:	6013      	streq	r3, [r2, #0]
 800bce8:	460c      	movne	r4, r1
 800bcea:	e7eb      	b.n	800bcc4 <_malloc_r+0x64>
 800bcec:	460c      	mov	r4, r1
 800bcee:	6849      	ldr	r1, [r1, #4]
 800bcf0:	e7cc      	b.n	800bc8c <_malloc_r+0x2c>
 800bcf2:	1cc4      	adds	r4, r0, #3
 800bcf4:	f024 0403 	bic.w	r4, r4, #3
 800bcf8:	42a0      	cmp	r0, r4
 800bcfa:	d005      	beq.n	800bd08 <_malloc_r+0xa8>
 800bcfc:	1a21      	subs	r1, r4, r0
 800bcfe:	4630      	mov	r0, r6
 800bd00:	f000 f95a 	bl	800bfb8 <_sbrk_r>
 800bd04:	3001      	adds	r0, #1
 800bd06:	d0cf      	beq.n	800bca8 <_malloc_r+0x48>
 800bd08:	6025      	str	r5, [r4, #0]
 800bd0a:	e7db      	b.n	800bcc4 <_malloc_r+0x64>
 800bd0c:	240004f4 	.word	0x240004f4
 800bd10:	240004f8 	.word	0x240004f8

0800bd14 <__ssputs_r>:
 800bd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd18:	688e      	ldr	r6, [r1, #8]
 800bd1a:	429e      	cmp	r6, r3
 800bd1c:	4682      	mov	sl, r0
 800bd1e:	460c      	mov	r4, r1
 800bd20:	4690      	mov	r8, r2
 800bd22:	4699      	mov	r9, r3
 800bd24:	d837      	bhi.n	800bd96 <__ssputs_r+0x82>
 800bd26:	898a      	ldrh	r2, [r1, #12]
 800bd28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd2c:	d031      	beq.n	800bd92 <__ssputs_r+0x7e>
 800bd2e:	6825      	ldr	r5, [r4, #0]
 800bd30:	6909      	ldr	r1, [r1, #16]
 800bd32:	1a6f      	subs	r7, r5, r1
 800bd34:	6965      	ldr	r5, [r4, #20]
 800bd36:	2302      	movs	r3, #2
 800bd38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd3c:	fb95 f5f3 	sdiv	r5, r5, r3
 800bd40:	f109 0301 	add.w	r3, r9, #1
 800bd44:	443b      	add	r3, r7
 800bd46:	429d      	cmp	r5, r3
 800bd48:	bf38      	it	cc
 800bd4a:	461d      	movcc	r5, r3
 800bd4c:	0553      	lsls	r3, r2, #21
 800bd4e:	d530      	bpl.n	800bdb2 <__ssputs_r+0x9e>
 800bd50:	4629      	mov	r1, r5
 800bd52:	f7ff ff85 	bl	800bc60 <_malloc_r>
 800bd56:	4606      	mov	r6, r0
 800bd58:	b950      	cbnz	r0, 800bd70 <__ssputs_r+0x5c>
 800bd5a:	230c      	movs	r3, #12
 800bd5c:	f8ca 3000 	str.w	r3, [sl]
 800bd60:	89a3      	ldrh	r3, [r4, #12]
 800bd62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd66:	81a3      	strh	r3, [r4, #12]
 800bd68:	f04f 30ff 	mov.w	r0, #4294967295
 800bd6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd70:	463a      	mov	r2, r7
 800bd72:	6921      	ldr	r1, [r4, #16]
 800bd74:	f7ff fc32 	bl	800b5dc <memcpy>
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd82:	81a3      	strh	r3, [r4, #12]
 800bd84:	6126      	str	r6, [r4, #16]
 800bd86:	6165      	str	r5, [r4, #20]
 800bd88:	443e      	add	r6, r7
 800bd8a:	1bed      	subs	r5, r5, r7
 800bd8c:	6026      	str	r6, [r4, #0]
 800bd8e:	60a5      	str	r5, [r4, #8]
 800bd90:	464e      	mov	r6, r9
 800bd92:	454e      	cmp	r6, r9
 800bd94:	d900      	bls.n	800bd98 <__ssputs_r+0x84>
 800bd96:	464e      	mov	r6, r9
 800bd98:	4632      	mov	r2, r6
 800bd9a:	4641      	mov	r1, r8
 800bd9c:	6820      	ldr	r0, [r4, #0]
 800bd9e:	f000 f92d 	bl	800bffc <memmove>
 800bda2:	68a3      	ldr	r3, [r4, #8]
 800bda4:	1b9b      	subs	r3, r3, r6
 800bda6:	60a3      	str	r3, [r4, #8]
 800bda8:	6823      	ldr	r3, [r4, #0]
 800bdaa:	441e      	add	r6, r3
 800bdac:	6026      	str	r6, [r4, #0]
 800bdae:	2000      	movs	r0, #0
 800bdb0:	e7dc      	b.n	800bd6c <__ssputs_r+0x58>
 800bdb2:	462a      	mov	r2, r5
 800bdb4:	f000 f93d 	bl	800c032 <_realloc_r>
 800bdb8:	4606      	mov	r6, r0
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	d1e2      	bne.n	800bd84 <__ssputs_r+0x70>
 800bdbe:	6921      	ldr	r1, [r4, #16]
 800bdc0:	4650      	mov	r0, sl
 800bdc2:	f7ff feff 	bl	800bbc4 <_free_r>
 800bdc6:	e7c8      	b.n	800bd5a <__ssputs_r+0x46>

0800bdc8 <_svfiprintf_r>:
 800bdc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	461d      	mov	r5, r3
 800bdce:	898b      	ldrh	r3, [r1, #12]
 800bdd0:	061f      	lsls	r7, r3, #24
 800bdd2:	b09d      	sub	sp, #116	; 0x74
 800bdd4:	4680      	mov	r8, r0
 800bdd6:	460c      	mov	r4, r1
 800bdd8:	4616      	mov	r6, r2
 800bdda:	d50f      	bpl.n	800bdfc <_svfiprintf_r+0x34>
 800bddc:	690b      	ldr	r3, [r1, #16]
 800bdde:	b96b      	cbnz	r3, 800bdfc <_svfiprintf_r+0x34>
 800bde0:	2140      	movs	r1, #64	; 0x40
 800bde2:	f7ff ff3d 	bl	800bc60 <_malloc_r>
 800bde6:	6020      	str	r0, [r4, #0]
 800bde8:	6120      	str	r0, [r4, #16]
 800bdea:	b928      	cbnz	r0, 800bdf8 <_svfiprintf_r+0x30>
 800bdec:	230c      	movs	r3, #12
 800bdee:	f8c8 3000 	str.w	r3, [r8]
 800bdf2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf6:	e0c8      	b.n	800bf8a <_svfiprintf_r+0x1c2>
 800bdf8:	2340      	movs	r3, #64	; 0x40
 800bdfa:	6163      	str	r3, [r4, #20]
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	9309      	str	r3, [sp, #36]	; 0x24
 800be00:	2320      	movs	r3, #32
 800be02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be06:	2330      	movs	r3, #48	; 0x30
 800be08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be0c:	9503      	str	r5, [sp, #12]
 800be0e:	f04f 0b01 	mov.w	fp, #1
 800be12:	4637      	mov	r7, r6
 800be14:	463d      	mov	r5, r7
 800be16:	f815 3b01 	ldrb.w	r3, [r5], #1
 800be1a:	b10b      	cbz	r3, 800be20 <_svfiprintf_r+0x58>
 800be1c:	2b25      	cmp	r3, #37	; 0x25
 800be1e:	d13e      	bne.n	800be9e <_svfiprintf_r+0xd6>
 800be20:	ebb7 0a06 	subs.w	sl, r7, r6
 800be24:	d00b      	beq.n	800be3e <_svfiprintf_r+0x76>
 800be26:	4653      	mov	r3, sl
 800be28:	4632      	mov	r2, r6
 800be2a:	4621      	mov	r1, r4
 800be2c:	4640      	mov	r0, r8
 800be2e:	f7ff ff71 	bl	800bd14 <__ssputs_r>
 800be32:	3001      	adds	r0, #1
 800be34:	f000 80a4 	beq.w	800bf80 <_svfiprintf_r+0x1b8>
 800be38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be3a:	4453      	add	r3, sl
 800be3c:	9309      	str	r3, [sp, #36]	; 0x24
 800be3e:	783b      	ldrb	r3, [r7, #0]
 800be40:	2b00      	cmp	r3, #0
 800be42:	f000 809d 	beq.w	800bf80 <_svfiprintf_r+0x1b8>
 800be46:	2300      	movs	r3, #0
 800be48:	f04f 32ff 	mov.w	r2, #4294967295
 800be4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be50:	9304      	str	r3, [sp, #16]
 800be52:	9307      	str	r3, [sp, #28]
 800be54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be58:	931a      	str	r3, [sp, #104]	; 0x68
 800be5a:	462f      	mov	r7, r5
 800be5c:	2205      	movs	r2, #5
 800be5e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800be62:	4850      	ldr	r0, [pc, #320]	; (800bfa4 <_svfiprintf_r+0x1dc>)
 800be64:	f7f4 faa4 	bl	80003b0 <memchr>
 800be68:	9b04      	ldr	r3, [sp, #16]
 800be6a:	b9d0      	cbnz	r0, 800bea2 <_svfiprintf_r+0xda>
 800be6c:	06d9      	lsls	r1, r3, #27
 800be6e:	bf44      	itt	mi
 800be70:	2220      	movmi	r2, #32
 800be72:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800be76:	071a      	lsls	r2, r3, #28
 800be78:	bf44      	itt	mi
 800be7a:	222b      	movmi	r2, #43	; 0x2b
 800be7c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800be80:	782a      	ldrb	r2, [r5, #0]
 800be82:	2a2a      	cmp	r2, #42	; 0x2a
 800be84:	d015      	beq.n	800beb2 <_svfiprintf_r+0xea>
 800be86:	9a07      	ldr	r2, [sp, #28]
 800be88:	462f      	mov	r7, r5
 800be8a:	2000      	movs	r0, #0
 800be8c:	250a      	movs	r5, #10
 800be8e:	4639      	mov	r1, r7
 800be90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be94:	3b30      	subs	r3, #48	; 0x30
 800be96:	2b09      	cmp	r3, #9
 800be98:	d94d      	bls.n	800bf36 <_svfiprintf_r+0x16e>
 800be9a:	b1b8      	cbz	r0, 800becc <_svfiprintf_r+0x104>
 800be9c:	e00f      	b.n	800bebe <_svfiprintf_r+0xf6>
 800be9e:	462f      	mov	r7, r5
 800bea0:	e7b8      	b.n	800be14 <_svfiprintf_r+0x4c>
 800bea2:	4a40      	ldr	r2, [pc, #256]	; (800bfa4 <_svfiprintf_r+0x1dc>)
 800bea4:	1a80      	subs	r0, r0, r2
 800bea6:	fa0b f000 	lsl.w	r0, fp, r0
 800beaa:	4318      	orrs	r0, r3
 800beac:	9004      	str	r0, [sp, #16]
 800beae:	463d      	mov	r5, r7
 800beb0:	e7d3      	b.n	800be5a <_svfiprintf_r+0x92>
 800beb2:	9a03      	ldr	r2, [sp, #12]
 800beb4:	1d11      	adds	r1, r2, #4
 800beb6:	6812      	ldr	r2, [r2, #0]
 800beb8:	9103      	str	r1, [sp, #12]
 800beba:	2a00      	cmp	r2, #0
 800bebc:	db01      	blt.n	800bec2 <_svfiprintf_r+0xfa>
 800bebe:	9207      	str	r2, [sp, #28]
 800bec0:	e004      	b.n	800becc <_svfiprintf_r+0x104>
 800bec2:	4252      	negs	r2, r2
 800bec4:	f043 0302 	orr.w	r3, r3, #2
 800bec8:	9207      	str	r2, [sp, #28]
 800beca:	9304      	str	r3, [sp, #16]
 800becc:	783b      	ldrb	r3, [r7, #0]
 800bece:	2b2e      	cmp	r3, #46	; 0x2e
 800bed0:	d10c      	bne.n	800beec <_svfiprintf_r+0x124>
 800bed2:	787b      	ldrb	r3, [r7, #1]
 800bed4:	2b2a      	cmp	r3, #42	; 0x2a
 800bed6:	d133      	bne.n	800bf40 <_svfiprintf_r+0x178>
 800bed8:	9b03      	ldr	r3, [sp, #12]
 800beda:	1d1a      	adds	r2, r3, #4
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	9203      	str	r2, [sp, #12]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	bfb8      	it	lt
 800bee4:	f04f 33ff 	movlt.w	r3, #4294967295
 800bee8:	3702      	adds	r7, #2
 800beea:	9305      	str	r3, [sp, #20]
 800beec:	4d2e      	ldr	r5, [pc, #184]	; (800bfa8 <_svfiprintf_r+0x1e0>)
 800beee:	7839      	ldrb	r1, [r7, #0]
 800bef0:	2203      	movs	r2, #3
 800bef2:	4628      	mov	r0, r5
 800bef4:	f7f4 fa5c 	bl	80003b0 <memchr>
 800bef8:	b138      	cbz	r0, 800bf0a <_svfiprintf_r+0x142>
 800befa:	2340      	movs	r3, #64	; 0x40
 800befc:	1b40      	subs	r0, r0, r5
 800befe:	fa03 f000 	lsl.w	r0, r3, r0
 800bf02:	9b04      	ldr	r3, [sp, #16]
 800bf04:	4303      	orrs	r3, r0
 800bf06:	3701      	adds	r7, #1
 800bf08:	9304      	str	r3, [sp, #16]
 800bf0a:	7839      	ldrb	r1, [r7, #0]
 800bf0c:	4827      	ldr	r0, [pc, #156]	; (800bfac <_svfiprintf_r+0x1e4>)
 800bf0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf12:	2206      	movs	r2, #6
 800bf14:	1c7e      	adds	r6, r7, #1
 800bf16:	f7f4 fa4b 	bl	80003b0 <memchr>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d038      	beq.n	800bf90 <_svfiprintf_r+0x1c8>
 800bf1e:	4b24      	ldr	r3, [pc, #144]	; (800bfb0 <_svfiprintf_r+0x1e8>)
 800bf20:	bb13      	cbnz	r3, 800bf68 <_svfiprintf_r+0x1a0>
 800bf22:	9b03      	ldr	r3, [sp, #12]
 800bf24:	3307      	adds	r3, #7
 800bf26:	f023 0307 	bic.w	r3, r3, #7
 800bf2a:	3308      	adds	r3, #8
 800bf2c:	9303      	str	r3, [sp, #12]
 800bf2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf30:	444b      	add	r3, r9
 800bf32:	9309      	str	r3, [sp, #36]	; 0x24
 800bf34:	e76d      	b.n	800be12 <_svfiprintf_r+0x4a>
 800bf36:	fb05 3202 	mla	r2, r5, r2, r3
 800bf3a:	2001      	movs	r0, #1
 800bf3c:	460f      	mov	r7, r1
 800bf3e:	e7a6      	b.n	800be8e <_svfiprintf_r+0xc6>
 800bf40:	2300      	movs	r3, #0
 800bf42:	3701      	adds	r7, #1
 800bf44:	9305      	str	r3, [sp, #20]
 800bf46:	4619      	mov	r1, r3
 800bf48:	250a      	movs	r5, #10
 800bf4a:	4638      	mov	r0, r7
 800bf4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf50:	3a30      	subs	r2, #48	; 0x30
 800bf52:	2a09      	cmp	r2, #9
 800bf54:	d903      	bls.n	800bf5e <_svfiprintf_r+0x196>
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d0c8      	beq.n	800beec <_svfiprintf_r+0x124>
 800bf5a:	9105      	str	r1, [sp, #20]
 800bf5c:	e7c6      	b.n	800beec <_svfiprintf_r+0x124>
 800bf5e:	fb05 2101 	mla	r1, r5, r1, r2
 800bf62:	2301      	movs	r3, #1
 800bf64:	4607      	mov	r7, r0
 800bf66:	e7f0      	b.n	800bf4a <_svfiprintf_r+0x182>
 800bf68:	ab03      	add	r3, sp, #12
 800bf6a:	9300      	str	r3, [sp, #0]
 800bf6c:	4622      	mov	r2, r4
 800bf6e:	4b11      	ldr	r3, [pc, #68]	; (800bfb4 <_svfiprintf_r+0x1ec>)
 800bf70:	a904      	add	r1, sp, #16
 800bf72:	4640      	mov	r0, r8
 800bf74:	f7fe f968 	bl	800a248 <_printf_float>
 800bf78:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bf7c:	4681      	mov	r9, r0
 800bf7e:	d1d6      	bne.n	800bf2e <_svfiprintf_r+0x166>
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	065b      	lsls	r3, r3, #25
 800bf84:	f53f af35 	bmi.w	800bdf2 <_svfiprintf_r+0x2a>
 800bf88:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf8a:	b01d      	add	sp, #116	; 0x74
 800bf8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf90:	ab03      	add	r3, sp, #12
 800bf92:	9300      	str	r3, [sp, #0]
 800bf94:	4622      	mov	r2, r4
 800bf96:	4b07      	ldr	r3, [pc, #28]	; (800bfb4 <_svfiprintf_r+0x1ec>)
 800bf98:	a904      	add	r1, sp, #16
 800bf9a:	4640      	mov	r0, r8
 800bf9c:	f7fe fbf6 	bl	800a78c <_printf_i>
 800bfa0:	e7ea      	b.n	800bf78 <_svfiprintf_r+0x1b0>
 800bfa2:	bf00      	nop
 800bfa4:	08012c9c 	.word	0x08012c9c
 800bfa8:	08012ca2 	.word	0x08012ca2
 800bfac:	08012ca6 	.word	0x08012ca6
 800bfb0:	0800a249 	.word	0x0800a249
 800bfb4:	0800bd15 	.word	0x0800bd15

0800bfb8 <_sbrk_r>:
 800bfb8:	b538      	push	{r3, r4, r5, lr}
 800bfba:	4c06      	ldr	r4, [pc, #24]	; (800bfd4 <_sbrk_r+0x1c>)
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4605      	mov	r5, r0
 800bfc0:	4608      	mov	r0, r1
 800bfc2:	6023      	str	r3, [r4, #0]
 800bfc4:	f7f7 f900 	bl	80031c8 <_sbrk>
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	d102      	bne.n	800bfd2 <_sbrk_r+0x1a>
 800bfcc:	6823      	ldr	r3, [r4, #0]
 800bfce:	b103      	cbz	r3, 800bfd2 <_sbrk_r+0x1a>
 800bfd0:	602b      	str	r3, [r5, #0]
 800bfd2:	bd38      	pop	{r3, r4, r5, pc}
 800bfd4:	2400d664 	.word	0x2400d664

0800bfd8 <__ascii_mbtowc>:
 800bfd8:	b082      	sub	sp, #8
 800bfda:	b901      	cbnz	r1, 800bfde <__ascii_mbtowc+0x6>
 800bfdc:	a901      	add	r1, sp, #4
 800bfde:	b142      	cbz	r2, 800bff2 <__ascii_mbtowc+0x1a>
 800bfe0:	b14b      	cbz	r3, 800bff6 <__ascii_mbtowc+0x1e>
 800bfe2:	7813      	ldrb	r3, [r2, #0]
 800bfe4:	600b      	str	r3, [r1, #0]
 800bfe6:	7812      	ldrb	r2, [r2, #0]
 800bfe8:	1c10      	adds	r0, r2, #0
 800bfea:	bf18      	it	ne
 800bfec:	2001      	movne	r0, #1
 800bfee:	b002      	add	sp, #8
 800bff0:	4770      	bx	lr
 800bff2:	4610      	mov	r0, r2
 800bff4:	e7fb      	b.n	800bfee <__ascii_mbtowc+0x16>
 800bff6:	f06f 0001 	mvn.w	r0, #1
 800bffa:	e7f8      	b.n	800bfee <__ascii_mbtowc+0x16>

0800bffc <memmove>:
 800bffc:	4288      	cmp	r0, r1
 800bffe:	b510      	push	{r4, lr}
 800c000:	eb01 0302 	add.w	r3, r1, r2
 800c004:	d807      	bhi.n	800c016 <memmove+0x1a>
 800c006:	1e42      	subs	r2, r0, #1
 800c008:	4299      	cmp	r1, r3
 800c00a:	d00a      	beq.n	800c022 <memmove+0x26>
 800c00c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c010:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c014:	e7f8      	b.n	800c008 <memmove+0xc>
 800c016:	4283      	cmp	r3, r0
 800c018:	d9f5      	bls.n	800c006 <memmove+0xa>
 800c01a:	1881      	adds	r1, r0, r2
 800c01c:	1ad2      	subs	r2, r2, r3
 800c01e:	42d3      	cmn	r3, r2
 800c020:	d100      	bne.n	800c024 <memmove+0x28>
 800c022:	bd10      	pop	{r4, pc}
 800c024:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c028:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c02c:	e7f7      	b.n	800c01e <memmove+0x22>

0800c02e <__malloc_lock>:
 800c02e:	4770      	bx	lr

0800c030 <__malloc_unlock>:
 800c030:	4770      	bx	lr

0800c032 <_realloc_r>:
 800c032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c034:	4607      	mov	r7, r0
 800c036:	4614      	mov	r4, r2
 800c038:	460e      	mov	r6, r1
 800c03a:	b921      	cbnz	r1, 800c046 <_realloc_r+0x14>
 800c03c:	4611      	mov	r1, r2
 800c03e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c042:	f7ff be0d 	b.w	800bc60 <_malloc_r>
 800c046:	b922      	cbnz	r2, 800c052 <_realloc_r+0x20>
 800c048:	f7ff fdbc 	bl	800bbc4 <_free_r>
 800c04c:	4625      	mov	r5, r4
 800c04e:	4628      	mov	r0, r5
 800c050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c052:	f000 f821 	bl	800c098 <_malloc_usable_size_r>
 800c056:	42a0      	cmp	r0, r4
 800c058:	d20f      	bcs.n	800c07a <_realloc_r+0x48>
 800c05a:	4621      	mov	r1, r4
 800c05c:	4638      	mov	r0, r7
 800c05e:	f7ff fdff 	bl	800bc60 <_malloc_r>
 800c062:	4605      	mov	r5, r0
 800c064:	2800      	cmp	r0, #0
 800c066:	d0f2      	beq.n	800c04e <_realloc_r+0x1c>
 800c068:	4631      	mov	r1, r6
 800c06a:	4622      	mov	r2, r4
 800c06c:	f7ff fab6 	bl	800b5dc <memcpy>
 800c070:	4631      	mov	r1, r6
 800c072:	4638      	mov	r0, r7
 800c074:	f7ff fda6 	bl	800bbc4 <_free_r>
 800c078:	e7e9      	b.n	800c04e <_realloc_r+0x1c>
 800c07a:	4635      	mov	r5, r6
 800c07c:	e7e7      	b.n	800c04e <_realloc_r+0x1c>

0800c07e <__ascii_wctomb>:
 800c07e:	b149      	cbz	r1, 800c094 <__ascii_wctomb+0x16>
 800c080:	2aff      	cmp	r2, #255	; 0xff
 800c082:	bf85      	ittet	hi
 800c084:	238a      	movhi	r3, #138	; 0x8a
 800c086:	6003      	strhi	r3, [r0, #0]
 800c088:	700a      	strbls	r2, [r1, #0]
 800c08a:	f04f 30ff 	movhi.w	r0, #4294967295
 800c08e:	bf98      	it	ls
 800c090:	2001      	movls	r0, #1
 800c092:	4770      	bx	lr
 800c094:	4608      	mov	r0, r1
 800c096:	4770      	bx	lr

0800c098 <_malloc_usable_size_r>:
 800c098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c09c:	1f18      	subs	r0, r3, #4
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	bfbc      	itt	lt
 800c0a2:	580b      	ldrlt	r3, [r1, r0]
 800c0a4:	18c0      	addlt	r0, r0, r3
 800c0a6:	4770      	bx	lr

0800c0a8 <cos>:
 800c0a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0aa:	eeb0 7b40 	vmov.f64	d7, d0
 800c0ae:	ee17 3a90 	vmov	r3, s15
 800c0b2:	4a19      	ldr	r2, [pc, #100]	; (800c118 <cos+0x70>)
 800c0b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	dc04      	bgt.n	800c0c6 <cos+0x1e>
 800c0bc:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800c110 <cos+0x68>
 800c0c0:	f000 ff4a 	bl	800cf58 <__kernel_cos>
 800c0c4:	e004      	b.n	800c0d0 <cos+0x28>
 800c0c6:	4a15      	ldr	r2, [pc, #84]	; (800c11c <cos+0x74>)
 800c0c8:	4293      	cmp	r3, r2
 800c0ca:	dd04      	ble.n	800c0d6 <cos+0x2e>
 800c0cc:	ee30 0b40 	vsub.f64	d0, d0, d0
 800c0d0:	b005      	add	sp, #20
 800c0d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c0d6:	4668      	mov	r0, sp
 800c0d8:	f000 fdfe 	bl	800ccd8 <__ieee754_rem_pio2>
 800c0dc:	f000 0003 	and.w	r0, r0, #3
 800c0e0:	2801      	cmp	r0, #1
 800c0e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c0e6:	ed9d 0b00 	vldr	d0, [sp]
 800c0ea:	d007      	beq.n	800c0fc <cos+0x54>
 800c0ec:	2802      	cmp	r0, #2
 800c0ee:	d00a      	beq.n	800c106 <cos+0x5e>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d0e5      	beq.n	800c0c0 <cos+0x18>
 800c0f4:	2001      	movs	r0, #1
 800c0f6:	f001 fa37 	bl	800d568 <__kernel_sin>
 800c0fa:	e7e9      	b.n	800c0d0 <cos+0x28>
 800c0fc:	f001 fa34 	bl	800d568 <__kernel_sin>
 800c100:	eeb1 0b40 	vneg.f64	d0, d0
 800c104:	e7e4      	b.n	800c0d0 <cos+0x28>
 800c106:	f000 ff27 	bl	800cf58 <__kernel_cos>
 800c10a:	e7f9      	b.n	800c100 <cos+0x58>
 800c10c:	f3af 8000 	nop.w
	...
 800c118:	3fe921fb 	.word	0x3fe921fb
 800c11c:	7fefffff 	.word	0x7fefffff

0800c120 <sin>:
 800c120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c122:	eeb0 7b40 	vmov.f64	d7, d0
 800c126:	ee17 3a90 	vmov	r3, s15
 800c12a:	4a19      	ldr	r2, [pc, #100]	; (800c190 <sin+0x70>)
 800c12c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c130:	4293      	cmp	r3, r2
 800c132:	dc05      	bgt.n	800c140 <sin+0x20>
 800c134:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800c188 <sin+0x68>
 800c138:	2000      	movs	r0, #0
 800c13a:	f001 fa15 	bl	800d568 <__kernel_sin>
 800c13e:	e004      	b.n	800c14a <sin+0x2a>
 800c140:	4a14      	ldr	r2, [pc, #80]	; (800c194 <sin+0x74>)
 800c142:	4293      	cmp	r3, r2
 800c144:	dd04      	ble.n	800c150 <sin+0x30>
 800c146:	ee30 0b40 	vsub.f64	d0, d0, d0
 800c14a:	b005      	add	sp, #20
 800c14c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c150:	4668      	mov	r0, sp
 800c152:	f000 fdc1 	bl	800ccd8 <__ieee754_rem_pio2>
 800c156:	f000 0003 	and.w	r0, r0, #3
 800c15a:	2801      	cmp	r0, #1
 800c15c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c160:	ed9d 0b00 	vldr	d0, [sp]
 800c164:	d004      	beq.n	800c170 <sin+0x50>
 800c166:	2802      	cmp	r0, #2
 800c168:	d005      	beq.n	800c176 <sin+0x56>
 800c16a:	b950      	cbnz	r0, 800c182 <sin+0x62>
 800c16c:	2001      	movs	r0, #1
 800c16e:	e7e4      	b.n	800c13a <sin+0x1a>
 800c170:	f000 fef2 	bl	800cf58 <__kernel_cos>
 800c174:	e7e9      	b.n	800c14a <sin+0x2a>
 800c176:	2001      	movs	r0, #1
 800c178:	f001 f9f6 	bl	800d568 <__kernel_sin>
 800c17c:	eeb1 0b40 	vneg.f64	d0, d0
 800c180:	e7e3      	b.n	800c14a <sin+0x2a>
 800c182:	f000 fee9 	bl	800cf58 <__kernel_cos>
 800c186:	e7f9      	b.n	800c17c <sin+0x5c>
	...
 800c190:	3fe921fb 	.word	0x3fe921fb
 800c194:	7fefffff 	.word	0x7fefffff

0800c198 <log10>:
 800c198:	b500      	push	{lr}
 800c19a:	ed2d 8b02 	vpush	{d8}
 800c19e:	eeb0 8b40 	vmov.f64	d8, d0
 800c1a2:	b08b      	sub	sp, #44	; 0x2c
 800c1a4:	f000 f998 	bl	800c4d8 <__ieee754_log10>
 800c1a8:	4b2d      	ldr	r3, [pc, #180]	; (800c260 <log10+0xc8>)
 800c1aa:	f993 3000 	ldrsb.w	r3, [r3]
 800c1ae:	1c5a      	adds	r2, r3, #1
 800c1b0:	d051      	beq.n	800c256 <log10+0xbe>
 800c1b2:	eeb4 8b48 	vcmp.f64	d8, d8
 800c1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ba:	d64c      	bvs.n	800c256 <log10+0xbe>
 800c1bc:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800c1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1c4:	d847      	bhi.n	800c256 <log10+0xbe>
 800c1c6:	4a27      	ldr	r2, [pc, #156]	; (800c264 <log10+0xcc>)
 800c1c8:	9201      	str	r2, [sp, #4]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	9208      	str	r2, [sp, #32]
 800c1ce:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c1d2:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c1d6:	b993      	cbnz	r3, 800c1fe <log10+0x66>
 800c1d8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c1dc:	4922      	ldr	r1, [pc, #136]	; (800c268 <log10+0xd0>)
 800c1de:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 800c1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c1ea:	d025      	beq.n	800c238 <log10+0xa0>
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	2b02      	cmp	r3, #2
 800c1f0:	9200      	str	r2, [sp, #0]
 800c1f2:	d116      	bne.n	800c222 <log10+0x8a>
 800c1f4:	f7fd ff70 	bl	800a0d8 <__errno>
 800c1f8:	2321      	movs	r3, #33	; 0x21
 800c1fa:	6003      	str	r3, [r0, #0]
 800c1fc:	e016      	b.n	800c22c <log10+0x94>
 800c1fe:	491b      	ldr	r1, [pc, #108]	; (800c26c <log10+0xd4>)
 800c200:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c204:	2000      	movs	r0, #0
 800c206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c20a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c20e:	d1ed      	bne.n	800c1ec <log10+0x54>
 800c210:	2202      	movs	r2, #2
 800c212:	4293      	cmp	r3, r2
 800c214:	9200      	str	r2, [sp, #0]
 800c216:	d111      	bne.n	800c23c <log10+0xa4>
 800c218:	f7fd ff5e 	bl	800a0d8 <__errno>
 800c21c:	2322      	movs	r3, #34	; 0x22
 800c21e:	6003      	str	r3, [r0, #0]
 800c220:	e011      	b.n	800c246 <log10+0xae>
 800c222:	4668      	mov	r0, sp
 800c224:	f001 fa84 	bl	800d730 <matherr>
 800c228:	2800      	cmp	r0, #0
 800c22a:	d0e3      	beq.n	800c1f4 <log10+0x5c>
 800c22c:	4810      	ldr	r0, [pc, #64]	; (800c270 <log10+0xd8>)
 800c22e:	f001 fa83 	bl	800d738 <nan>
 800c232:	ed8d 0b06 	vstr	d0, [sp, #24]
 800c236:	e006      	b.n	800c246 <log10+0xae>
 800c238:	2302      	movs	r3, #2
 800c23a:	9300      	str	r3, [sp, #0]
 800c23c:	4668      	mov	r0, sp
 800c23e:	f001 fa77 	bl	800d730 <matherr>
 800c242:	2800      	cmp	r0, #0
 800c244:	d0e8      	beq.n	800c218 <log10+0x80>
 800c246:	9b08      	ldr	r3, [sp, #32]
 800c248:	b11b      	cbz	r3, 800c252 <log10+0xba>
 800c24a:	f7fd ff45 	bl	800a0d8 <__errno>
 800c24e:	9b08      	ldr	r3, [sp, #32]
 800c250:	6003      	str	r3, [r0, #0]
 800c252:	ed9d 0b06 	vldr	d0, [sp, #24]
 800c256:	b00b      	add	sp, #44	; 0x2c
 800c258:	ecbd 8b02 	vpop	{d8}
 800c25c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c260:	240003d4 	.word	0x240003d4
 800c264:	08012db8 	.word	0x08012db8
 800c268:	c7efffff 	.word	0xc7efffff
 800c26c:	fff00000 	.word	0xfff00000
 800c270:	08012ca1 	.word	0x08012ca1
 800c274:	00000000 	.word	0x00000000

0800c278 <pow>:
 800c278:	b570      	push	{r4, r5, r6, lr}
 800c27a:	ed2d 8b0a 	vpush	{d8-d12}
 800c27e:	eeb0 9b40 	vmov.f64	d9, d0
 800c282:	eeb0 8b41 	vmov.f64	d8, d1
 800c286:	4c8c      	ldr	r4, [pc, #560]	; (800c4b8 <pow+0x240>)
 800c288:	b08a      	sub	sp, #40	; 0x28
 800c28a:	f000 f99d 	bl	800c5c8 <__ieee754_pow>
 800c28e:	f994 3000 	ldrsb.w	r3, [r4]
 800c292:	eeb0 ab40 	vmov.f64	d10, d0
 800c296:	1c5a      	adds	r2, r3, #1
 800c298:	4626      	mov	r6, r4
 800c29a:	d04b      	beq.n	800c334 <pow+0xbc>
 800c29c:	eeb4 8b48 	vcmp.f64	d8, d8
 800c2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2a4:	d646      	bvs.n	800c334 <pow+0xbc>
 800c2a6:	eeb4 9b49 	vcmp.f64	d9, d9
 800c2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ae:	d719      	bvc.n	800c2e4 <pow+0x6c>
 800c2b0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2b8:	d13c      	bne.n	800c334 <pow+0xbc>
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	9200      	str	r2, [sp, #0]
 800c2be:	497f      	ldr	r1, [pc, #508]	; (800c4bc <pow+0x244>)
 800c2c0:	4a7f      	ldr	r2, [pc, #508]	; (800c4c0 <pow+0x248>)
 800c2c2:	9201      	str	r2, [sp, #4]
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	2b02      	cmp	r3, #2
 800c2ca:	9208      	str	r2, [sp, #32]
 800c2cc:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c2d0:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c2d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c2d8:	d02a      	beq.n	800c330 <pow+0xb8>
 800c2da:	4668      	mov	r0, sp
 800c2dc:	f001 fa28 	bl	800d730 <matherr>
 800c2e0:	bb00      	cbnz	r0, 800c324 <pow+0xac>
 800c2e2:	e04e      	b.n	800c382 <pow+0x10a>
 800c2e4:	ed9f bb72 	vldr	d11, [pc, #456]	; 800c4b0 <pow+0x238>
 800c2e8:	eeb4 9b4b 	vcmp.f64	d9, d11
 800c2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f0:	eeb0 cb4b 	vmov.f64	d12, d11
 800c2f4:	d14a      	bne.n	800c38c <pow+0x114>
 800c2f6:	eeb4 8b4b 	vcmp.f64	d8, d11
 800c2fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fe:	d11f      	bne.n	800c340 <pow+0xc8>
 800c300:	2201      	movs	r2, #1
 800c302:	9200      	str	r2, [sp, #0]
 800c304:	4a6e      	ldr	r2, [pc, #440]	; (800c4c0 <pow+0x248>)
 800c306:	9201      	str	r2, [sp, #4]
 800c308:	2200      	movs	r2, #0
 800c30a:	9208      	str	r2, [sp, #32]
 800c30c:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c310:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c314:	ed8d bb06 	vstr	d11, [sp, #24]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d0de      	beq.n	800c2da <pow+0x62>
 800c31c:	4b67      	ldr	r3, [pc, #412]	; (800c4bc <pow+0x244>)
 800c31e:	2200      	movs	r2, #0
 800c320:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c324:	9b08      	ldr	r3, [sp, #32]
 800c326:	b11b      	cbz	r3, 800c330 <pow+0xb8>
 800c328:	f7fd fed6 	bl	800a0d8 <__errno>
 800c32c:	9b08      	ldr	r3, [sp, #32]
 800c32e:	6003      	str	r3, [r0, #0]
 800c330:	ed9d ab06 	vldr	d10, [sp, #24]
 800c334:	eeb0 0b4a 	vmov.f64	d0, d10
 800c338:	b00a      	add	sp, #40	; 0x28
 800c33a:	ecbd 8b0a 	vpop	{d8-d12}
 800c33e:	bd70      	pop	{r4, r5, r6, pc}
 800c340:	eeb0 0b48 	vmov.f64	d0, d8
 800c344:	f001 f971 	bl	800d62a <finite>
 800c348:	2800      	cmp	r0, #0
 800c34a:	d0f3      	beq.n	800c334 <pow+0xbc>
 800c34c:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800c350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c354:	d5ee      	bpl.n	800c334 <pow+0xbc>
 800c356:	2301      	movs	r3, #1
 800c358:	9300      	str	r3, [sp, #0]
 800c35a:	4b59      	ldr	r3, [pc, #356]	; (800c4c0 <pow+0x248>)
 800c35c:	9301      	str	r3, [sp, #4]
 800c35e:	2300      	movs	r3, #0
 800c360:	9308      	str	r3, [sp, #32]
 800c362:	f994 3000 	ldrsb.w	r3, [r4]
 800c366:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c36a:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c36e:	b913      	cbnz	r3, 800c376 <pow+0xfe>
 800c370:	ed8d bb06 	vstr	d11, [sp, #24]
 800c374:	e7b1      	b.n	800c2da <pow+0x62>
 800c376:	4953      	ldr	r1, [pc, #332]	; (800c4c4 <pow+0x24c>)
 800c378:	2000      	movs	r0, #0
 800c37a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c37e:	2b02      	cmp	r3, #2
 800c380:	d1ab      	bne.n	800c2da <pow+0x62>
 800c382:	f7fd fea9 	bl	800a0d8 <__errno>
 800c386:	2321      	movs	r3, #33	; 0x21
 800c388:	6003      	str	r3, [r0, #0]
 800c38a:	e7cb      	b.n	800c324 <pow+0xac>
 800c38c:	f001 f94d 	bl	800d62a <finite>
 800c390:	4605      	mov	r5, r0
 800c392:	2800      	cmp	r0, #0
 800c394:	d164      	bne.n	800c460 <pow+0x1e8>
 800c396:	eeb0 0b49 	vmov.f64	d0, d9
 800c39a:	f001 f946 	bl	800d62a <finite>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	d05e      	beq.n	800c460 <pow+0x1e8>
 800c3a2:	eeb0 0b48 	vmov.f64	d0, d8
 800c3a6:	f001 f940 	bl	800d62a <finite>
 800c3aa:	2800      	cmp	r0, #0
 800c3ac:	d058      	beq.n	800c460 <pow+0x1e8>
 800c3ae:	eeb4 ab4a 	vcmp.f64	d10, d10
 800c3b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3b6:	f994 3000 	ldrsb.w	r3, [r4]
 800c3ba:	4a41      	ldr	r2, [pc, #260]	; (800c4c0 <pow+0x248>)
 800c3bc:	d70e      	bvc.n	800c3dc <pow+0x164>
 800c3be:	2101      	movs	r1, #1
 800c3c0:	e9cd 1200 	strd	r1, r2, [sp]
 800c3c4:	9508      	str	r5, [sp, #32]
 800c3c6:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c3ca:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d0ce      	beq.n	800c370 <pow+0xf8>
 800c3d2:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 800c3d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c3da:	e7d0      	b.n	800c37e <pow+0x106>
 800c3dc:	2103      	movs	r1, #3
 800c3de:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c3e2:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c3e6:	ee28 8b07 	vmul.f64	d8, d8, d7
 800c3ea:	e9cd 1200 	strd	r1, r2, [sp]
 800c3ee:	9508      	str	r5, [sp, #32]
 800c3f0:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c3f4:	b9fb      	cbnz	r3, 800c436 <pow+0x1be>
 800c3f6:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800c3fa:	4b33      	ldr	r3, [pc, #204]	; (800c4c8 <pow+0x250>)
 800c3fc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c404:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c408:	d54b      	bpl.n	800c4a2 <pow+0x22a>
 800c40a:	eeb0 0b48 	vmov.f64	d0, d8
 800c40e:	f001 f99b 	bl	800d748 <rint>
 800c412:	eeb4 0b48 	vcmp.f64	d0, d8
 800c416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c41a:	d004      	beq.n	800c426 <pow+0x1ae>
 800c41c:	4b2b      	ldr	r3, [pc, #172]	; (800c4cc <pow+0x254>)
 800c41e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c422:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c426:	f996 3000 	ldrsb.w	r3, [r6]
 800c42a:	2b02      	cmp	r3, #2
 800c42c:	d139      	bne.n	800c4a2 <pow+0x22a>
 800c42e:	f7fd fe53 	bl	800a0d8 <__errno>
 800c432:	2322      	movs	r3, #34	; 0x22
 800c434:	e7a8      	b.n	800c388 <pow+0x110>
 800c436:	4b26      	ldr	r3, [pc, #152]	; (800c4d0 <pow+0x258>)
 800c438:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 800c43c:	2200      	movs	r2, #0
 800c43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c442:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c446:	d5ee      	bpl.n	800c426 <pow+0x1ae>
 800c448:	eeb0 0b48 	vmov.f64	d0, d8
 800c44c:	f001 f97c 	bl	800d748 <rint>
 800c450:	eeb4 0b48 	vcmp.f64	d0, d8
 800c454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c458:	d0e5      	beq.n	800c426 <pow+0x1ae>
 800c45a:	2200      	movs	r2, #0
 800c45c:	4b19      	ldr	r3, [pc, #100]	; (800c4c4 <pow+0x24c>)
 800c45e:	e7e0      	b.n	800c422 <pow+0x1aa>
 800c460:	eeb5 ab40 	vcmp.f64	d10, #0.0
 800c464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c468:	f47f af64 	bne.w	800c334 <pow+0xbc>
 800c46c:	eeb0 0b49 	vmov.f64	d0, d9
 800c470:	f001 f8db 	bl	800d62a <finite>
 800c474:	2800      	cmp	r0, #0
 800c476:	f43f af5d 	beq.w	800c334 <pow+0xbc>
 800c47a:	eeb0 0b48 	vmov.f64	d0, d8
 800c47e:	f001 f8d4 	bl	800d62a <finite>
 800c482:	2800      	cmp	r0, #0
 800c484:	f43f af56 	beq.w	800c334 <pow+0xbc>
 800c488:	2304      	movs	r3, #4
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	4b0c      	ldr	r3, [pc, #48]	; (800c4c0 <pow+0x248>)
 800c48e:	9301      	str	r3, [sp, #4]
 800c490:	2300      	movs	r3, #0
 800c492:	9308      	str	r3, [sp, #32]
 800c494:	ed8d 9b02 	vstr	d9, [sp, #8]
 800c498:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c49c:	ed8d cb06 	vstr	d12, [sp, #24]
 800c4a0:	e7c1      	b.n	800c426 <pow+0x1ae>
 800c4a2:	4668      	mov	r0, sp
 800c4a4:	f001 f944 	bl	800d730 <matherr>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	f47f af3b 	bne.w	800c324 <pow+0xac>
 800c4ae:	e7be      	b.n	800c42e <pow+0x1b6>
	...
 800c4b8:	240003d4 	.word	0x240003d4
 800c4bc:	3ff00000 	.word	0x3ff00000
 800c4c0:	08012dbe 	.word	0x08012dbe
 800c4c4:	fff00000 	.word	0xfff00000
 800c4c8:	47efffff 	.word	0x47efffff
 800c4cc:	c7efffff 	.word	0xc7efffff
 800c4d0:	7ff00000 	.word	0x7ff00000
 800c4d4:	00000000 	.word	0x00000000

0800c4d8 <__ieee754_log10>:
 800c4d8:	b500      	push	{lr}
 800c4da:	ed2d 8b02 	vpush	{d8}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	ed8d 0b00 	vstr	d0, [sp]
 800c4e4:	9a01      	ldr	r2, [sp, #4]
 800c4e6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800c4ea:	da29      	bge.n	800c540 <__ieee754_log10+0x68>
 800c4ec:	9900      	ldr	r1, [sp, #0]
 800c4ee:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800c4f2:	430b      	orrs	r3, r1
 800c4f4:	d10a      	bne.n	800c50c <__ieee754_log10+0x34>
 800c4f6:	ed9f 6b26 	vldr	d6, [pc, #152]	; 800c590 <__ieee754_log10+0xb8>
 800c4fa:	ed9f 7b27 	vldr	d7, [pc, #156]	; 800c598 <__ieee754_log10+0xc0>
 800c4fe:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800c502:	b003      	add	sp, #12
 800c504:	ecbd 8b02 	vpop	{d8}
 800c508:	f85d fb04 	ldr.w	pc, [sp], #4
 800c50c:	2a00      	cmp	r2, #0
 800c50e:	da04      	bge.n	800c51a <__ieee754_log10+0x42>
 800c510:	ed9d 7b00 	vldr	d7, [sp]
 800c514:	ee37 6b47 	vsub.f64	d6, d7, d7
 800c518:	e7ef      	b.n	800c4fa <__ieee754_log10+0x22>
 800c51a:	ed9d 6b00 	vldr	d6, [sp]
 800c51e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800c5a0 <__ieee754_log10+0xc8>
 800c522:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c526:	ed8d 7b00 	vstr	d7, [sp]
 800c52a:	9a01      	ldr	r2, [sp, #4]
 800c52c:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800c530:	4b23      	ldr	r3, [pc, #140]	; (800c5c0 <__ieee754_log10+0xe8>)
 800c532:	429a      	cmp	r2, r3
 800c534:	dd06      	ble.n	800c544 <__ieee754_log10+0x6c>
 800c536:	ed9d 7b00 	vldr	d7, [sp]
 800c53a:	ee37 0b07 	vadd.f64	d0, d7, d7
 800c53e:	e7e0      	b.n	800c502 <__ieee754_log10+0x2a>
 800c540:	2100      	movs	r1, #0
 800c542:	e7f5      	b.n	800c530 <__ieee754_log10+0x58>
 800c544:	1513      	asrs	r3, r2, #20
 800c546:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c54a:	440b      	add	r3, r1
 800c54c:	0fd8      	lsrs	r0, r3, #31
 800c54e:	4403      	add	r3, r0
 800c550:	ee07 3a90 	vmov	s15, r3
 800c554:	f3c2 0113 	ubfx	r1, r2, #0, #20
 800c558:	f5c0 707f 	rsb	r0, r0, #1020	; 0x3fc
 800c55c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c560:	3003      	adds	r0, #3
 800c562:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800c566:	ec43 2b10 	vmov	d0, r2, r3
 800c56a:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 800c56e:	f001 f9f7 	bl	800d960 <__ieee754_log>
 800c572:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800c5a8 <__ieee754_log10+0xd0>
 800c576:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c57a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800c5b0 <__ieee754_log10+0xd8>
 800c57e:	eea8 0b07 	vfma.f64	d0, d8, d7
 800c582:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 800c5b8 <__ieee754_log10+0xe0>
 800c586:	eea8 0b07 	vfma.f64	d0, d8, d7
 800c58a:	e7ba      	b.n	800c502 <__ieee754_log10+0x2a>
 800c58c:	f3af 8000 	nop.w
 800c590:	00000000 	.word	0x00000000
 800c594:	c3500000 	.word	0xc3500000
	...
 800c5a4:	43500000 	.word	0x43500000
 800c5a8:	1526e50e 	.word	0x1526e50e
 800c5ac:	3fdbcb7b 	.word	0x3fdbcb7b
 800c5b0:	11f12b36 	.word	0x11f12b36
 800c5b4:	3d59fef3 	.word	0x3d59fef3
 800c5b8:	509f6000 	.word	0x509f6000
 800c5bc:	3fd34413 	.word	0x3fd34413
 800c5c0:	7fefffff 	.word	0x7fefffff
 800c5c4:	00000000 	.word	0x00000000

0800c5c8 <__ieee754_pow>:
 800c5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5cc:	ec57 6b11 	vmov	r6, r7, d1
 800c5d0:	ed2d 8b02 	vpush	{d8}
 800c5d4:	eeb0 8b40 	vmov.f64	d8, d0
 800c5d8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c5dc:	ea58 0306 	orrs.w	r3, r8, r6
 800c5e0:	b085      	sub	sp, #20
 800c5e2:	46b9      	mov	r9, r7
 800c5e4:	ee11 2a10 	vmov	r2, s2
 800c5e8:	f000 8306 	beq.w	800cbf8 <__ieee754_pow+0x630>
 800c5ec:	ee18 aa90 	vmov	sl, s17
 800c5f0:	4bb9      	ldr	r3, [pc, #740]	; (800c8d8 <__ieee754_pow+0x310>)
 800c5f2:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 800c5f6:	429c      	cmp	r4, r3
 800c5f8:	ee10 ba10 	vmov	fp, s0
 800c5fc:	dc0b      	bgt.n	800c616 <__ieee754_pow+0x4e>
 800c5fe:	d105      	bne.n	800c60c <__ieee754_pow+0x44>
 800c600:	f1bb 0f00 	cmp.w	fp, #0
 800c604:	d107      	bne.n	800c616 <__ieee754_pow+0x4e>
 800c606:	45a0      	cmp	r8, r4
 800c608:	dc0d      	bgt.n	800c626 <__ieee754_pow+0x5e>
 800c60a:	e001      	b.n	800c610 <__ieee754_pow+0x48>
 800c60c:	4598      	cmp	r8, r3
 800c60e:	dc02      	bgt.n	800c616 <__ieee754_pow+0x4e>
 800c610:	4598      	cmp	r8, r3
 800c612:	d110      	bne.n	800c636 <__ieee754_pow+0x6e>
 800c614:	b17a      	cbz	r2, 800c636 <__ieee754_pow+0x6e>
 800c616:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c61a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c61e:	ea54 030b 	orrs.w	r3, r4, fp
 800c622:	f000 82e9 	beq.w	800cbf8 <__ieee754_pow+0x630>
 800c626:	48ad      	ldr	r0, [pc, #692]	; (800c8dc <__ieee754_pow+0x314>)
 800c628:	b005      	add	sp, #20
 800c62a:	ecbd 8b02 	vpop	{d8}
 800c62e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c632:	f001 b881 	b.w	800d738 <nan>
 800c636:	f1ba 0f00 	cmp.w	sl, #0
 800c63a:	da4e      	bge.n	800c6da <__ieee754_pow+0x112>
 800c63c:	4ba8      	ldr	r3, [pc, #672]	; (800c8e0 <__ieee754_pow+0x318>)
 800c63e:	4598      	cmp	r8, r3
 800c640:	dc49      	bgt.n	800c6d6 <__ieee754_pow+0x10e>
 800c642:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c646:	4598      	cmp	r8, r3
 800c648:	dd47      	ble.n	800c6da <__ieee754_pow+0x112>
 800c64a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c64e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c652:	2b14      	cmp	r3, #20
 800c654:	dd24      	ble.n	800c6a0 <__ieee754_pow+0xd8>
 800c656:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c65a:	fa22 f503 	lsr.w	r5, r2, r3
 800c65e:	fa05 f303 	lsl.w	r3, r5, r3
 800c662:	4293      	cmp	r3, r2
 800c664:	d139      	bne.n	800c6da <__ieee754_pow+0x112>
 800c666:	f005 0501 	and.w	r5, r5, #1
 800c66a:	f1c5 0502 	rsb	r5, r5, #2
 800c66e:	2a00      	cmp	r2, #0
 800c670:	d15a      	bne.n	800c728 <__ieee754_pow+0x160>
 800c672:	4b99      	ldr	r3, [pc, #612]	; (800c8d8 <__ieee754_pow+0x310>)
 800c674:	4598      	cmp	r8, r3
 800c676:	d122      	bne.n	800c6be <__ieee754_pow+0xf6>
 800c678:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c67c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c680:	ea53 030b 	orrs.w	r3, r3, fp
 800c684:	f000 82b8 	beq.w	800cbf8 <__ieee754_pow+0x630>
 800c688:	4b96      	ldr	r3, [pc, #600]	; (800c8e4 <__ieee754_pow+0x31c>)
 800c68a:	429c      	cmp	r4, r3
 800c68c:	dd27      	ble.n	800c6de <__ieee754_pow+0x116>
 800c68e:	f1b9 0f00 	cmp.w	r9, #0
 800c692:	f280 82b4 	bge.w	800cbfe <__ieee754_pow+0x636>
 800c696:	ed9f 7b84 	vldr	d7, [pc, #528]	; 800c8a8 <__ieee754_pow+0x2e0>
 800c69a:	ed8d 7b00 	vstr	d7, [sp]
 800c69e:	e026      	b.n	800c6ee <__ieee754_pow+0x126>
 800c6a0:	2a00      	cmp	r2, #0
 800c6a2:	d140      	bne.n	800c726 <__ieee754_pow+0x15e>
 800c6a4:	f1c3 0314 	rsb	r3, r3, #20
 800c6a8:	fa48 f503 	asr.w	r5, r8, r3
 800c6ac:	fa05 f303 	lsl.w	r3, r5, r3
 800c6b0:	4543      	cmp	r3, r8
 800c6b2:	f040 82aa 	bne.w	800cc0a <__ieee754_pow+0x642>
 800c6b6:	f005 0501 	and.w	r5, r5, #1
 800c6ba:	f1c5 0502 	rsb	r5, r5, #2
 800c6be:	4b8a      	ldr	r3, [pc, #552]	; (800c8e8 <__ieee754_pow+0x320>)
 800c6c0:	4598      	cmp	r8, r3
 800c6c2:	d11b      	bne.n	800c6fc <__ieee754_pow+0x134>
 800c6c4:	f1b9 0f00 	cmp.w	r9, #0
 800c6c8:	f280 829c 	bge.w	800cc04 <__ieee754_pow+0x63c>
 800c6cc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c6d0:	ee87 7b08 	vdiv.f64	d7, d7, d8
 800c6d4:	e7e1      	b.n	800c69a <__ieee754_pow+0xd2>
 800c6d6:	2502      	movs	r5, #2
 800c6d8:	e7c9      	b.n	800c66e <__ieee754_pow+0xa6>
 800c6da:	2500      	movs	r5, #0
 800c6dc:	e7c7      	b.n	800c66e <__ieee754_pow+0xa6>
 800c6de:	f1b9 0f00 	cmp.w	r9, #0
 800c6e2:	dad8      	bge.n	800c696 <__ieee754_pow+0xce>
 800c6e4:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 800c6e8:	4633      	mov	r3, r6
 800c6ea:	e9cd 3400 	strd	r3, r4, [sp]
 800c6ee:	ed9d 0b00 	vldr	d0, [sp]
 800c6f2:	b005      	add	sp, #20
 800c6f4:	ecbd 8b02 	vpop	{d8}
 800c6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c700:	d102      	bne.n	800c708 <__ieee754_pow+0x140>
 800c702:	ee28 7b08 	vmul.f64	d7, d8, d8
 800c706:	e7c8      	b.n	800c69a <__ieee754_pow+0xd2>
 800c708:	4b78      	ldr	r3, [pc, #480]	; (800c8ec <__ieee754_pow+0x324>)
 800c70a:	4599      	cmp	r9, r3
 800c70c:	d10c      	bne.n	800c728 <__ieee754_pow+0x160>
 800c70e:	f1ba 0f00 	cmp.w	sl, #0
 800c712:	db09      	blt.n	800c728 <__ieee754_pow+0x160>
 800c714:	eeb0 0b48 	vmov.f64	d0, d8
 800c718:	b005      	add	sp, #20
 800c71a:	ecbd 8b02 	vpop	{d8}
 800c71e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c722:	f000 bc15 	b.w	800cf50 <__ieee754_sqrt>
 800c726:	2500      	movs	r5, #0
 800c728:	eeb0 0b48 	vmov.f64	d0, d8
 800c72c:	f000 ff74 	bl	800d618 <fabs>
 800c730:	ed8d 0b00 	vstr	d0, [sp]
 800c734:	f1bb 0f00 	cmp.w	fp, #0
 800c738:	d128      	bne.n	800c78c <__ieee754_pow+0x1c4>
 800c73a:	b124      	cbz	r4, 800c746 <__ieee754_pow+0x17e>
 800c73c:	4b6a      	ldr	r3, [pc, #424]	; (800c8e8 <__ieee754_pow+0x320>)
 800c73e:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 800c742:	429a      	cmp	r2, r3
 800c744:	d122      	bne.n	800c78c <__ieee754_pow+0x1c4>
 800c746:	f1b9 0f00 	cmp.w	r9, #0
 800c74a:	da07      	bge.n	800c75c <__ieee754_pow+0x194>
 800c74c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800c750:	ed9d 6b00 	vldr	d6, [sp]
 800c754:	ee87 7b06 	vdiv.f64	d7, d7, d6
 800c758:	ed8d 7b00 	vstr	d7, [sp]
 800c75c:	f1ba 0f00 	cmp.w	sl, #0
 800c760:	dac5      	bge.n	800c6ee <__ieee754_pow+0x126>
 800c762:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c766:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c76a:	ea54 0305 	orrs.w	r3, r4, r5
 800c76e:	d106      	bne.n	800c77e <__ieee754_pow+0x1b6>
 800c770:	ed9d 7b00 	vldr	d7, [sp]
 800c774:	ee37 7b47 	vsub.f64	d7, d7, d7
 800c778:	ee87 7b07 	vdiv.f64	d7, d7, d7
 800c77c:	e78d      	b.n	800c69a <__ieee754_pow+0xd2>
 800c77e:	2d01      	cmp	r5, #1
 800c780:	d1b5      	bne.n	800c6ee <__ieee754_pow+0x126>
 800c782:	ed9d 7b00 	vldr	d7, [sp]
 800c786:	eeb1 7b47 	vneg.f64	d7, d7
 800c78a:	e786      	b.n	800c69a <__ieee754_pow+0xd2>
 800c78c:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800c790:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c794:	ea55 030a 	orrs.w	r3, r5, sl
 800c798:	d104      	bne.n	800c7a4 <__ieee754_pow+0x1dc>
 800c79a:	ee38 8b48 	vsub.f64	d8, d8, d8
 800c79e:	ee88 7b08 	vdiv.f64	d7, d8, d8
 800c7a2:	e77a      	b.n	800c69a <__ieee754_pow+0xd2>
 800c7a4:	4b52      	ldr	r3, [pc, #328]	; (800c8f0 <__ieee754_pow+0x328>)
 800c7a6:	4598      	cmp	r8, r3
 800c7a8:	f340 80a8 	ble.w	800c8fc <__ieee754_pow+0x334>
 800c7ac:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c7b0:	4598      	cmp	r8, r3
 800c7b2:	dd0b      	ble.n	800c7cc <__ieee754_pow+0x204>
 800c7b4:	4b4b      	ldr	r3, [pc, #300]	; (800c8e4 <__ieee754_pow+0x31c>)
 800c7b6:	429c      	cmp	r4, r3
 800c7b8:	dc0e      	bgt.n	800c7d8 <__ieee754_pow+0x210>
 800c7ba:	f1b9 0f00 	cmp.w	r9, #0
 800c7be:	f6bf af6a 	bge.w	800c696 <__ieee754_pow+0xce>
 800c7c2:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 800c8b0 <__ieee754_pow+0x2e8>
 800c7c6:	ee27 7b07 	vmul.f64	d7, d7, d7
 800c7ca:	e766      	b.n	800c69a <__ieee754_pow+0xd2>
 800c7cc:	4b49      	ldr	r3, [pc, #292]	; (800c8f4 <__ieee754_pow+0x32c>)
 800c7ce:	429c      	cmp	r4, r3
 800c7d0:	ddf3      	ble.n	800c7ba <__ieee754_pow+0x1f2>
 800c7d2:	4b45      	ldr	r3, [pc, #276]	; (800c8e8 <__ieee754_pow+0x320>)
 800c7d4:	429c      	cmp	r4, r3
 800c7d6:	dd03      	ble.n	800c7e0 <__ieee754_pow+0x218>
 800c7d8:	f1b9 0f00 	cmp.w	r9, #0
 800c7dc:	dcf1      	bgt.n	800c7c2 <__ieee754_pow+0x1fa>
 800c7de:	e75a      	b.n	800c696 <__ieee754_pow+0xce>
 800c7e0:	ed9d 7b00 	vldr	d7, [sp]
 800c7e4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800c7e8:	ed9f 5b33 	vldr	d5, [pc, #204]	; 800c8b8 <__ieee754_pow+0x2f0>
 800c7ec:	ee37 6b46 	vsub.f64	d6, d7, d6
 800c7f0:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 800c7f4:	eeb1 3b46 	vneg.f64	d3, d6
 800c7f8:	eea3 5b07 	vfma.f64	d5, d3, d7
 800c7fc:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800c800:	eea5 7b46 	vfms.f64	d7, d5, d6
 800c804:	ee26 5b06 	vmul.f64	d5, d6, d6
 800c808:	ee27 5b05 	vmul.f64	d5, d7, d5
 800c80c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800c8c0 <__ieee754_pow+0x2f8>
 800c810:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800c814:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800c8c8 <__ieee754_pow+0x300>
 800c818:	eea6 7b05 	vfma.f64	d7, d6, d5
 800c81c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 800c8d0 <__ieee754_pow+0x308>
 800c820:	eeb0 4b47 	vmov.f64	d4, d7
 800c824:	eea6 4b05 	vfma.f64	d4, d6, d5
 800c828:	ec53 2b14 	vmov	r2, r3, d4
 800c82c:	2200      	movs	r2, #0
 800c82e:	ec43 2b14 	vmov	d4, r2, r3
 800c832:	eeb0 6b44 	vmov.f64	d6, d4
 800c836:	eea3 6b05 	vfma.f64	d6, d3, d5
 800c83a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c83e:	3d01      	subs	r5, #1
 800c840:	ea55 030a 	orrs.w	r3, r5, sl
 800c844:	f04f 0200 	mov.w	r2, #0
 800c848:	463b      	mov	r3, r7
 800c84a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c84e:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800c852:	ec47 6b15 	vmov	d5, r6, r7
 800c856:	fe06 8b08 	vseleq.f64	d8, d6, d8
 800c85a:	ec47 6b13 	vmov	d3, r6, r7
 800c85e:	ec43 2b16 	vmov	d6, r2, r3
 800c862:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c866:	ee35 5b46 	vsub.f64	d5, d5, d6
 800c86a:	4b23      	ldr	r3, [pc, #140]	; (800c8f8 <__ieee754_pow+0x330>)
 800c86c:	eea5 7b04 	vfma.f64	d7, d5, d4
 800c870:	ee24 6b06 	vmul.f64	d6, d4, d6
 800c874:	ee37 5b06 	vadd.f64	d5, d7, d6
 800c878:	ee15 1a90 	vmov	r1, s11
 800c87c:	4299      	cmp	r1, r3
 800c87e:	ee15 2a10 	vmov	r2, s10
 800c882:	f340 819b 	ble.w	800cbbc <__ieee754_pow+0x5f4>
 800c886:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c88a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c88e:	4313      	orrs	r3, r2
 800c890:	f000 810a 	beq.w	800caa8 <__ieee754_pow+0x4e0>
 800c894:	ed9f 7b06 	vldr	d7, [pc, #24]	; 800c8b0 <__ieee754_pow+0x2e8>
 800c898:	ee28 8b07 	vmul.f64	d8, d8, d7
 800c89c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c8a0:	e6fb      	b.n	800c69a <__ieee754_pow+0xd2>
 800c8a2:	bf00      	nop
 800c8a4:	f3af 8000 	nop.w
	...
 800c8b0:	8800759c 	.word	0x8800759c
 800c8b4:	7e37e43c 	.word	0x7e37e43c
 800c8b8:	55555555 	.word	0x55555555
 800c8bc:	3fd55555 	.word	0x3fd55555
 800c8c0:	652b82fe 	.word	0x652b82fe
 800c8c4:	3ff71547 	.word	0x3ff71547
 800c8c8:	f85ddf44 	.word	0xf85ddf44
 800c8cc:	3e54ae0b 	.word	0x3e54ae0b
 800c8d0:	60000000 	.word	0x60000000
 800c8d4:	3ff71547 	.word	0x3ff71547
 800c8d8:	7ff00000 	.word	0x7ff00000
 800c8dc:	08012ca1 	.word	0x08012ca1
 800c8e0:	433fffff 	.word	0x433fffff
 800c8e4:	3fefffff 	.word	0x3fefffff
 800c8e8:	3ff00000 	.word	0x3ff00000
 800c8ec:	3fe00000 	.word	0x3fe00000
 800c8f0:	41e00000 	.word	0x41e00000
 800c8f4:	3feffffe 	.word	0x3feffffe
 800c8f8:	408fffff 	.word	0x408fffff
 800c8fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c900:	f280 80ce 	bge.w	800caa0 <__ieee754_pow+0x4d8>
 800c904:	ed9d 6b00 	vldr	d6, [sp]
 800c908:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 800cc10 <__ieee754_pow+0x648>
 800c90c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c910:	ed8d 7b00 	vstr	d7, [sp]
 800c914:	9c01      	ldr	r4, [sp, #4]
 800c916:	f06f 0334 	mvn.w	r3, #52	; 0x34
 800c91a:	1521      	asrs	r1, r4, #20
 800c91c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c920:	4419      	add	r1, r3
 800c922:	4be3      	ldr	r3, [pc, #908]	; (800ccb0 <__ieee754_pow+0x6e8>)
 800c924:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c928:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 800c92c:	429c      	cmp	r4, r3
 800c92e:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 800c932:	dd06      	ble.n	800c942 <__ieee754_pow+0x37a>
 800c934:	4bdf      	ldr	r3, [pc, #892]	; (800ccb4 <__ieee754_pow+0x6ec>)
 800c936:	429c      	cmp	r4, r3
 800c938:	f340 80b4 	ble.w	800caa4 <__ieee754_pow+0x4dc>
 800c93c:	3101      	adds	r1, #1
 800c93e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800c942:	2400      	movs	r4, #0
 800c944:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c948:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800c94c:	4603      	mov	r3, r0
 800c94e:	ec43 2b17 	vmov	d7, r2, r3
 800c952:	4bd9      	ldr	r3, [pc, #868]	; (800ccb8 <__ieee754_pow+0x6f0>)
 800c954:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 800c958:	4463      	add	r3, ip
 800c95a:	ed93 5b00 	vldr	d5, [r3]
 800c95e:	1040      	asrs	r0, r0, #1
 800c960:	ee37 2b45 	vsub.f64	d2, d7, d5
 800c964:	ee35 6b07 	vadd.f64	d6, d5, d7
 800c968:	ee84 1b06 	vdiv.f64	d1, d4, d6
 800c96c:	ee22 6b01 	vmul.f64	d6, d2, d1
 800c970:	ed8d 6b00 	vstr	d6, [sp]
 800c974:	e9dd 8900 	ldrd	r8, r9, [sp]
 800c978:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800c97c:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 800c980:	f04f 0800 	mov.w	r8, #0
 800c984:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 800c988:	2200      	movs	r2, #0
 800c98a:	ec49 8b14 	vmov	d4, r8, r9
 800c98e:	ec43 2b16 	vmov	d6, r2, r3
 800c992:	eeb1 3b44 	vneg.f64	d3, d4
 800c996:	eea3 2b06 	vfma.f64	d2, d3, d6
 800c99a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c99e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c9a2:	eea3 2b07 	vfma.f64	d2, d3, d7
 800c9a6:	ed9d 7b00 	vldr	d7, [sp]
 800c9aa:	ee22 2b01 	vmul.f64	d2, d2, d1
 800c9ae:	ee27 5b07 	vmul.f64	d5, d7, d7
 800c9b2:	ee37 6b04 	vadd.f64	d6, d7, d4
 800c9b6:	ed9f 1b98 	vldr	d1, [pc, #608]	; 800cc18 <__ieee754_pow+0x650>
 800c9ba:	ee25 0b05 	vmul.f64	d0, d5, d5
 800c9be:	ee26 6b02 	vmul.f64	d6, d6, d2
 800c9c2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800cc20 <__ieee754_pow+0x658>
 800c9c6:	eea5 7b01 	vfma.f64	d7, d5, d1
 800c9ca:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800cc28 <__ieee754_pow+0x660>
 800c9ce:	eea7 1b05 	vfma.f64	d1, d7, d5
 800c9d2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800cc30 <__ieee754_pow+0x668>
 800c9d6:	eea1 7b05 	vfma.f64	d7, d1, d5
 800c9da:	ed9f 1b97 	vldr	d1, [pc, #604]	; 800cc38 <__ieee754_pow+0x670>
 800c9de:	eea7 1b05 	vfma.f64	d1, d7, d5
 800c9e2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 800cc40 <__ieee754_pow+0x678>
 800c9e6:	eea1 7b05 	vfma.f64	d7, d1, d5
 800c9ea:	eea0 6b07 	vfma.f64	d6, d0, d7
 800c9ee:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 800c9f2:	eeb0 5b47 	vmov.f64	d5, d7
 800c9f6:	eea4 5b04 	vfma.f64	d5, d4, d4
 800c9fa:	ee35 5b06 	vadd.f64	d5, d5, d6
 800c9fe:	ed8d 5b02 	vstr	d5, [sp, #8]
 800ca02:	f8cd 8008 	str.w	r8, [sp, #8]
 800ca06:	ed9d 5b02 	vldr	d5, [sp, #8]
 800ca0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ca0e:	eea3 7b04 	vfma.f64	d7, d3, d4
 800ca12:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ca16:	ed9d 6b00 	vldr	d6, [sp]
 800ca1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca1e:	eea2 7b05 	vfma.f64	d7, d2, d5
 800ca22:	eeb0 6b47 	vmov.f64	d6, d7
 800ca26:	eea4 6b05 	vfma.f64	d6, d4, d5
 800ca2a:	ed8d 6b00 	vstr	d6, [sp]
 800ca2e:	f8cd 8000 	str.w	r8, [sp]
 800ca32:	ed9d 2b00 	vldr	d2, [sp]
 800ca36:	eeb0 6b42 	vmov.f64	d6, d2
 800ca3a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800ca3e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ca42:	ed9f 6b81 	vldr	d6, [pc, #516]	; 800cc48 <__ieee754_pow+0x680>
 800ca46:	4b9d      	ldr	r3, [pc, #628]	; (800ccbc <__ieee754_pow+0x6f4>)
 800ca48:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca4c:	ed9f 6b80 	vldr	d6, [pc, #512]	; 800cc50 <__ieee754_pow+0x688>
 800ca50:	4463      	add	r3, ip
 800ca52:	eea2 7b06 	vfma.f64	d7, d2, d6
 800ca56:	ed93 6b00 	vldr	d6, [r3]
 800ca5a:	4b99      	ldr	r3, [pc, #612]	; (800ccc0 <__ieee754_pow+0x6f8>)
 800ca5c:	ee37 6b06 	vadd.f64	d6, d7, d6
 800ca60:	449c      	add	ip, r3
 800ca62:	ed9c 1b00 	vldr	d1, [ip]
 800ca66:	eeb0 4b46 	vmov.f64	d4, d6
 800ca6a:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 800cc58 <__ieee754_pow+0x690>
 800ca6e:	ee07 1a90 	vmov	s15, r1
 800ca72:	eea2 4b03 	vfma.f64	d4, d2, d3
 800ca76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ca7a:	ee34 4b01 	vadd.f64	d4, d4, d1
 800ca7e:	ee34 5b07 	vadd.f64	d5, d4, d7
 800ca82:	ed8d 5b00 	vstr	d5, [sp]
 800ca86:	f8cd 8000 	str.w	r8, [sp]
 800ca8a:	ed9d 4b00 	vldr	d4, [sp]
 800ca8e:	ee34 7b47 	vsub.f64	d7, d4, d7
 800ca92:	ee37 7b41 	vsub.f64	d7, d7, d1
 800ca96:	eea2 7b43 	vfms.f64	d7, d2, d3
 800ca9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ca9e:	e6ce      	b.n	800c83e <__ieee754_pow+0x276>
 800caa0:	2300      	movs	r3, #0
 800caa2:	e73a      	b.n	800c91a <__ieee754_pow+0x352>
 800caa4:	2401      	movs	r4, #1
 800caa6:	e74d      	b.n	800c944 <__ieee754_pow+0x37c>
 800caa8:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 800cc60 <__ieee754_pow+0x698>
 800caac:	ee35 5b46 	vsub.f64	d5, d5, d6
 800cab0:	ee37 4b04 	vadd.f64	d4, d7, d4
 800cab4:	eeb4 4bc5 	vcmpe.f64	d4, d5
 800cab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cabc:	f73f aeea 	bgt.w	800c894 <__ieee754_pow+0x2cc>
 800cac0:	4a80      	ldr	r2, [pc, #512]	; (800ccc4 <__ieee754_pow+0x6fc>)
 800cac2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cac6:	4293      	cmp	r3, r2
 800cac8:	f340 808e 	ble.w	800cbe8 <__ieee754_pow+0x620>
 800cacc:	151b      	asrs	r3, r3, #20
 800cace:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 800cad2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800cad6:	4103      	asrs	r3, r0
 800cad8:	440b      	add	r3, r1
 800cada:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cade:	487a      	ldr	r0, [pc, #488]	; (800ccc8 <__ieee754_pow+0x700>)
 800cae0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cae4:	4110      	asrs	r0, r2
 800cae6:	ea23 0500 	bic.w	r5, r3, r0
 800caea:	f3c3 0013 	ubfx	r0, r3, #0, #20
 800caee:	2400      	movs	r4, #0
 800caf0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800caf4:	f1c2 0214 	rsb	r2, r2, #20
 800caf8:	ec45 4b15 	vmov	d5, r4, r5
 800cafc:	4110      	asrs	r0, r2
 800cafe:	2900      	cmp	r1, #0
 800cb00:	bfb8      	it	lt
 800cb02:	4240      	neglt	r0, r0
 800cb04:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cb08:	ee36 5b07 	vadd.f64	d5, d6, d7
 800cb0c:	ec53 2b15 	vmov	r2, r3, d5
 800cb10:	2200      	movs	r2, #0
 800cb12:	ec43 2b15 	vmov	d5, r2, r3
 800cb16:	ed9f 4b54 	vldr	d4, [pc, #336]	; 800cc68 <__ieee754_pow+0x6a0>
 800cb1a:	ee35 6b46 	vsub.f64	d6, d5, d6
 800cb1e:	ee37 6b46 	vsub.f64	d6, d7, d6
 800cb22:	ed9f 7b53 	vldr	d7, [pc, #332]	; 800cc70 <__ieee754_pow+0x6a8>
 800cb26:	ee25 7b07 	vmul.f64	d7, d5, d7
 800cb2a:	eea6 7b04 	vfma.f64	d7, d6, d4
 800cb2e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 800cc78 <__ieee754_pow+0x6b0>
 800cb32:	eeb0 4b47 	vmov.f64	d4, d7
 800cb36:	eea5 4b06 	vfma.f64	d4, d5, d6
 800cb3a:	eeb0 3b44 	vmov.f64	d3, d4
 800cb3e:	eea5 3b46 	vfms.f64	d3, d5, d6
 800cb42:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 800cc80 <__ieee754_pow+0x6b8>
 800cb46:	ee37 7b43 	vsub.f64	d7, d7, d3
 800cb4a:	ee24 6b04 	vmul.f64	d6, d4, d4
 800cb4e:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 800cc88 <__ieee754_pow+0x6c0>
 800cb52:	eea4 7b07 	vfma.f64	d7, d4, d7
 800cb56:	eea6 3b05 	vfma.f64	d3, d6, d5
 800cb5a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800cc90 <__ieee754_pow+0x6c8>
 800cb5e:	eea3 5b06 	vfma.f64	d5, d3, d6
 800cb62:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 800cc98 <__ieee754_pow+0x6d0>
 800cb66:	eea5 3b06 	vfma.f64	d3, d5, d6
 800cb6a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 800cca0 <__ieee754_pow+0x6d8>
 800cb6e:	eea3 5b06 	vfma.f64	d5, d3, d6
 800cb72:	eeb0 3b44 	vmov.f64	d3, d4
 800cb76:	eea5 3b46 	vfms.f64	d3, d5, d6
 800cb7a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800cb7e:	eeb0 6b43 	vmov.f64	d6, d3
 800cb82:	ee24 3b03 	vmul.f64	d3, d4, d3
 800cb86:	ee36 5b45 	vsub.f64	d5, d6, d5
 800cb8a:	ee83 6b05 	vdiv.f64	d6, d3, d5
 800cb8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cb92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800cb96:	ee37 7b44 	vsub.f64	d7, d7, d4
 800cb9a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cb9e:	ed8d 7b00 	vstr	d7, [sp]
 800cba2:	9901      	ldr	r1, [sp, #4]
 800cba4:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 800cba8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cbac:	da1e      	bge.n	800cbec <__ieee754_pow+0x624>
 800cbae:	eeb0 0b47 	vmov.f64	d0, d7
 800cbb2:	f000 fe55 	bl	800d860 <scalbn>
 800cbb6:	ee20 7b08 	vmul.f64	d7, d0, d8
 800cbba:	e56e      	b.n	800c69a <__ieee754_pow+0xd2>
 800cbbc:	4b43      	ldr	r3, [pc, #268]	; (800cccc <__ieee754_pow+0x704>)
 800cbbe:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 800cbc2:	4298      	cmp	r0, r3
 800cbc4:	f77f af7c 	ble.w	800cac0 <__ieee754_pow+0x4f8>
 800cbc8:	4b41      	ldr	r3, [pc, #260]	; (800ccd0 <__ieee754_pow+0x708>)
 800cbca:	440b      	add	r3, r1
 800cbcc:	4313      	orrs	r3, r2
 800cbce:	d002      	beq.n	800cbd6 <__ieee754_pow+0x60e>
 800cbd0:	ed9f 7b35 	vldr	d7, [pc, #212]	; 800cca8 <__ieee754_pow+0x6e0>
 800cbd4:	e660      	b.n	800c898 <__ieee754_pow+0x2d0>
 800cbd6:	ee35 5b46 	vsub.f64	d5, d5, d6
 800cbda:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800cbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe2:	f6ff af6d 	blt.w	800cac0 <__ieee754_pow+0x4f8>
 800cbe6:	e7f3      	b.n	800cbd0 <__ieee754_pow+0x608>
 800cbe8:	2000      	movs	r0, #0
 800cbea:	e78d      	b.n	800cb08 <__ieee754_pow+0x540>
 800cbec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbf0:	460b      	mov	r3, r1
 800cbf2:	ec43 2b10 	vmov	d0, r2, r3
 800cbf6:	e7de      	b.n	800cbb6 <__ieee754_pow+0x5ee>
 800cbf8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800cbfc:	e54d      	b.n	800c69a <__ieee754_pow+0xd2>
 800cbfe:	e9cd 6700 	strd	r6, r7, [sp]
 800cc02:	e574      	b.n	800c6ee <__ieee754_pow+0x126>
 800cc04:	ed8d 8b00 	vstr	d8, [sp]
 800cc08:	e571      	b.n	800c6ee <__ieee754_pow+0x126>
 800cc0a:	4615      	mov	r5, r2
 800cc0c:	e557      	b.n	800c6be <__ieee754_pow+0xf6>
 800cc0e:	bf00      	nop
 800cc10:	00000000 	.word	0x00000000
 800cc14:	43400000 	.word	0x43400000
 800cc18:	4a454eef 	.word	0x4a454eef
 800cc1c:	3fca7e28 	.word	0x3fca7e28
 800cc20:	93c9db65 	.word	0x93c9db65
 800cc24:	3fcd864a 	.word	0x3fcd864a
 800cc28:	a91d4101 	.word	0xa91d4101
 800cc2c:	3fd17460 	.word	0x3fd17460
 800cc30:	518f264d 	.word	0x518f264d
 800cc34:	3fd55555 	.word	0x3fd55555
 800cc38:	db6fabff 	.word	0xdb6fabff
 800cc3c:	3fdb6db6 	.word	0x3fdb6db6
 800cc40:	33333303 	.word	0x33333303
 800cc44:	3fe33333 	.word	0x3fe33333
 800cc48:	dc3a03fd 	.word	0xdc3a03fd
 800cc4c:	3feec709 	.word	0x3feec709
 800cc50:	145b01f5 	.word	0x145b01f5
 800cc54:	be3e2fe0 	.word	0xbe3e2fe0
 800cc58:	e0000000 	.word	0xe0000000
 800cc5c:	3feec709 	.word	0x3feec709
 800cc60:	652b82fe 	.word	0x652b82fe
 800cc64:	3c971547 	.word	0x3c971547
 800cc68:	fefa39ef 	.word	0xfefa39ef
 800cc6c:	3fe62e42 	.word	0x3fe62e42
 800cc70:	0ca86c39 	.word	0x0ca86c39
 800cc74:	be205c61 	.word	0xbe205c61
 800cc78:	00000000 	.word	0x00000000
 800cc7c:	3fe62e43 	.word	0x3fe62e43
 800cc80:	72bea4d0 	.word	0x72bea4d0
 800cc84:	3e663769 	.word	0x3e663769
 800cc88:	c5d26bf1 	.word	0xc5d26bf1
 800cc8c:	bebbbd41 	.word	0xbebbbd41
 800cc90:	af25de2c 	.word	0xaf25de2c
 800cc94:	3f11566a 	.word	0x3f11566a
 800cc98:	16bebd93 	.word	0x16bebd93
 800cc9c:	bf66c16c 	.word	0xbf66c16c
 800cca0:	5555553e 	.word	0x5555553e
 800cca4:	3fc55555 	.word	0x3fc55555
 800cca8:	c2f8f359 	.word	0xc2f8f359
 800ccac:	01a56e1f 	.word	0x01a56e1f
 800ccb0:	0003988e 	.word	0x0003988e
 800ccb4:	000bb679 	.word	0x000bb679
 800ccb8:	08012dc8 	.word	0x08012dc8
 800ccbc:	08012de8 	.word	0x08012de8
 800ccc0:	08012dd8 	.word	0x08012dd8
 800ccc4:	3fe00000 	.word	0x3fe00000
 800ccc8:	000fffff 	.word	0x000fffff
 800cccc:	4090cbff 	.word	0x4090cbff
 800ccd0:	3f6f3400 	.word	0x3f6f3400
 800ccd4:	00000000 	.word	0x00000000

0800ccd8 <__ieee754_rem_pio2>:
 800ccd8:	b570      	push	{r4, r5, r6, lr}
 800ccda:	eeb0 7b40 	vmov.f64	d7, d0
 800ccde:	ee17 5a90 	vmov	r5, s15
 800cce2:	4b95      	ldr	r3, [pc, #596]	; (800cf38 <__ieee754_rem_pio2+0x260>)
 800cce4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cce8:	429e      	cmp	r6, r3
 800ccea:	b088      	sub	sp, #32
 800ccec:	4604      	mov	r4, r0
 800ccee:	dc07      	bgt.n	800cd00 <__ieee754_rem_pio2+0x28>
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	ed84 0b00 	vstr	d0, [r4]
 800ccf8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ccfc:	2000      	movs	r0, #0
 800ccfe:	e01b      	b.n	800cd38 <__ieee754_rem_pio2+0x60>
 800cd00:	4b8e      	ldr	r3, [pc, #568]	; (800cf3c <__ieee754_rem_pio2+0x264>)
 800cd02:	429e      	cmp	r6, r3
 800cd04:	dc3b      	bgt.n	800cd7e <__ieee754_rem_pio2+0xa6>
 800cd06:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800cd0a:	2d00      	cmp	r5, #0
 800cd0c:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 800cef8 <__ieee754_rem_pio2+0x220>
 800cd10:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800cd14:	dd19      	ble.n	800cd4a <__ieee754_rem_pio2+0x72>
 800cd16:	ee30 7b46 	vsub.f64	d7, d0, d6
 800cd1a:	429e      	cmp	r6, r3
 800cd1c:	d00e      	beq.n	800cd3c <__ieee754_rem_pio2+0x64>
 800cd1e:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800cf00 <__ieee754_rem_pio2+0x228>
 800cd22:	ee37 5b46 	vsub.f64	d5, d7, d6
 800cd26:	ee37 7b45 	vsub.f64	d7, d7, d5
 800cd2a:	ed84 5b00 	vstr	d5, [r4]
 800cd2e:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cd32:	ed84 7b02 	vstr	d7, [r4, #8]
 800cd36:	2001      	movs	r0, #1
 800cd38:	b008      	add	sp, #32
 800cd3a:	bd70      	pop	{r4, r5, r6, pc}
 800cd3c:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800cf08 <__ieee754_rem_pio2+0x230>
 800cd40:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cd44:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800cf10 <__ieee754_rem_pio2+0x238>
 800cd48:	e7eb      	b.n	800cd22 <__ieee754_rem_pio2+0x4a>
 800cd4a:	429e      	cmp	r6, r3
 800cd4c:	ee30 7b06 	vadd.f64	d7, d0, d6
 800cd50:	d00e      	beq.n	800cd70 <__ieee754_rem_pio2+0x98>
 800cd52:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 800cf00 <__ieee754_rem_pio2+0x228>
 800cd56:	ee37 5b06 	vadd.f64	d5, d7, d6
 800cd5a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800cd5e:	ed84 5b00 	vstr	d5, [r4]
 800cd62:	ee37 7b06 	vadd.f64	d7, d7, d6
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	ed84 7b02 	vstr	d7, [r4, #8]
 800cd6e:	e7e3      	b.n	800cd38 <__ieee754_rem_pio2+0x60>
 800cd70:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800cf08 <__ieee754_rem_pio2+0x230>
 800cd74:	ee37 7b06 	vadd.f64	d7, d7, d6
 800cd78:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800cf10 <__ieee754_rem_pio2+0x238>
 800cd7c:	e7eb      	b.n	800cd56 <__ieee754_rem_pio2+0x7e>
 800cd7e:	4b70      	ldr	r3, [pc, #448]	; (800cf40 <__ieee754_rem_pio2+0x268>)
 800cd80:	429e      	cmp	r6, r3
 800cd82:	dc6c      	bgt.n	800ce5e <__ieee754_rem_pio2+0x186>
 800cd84:	f000 fc48 	bl	800d618 <fabs>
 800cd88:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800cd8c:	ed9f 6b62 	vldr	d6, [pc, #392]	; 800cf18 <__ieee754_rem_pio2+0x240>
 800cd90:	eea0 7b06 	vfma.f64	d7, d0, d6
 800cd94:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800cd98:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cd9c:	ee17 0a90 	vmov	r0, s15
 800cda0:	eeb1 5b44 	vneg.f64	d5, d4
 800cda4:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800cef8 <__ieee754_rem_pio2+0x220>
 800cda8:	eea5 0b07 	vfma.f64	d0, d5, d7
 800cdac:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800cf00 <__ieee754_rem_pio2+0x228>
 800cdb0:	281f      	cmp	r0, #31
 800cdb2:	ee24 7b07 	vmul.f64	d7, d4, d7
 800cdb6:	ee30 6b47 	vsub.f64	d6, d0, d7
 800cdba:	dc08      	bgt.n	800cdce <__ieee754_rem_pio2+0xf6>
 800cdbc:	1e42      	subs	r2, r0, #1
 800cdbe:	4b61      	ldr	r3, [pc, #388]	; (800cf44 <__ieee754_rem_pio2+0x26c>)
 800cdc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdc4:	42b3      	cmp	r3, r6
 800cdc6:	d002      	beq.n	800cdce <__ieee754_rem_pio2+0xf6>
 800cdc8:	ed84 6b00 	vstr	d6, [r4]
 800cdcc:	e022      	b.n	800ce14 <__ieee754_rem_pio2+0x13c>
 800cdce:	ee16 3a90 	vmov	r3, s13
 800cdd2:	1536      	asrs	r6, r6, #20
 800cdd4:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800cdd8:	1af3      	subs	r3, r6, r3
 800cdda:	2b10      	cmp	r3, #16
 800cddc:	ddf4      	ble.n	800cdc8 <__ieee754_rem_pio2+0xf0>
 800cdde:	eeb0 6b40 	vmov.f64	d6, d0
 800cde2:	ed9f 3b49 	vldr	d3, [pc, #292]	; 800cf08 <__ieee754_rem_pio2+0x230>
 800cde6:	eea5 6b03 	vfma.f64	d6, d5, d3
 800cdea:	ee30 7b46 	vsub.f64	d7, d0, d6
 800cdee:	eea5 7b03 	vfma.f64	d7, d5, d3
 800cdf2:	ed9f 3b47 	vldr	d3, [pc, #284]	; 800cf10 <__ieee754_rem_pio2+0x238>
 800cdf6:	ee94 7b03 	vfnms.f64	d7, d4, d3
 800cdfa:	ee36 3b47 	vsub.f64	d3, d6, d7
 800cdfe:	ee13 3a90 	vmov	r3, s7
 800ce02:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800ce06:	1af6      	subs	r6, r6, r3
 800ce08:	2e31      	cmp	r6, #49	; 0x31
 800ce0a:	dc17      	bgt.n	800ce3c <__ieee754_rem_pio2+0x164>
 800ce0c:	eeb0 0b46 	vmov.f64	d0, d6
 800ce10:	ed84 3b00 	vstr	d3, [r4]
 800ce14:	ed94 6b00 	vldr	d6, [r4]
 800ce18:	2d00      	cmp	r5, #0
 800ce1a:	ee30 0b46 	vsub.f64	d0, d0, d6
 800ce1e:	ee30 7b47 	vsub.f64	d7, d0, d7
 800ce22:	ed84 7b02 	vstr	d7, [r4, #8]
 800ce26:	da87      	bge.n	800cd38 <__ieee754_rem_pio2+0x60>
 800ce28:	eeb1 6b46 	vneg.f64	d6, d6
 800ce2c:	ed84 6b00 	vstr	d6, [r4]
 800ce30:	eeb1 7b47 	vneg.f64	d7, d7
 800ce34:	4240      	negs	r0, r0
 800ce36:	ed84 7b02 	vstr	d7, [r4, #8]
 800ce3a:	e77d      	b.n	800cd38 <__ieee754_rem_pio2+0x60>
 800ce3c:	ed9f 3b38 	vldr	d3, [pc, #224]	; 800cf20 <__ieee754_rem_pio2+0x248>
 800ce40:	eeb0 0b46 	vmov.f64	d0, d6
 800ce44:	eea5 0b03 	vfma.f64	d0, d5, d3
 800ce48:	ee36 7b40 	vsub.f64	d7, d6, d0
 800ce4c:	ed9f 6b36 	vldr	d6, [pc, #216]	; 800cf28 <__ieee754_rem_pio2+0x250>
 800ce50:	eea5 7b03 	vfma.f64	d7, d5, d3
 800ce54:	ee94 7b06 	vfnms.f64	d7, d4, d6
 800ce58:	ee30 6b47 	vsub.f64	d6, d0, d7
 800ce5c:	e7b4      	b.n	800cdc8 <__ieee754_rem_pio2+0xf0>
 800ce5e:	4b3a      	ldr	r3, [pc, #232]	; (800cf48 <__ieee754_rem_pio2+0x270>)
 800ce60:	429e      	cmp	r6, r3
 800ce62:	dd06      	ble.n	800ce72 <__ieee754_rem_pio2+0x19a>
 800ce64:	ee30 7b40 	vsub.f64	d7, d0, d0
 800ce68:	ed80 7b02 	vstr	d7, [r0, #8]
 800ce6c:	ed80 7b00 	vstr	d7, [r0]
 800ce70:	e744      	b.n	800ccfc <__ieee754_rem_pio2+0x24>
 800ce72:	1532      	asrs	r2, r6, #20
 800ce74:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800ce78:	ee10 0a10 	vmov	r0, s0
 800ce7c:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800ce80:	ec41 0b17 	vmov	d7, r0, r1
 800ce84:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ce88:	ed9f 5b29 	vldr	d5, [pc, #164]	; 800cf30 <__ieee754_rem_pio2+0x258>
 800ce8c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ce90:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ce94:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ce98:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ce9c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800cea0:	a908      	add	r1, sp, #32
 800cea2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800cea6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ceaa:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ceae:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ceb2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ceb6:	2303      	movs	r3, #3
 800ceb8:	ed31 7b02 	vldmdb	r1!, {d7}
 800cebc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec4:	f103 30ff 	add.w	r0, r3, #4294967295
 800cec8:	d013      	beq.n	800cef2 <__ieee754_rem_pio2+0x21a>
 800ceca:	4920      	ldr	r1, [pc, #128]	; (800cf4c <__ieee754_rem_pio2+0x274>)
 800cecc:	9101      	str	r1, [sp, #4]
 800cece:	2102      	movs	r1, #2
 800ced0:	9100      	str	r1, [sp, #0]
 800ced2:	a802      	add	r0, sp, #8
 800ced4:	4621      	mov	r1, r4
 800ced6:	f000 f8ab 	bl	800d030 <__kernel_rem_pio2>
 800ceda:	2d00      	cmp	r5, #0
 800cedc:	f6bf af2c 	bge.w	800cd38 <__ieee754_rem_pio2+0x60>
 800cee0:	ed94 7b00 	vldr	d7, [r4]
 800cee4:	eeb1 7b47 	vneg.f64	d7, d7
 800cee8:	ed84 7b00 	vstr	d7, [r4]
 800ceec:	ed94 7b02 	vldr	d7, [r4, #8]
 800cef0:	e79e      	b.n	800ce30 <__ieee754_rem_pio2+0x158>
 800cef2:	4603      	mov	r3, r0
 800cef4:	e7e0      	b.n	800ceb8 <__ieee754_rem_pio2+0x1e0>
 800cef6:	bf00      	nop
 800cef8:	54400000 	.word	0x54400000
 800cefc:	3ff921fb 	.word	0x3ff921fb
 800cf00:	1a626331 	.word	0x1a626331
 800cf04:	3dd0b461 	.word	0x3dd0b461
 800cf08:	1a600000 	.word	0x1a600000
 800cf0c:	3dd0b461 	.word	0x3dd0b461
 800cf10:	2e037073 	.word	0x2e037073
 800cf14:	3ba3198a 	.word	0x3ba3198a
 800cf18:	6dc9c883 	.word	0x6dc9c883
 800cf1c:	3fe45f30 	.word	0x3fe45f30
 800cf20:	2e000000 	.word	0x2e000000
 800cf24:	3ba3198a 	.word	0x3ba3198a
 800cf28:	252049c1 	.word	0x252049c1
 800cf2c:	397b839a 	.word	0x397b839a
 800cf30:	00000000 	.word	0x00000000
 800cf34:	41700000 	.word	0x41700000
 800cf38:	3fe921fb 	.word	0x3fe921fb
 800cf3c:	4002d97b 	.word	0x4002d97b
 800cf40:	413921fb 	.word	0x413921fb
 800cf44:	08012df8 	.word	0x08012df8
 800cf48:	7fefffff 	.word	0x7fefffff
 800cf4c:	08012e78 	.word	0x08012e78

0800cf50 <__ieee754_sqrt>:
 800cf50:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800cf54:	4770      	bx	lr
	...

0800cf58 <__kernel_cos>:
 800cf58:	ee10 1a90 	vmov	r1, s1
 800cf5c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800cf60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cf64:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800cf68:	da05      	bge.n	800cf76 <__kernel_cos+0x1e>
 800cf6a:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800cf6e:	ee16 3a90 	vmov	r3, s13
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d03d      	beq.n	800cff2 <__kernel_cos+0x9a>
 800cf76:	ee20 4b00 	vmul.f64	d4, d0, d0
 800cf7a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800cf7e:	ed9f 3b1e 	vldr	d3, [pc, #120]	; 800cff8 <__kernel_cos+0xa0>
 800cf82:	ee21 1b40 	vnmul.f64	d1, d1, d0
 800cf86:	ee24 6b06 	vmul.f64	d6, d4, d6
 800cf8a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800d000 <__kernel_cos+0xa8>
 800cf8e:	eea4 5b03 	vfma.f64	d5, d4, d3
 800cf92:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800d008 <__kernel_cos+0xb0>
 800cf96:	eea5 3b04 	vfma.f64	d3, d5, d4
 800cf9a:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800d010 <__kernel_cos+0xb8>
 800cf9e:	eea3 5b04 	vfma.f64	d5, d3, d4
 800cfa2:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800d018 <__kernel_cos+0xc0>
 800cfa6:	4b20      	ldr	r3, [pc, #128]	; (800d028 <__kernel_cos+0xd0>)
 800cfa8:	eea5 3b04 	vfma.f64	d3, d5, d4
 800cfac:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 800d020 <__kernel_cos+0xc8>
 800cfb0:	4299      	cmp	r1, r3
 800cfb2:	eea3 5b04 	vfma.f64	d5, d3, d4
 800cfb6:	ee25 5b04 	vmul.f64	d5, d5, d4
 800cfba:	eea4 1b05 	vfma.f64	d1, d4, d5
 800cfbe:	dc04      	bgt.n	800cfca <__kernel_cos+0x72>
 800cfc0:	ee36 6b41 	vsub.f64	d6, d6, d1
 800cfc4:	ee37 0b46 	vsub.f64	d0, d7, d6
 800cfc8:	4770      	bx	lr
 800cfca:	4b18      	ldr	r3, [pc, #96]	; (800d02c <__kernel_cos+0xd4>)
 800cfcc:	4299      	cmp	r1, r3
 800cfce:	dc0d      	bgt.n	800cfec <__kernel_cos+0x94>
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800cfd6:	ec43 2b15 	vmov	d5, r2, r3
 800cfda:	ee37 0b45 	vsub.f64	d0, d7, d5
 800cfde:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cfe2:	ee36 6b41 	vsub.f64	d6, d6, d1
 800cfe6:	ee30 0b46 	vsub.f64	d0, d0, d6
 800cfea:	4770      	bx	lr
 800cfec:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800cff0:	e7f3      	b.n	800cfda <__kernel_cos+0x82>
 800cff2:	eeb0 0b47 	vmov.f64	d0, d7
 800cff6:	4770      	bx	lr
 800cff8:	be8838d4 	.word	0xbe8838d4
 800cffc:	bda8fae9 	.word	0xbda8fae9
 800d000:	bdb4b1c4 	.word	0xbdb4b1c4
 800d004:	3e21ee9e 	.word	0x3e21ee9e
 800d008:	809c52ad 	.word	0x809c52ad
 800d00c:	be927e4f 	.word	0xbe927e4f
 800d010:	19cb1590 	.word	0x19cb1590
 800d014:	3efa01a0 	.word	0x3efa01a0
 800d018:	16c15177 	.word	0x16c15177
 800d01c:	bf56c16c 	.word	0xbf56c16c
 800d020:	5555554c 	.word	0x5555554c
 800d024:	3fa55555 	.word	0x3fa55555
 800d028:	3fd33332 	.word	0x3fd33332
 800d02c:	3fe90000 	.word	0x3fe90000

0800d030 <__kernel_rem_pio2>:
 800d030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d034:	ed2d 8b06 	vpush	{d8-d10}
 800d038:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800d03c:	469b      	mov	fp, r3
 800d03e:	460e      	mov	r6, r1
 800d040:	4bc7      	ldr	r3, [pc, #796]	; (800d360 <__kernel_rem_pio2+0x330>)
 800d042:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800d044:	9002      	str	r0, [sp, #8]
 800d046:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800d04a:	98a3      	ldr	r0, [sp, #652]	; 0x28c
 800d04c:	1ed1      	subs	r1, r2, #3
 800d04e:	2318      	movs	r3, #24
 800d050:	f06f 0417 	mvn.w	r4, #23
 800d054:	fb91 f1f3 	sdiv	r1, r1, r3
 800d058:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d05c:	f10b 3aff 	add.w	sl, fp, #4294967295
 800d060:	fb01 4404 	mla	r4, r1, r4, r4
 800d064:	ed9f 6bb8 	vldr	d6, [pc, #736]	; 800d348 <__kernel_rem_pio2+0x318>
 800d068:	4414      	add	r4, r2
 800d06a:	eba1 050a 	sub.w	r5, r1, sl
 800d06e:	aa1a      	add	r2, sp, #104	; 0x68
 800d070:	eb09 070a 	add.w	r7, r9, sl
 800d074:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800d078:	4696      	mov	lr, r2
 800d07a:	2300      	movs	r3, #0
 800d07c:	42bb      	cmp	r3, r7
 800d07e:	dd0f      	ble.n	800d0a0 <__kernel_rem_pio2+0x70>
 800d080:	af6a      	add	r7, sp, #424	; 0x1a8
 800d082:	2200      	movs	r2, #0
 800d084:	454a      	cmp	r2, r9
 800d086:	dc28      	bgt.n	800d0da <__kernel_rem_pio2+0xaa>
 800d088:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800d08c:	eb0b 0302 	add.w	r3, fp, r2
 800d090:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 800d094:	9d02      	ldr	r5, [sp, #8]
 800d096:	ed9f 7bac 	vldr	d7, [pc, #688]	; 800d348 <__kernel_rem_pio2+0x318>
 800d09a:	f04f 0c00 	mov.w	ip, #0
 800d09e:	e016      	b.n	800d0ce <__kernel_rem_pio2+0x9e>
 800d0a0:	42dd      	cmn	r5, r3
 800d0a2:	d409      	bmi.n	800d0b8 <__kernel_rem_pio2+0x88>
 800d0a4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800d0a8:	ee07 2a90 	vmov	s15, r2
 800d0ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d0b0:	ecae 7b02 	vstmia	lr!, {d7}
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	e7e1      	b.n	800d07c <__kernel_rem_pio2+0x4c>
 800d0b8:	eeb0 7b46 	vmov.f64	d7, d6
 800d0bc:	e7f8      	b.n	800d0b0 <__kernel_rem_pio2+0x80>
 800d0be:	ecb5 5b02 	vldmia	r5!, {d5}
 800d0c2:	ed33 6b02 	vldmdb	r3!, {d6}
 800d0c6:	f10c 0c01 	add.w	ip, ip, #1
 800d0ca:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d0ce:	45d4      	cmp	ip, sl
 800d0d0:	ddf5      	ble.n	800d0be <__kernel_rem_pio2+0x8e>
 800d0d2:	eca7 7b02 	vstmia	r7!, {d7}
 800d0d6:	3201      	adds	r2, #1
 800d0d8:	e7d4      	b.n	800d084 <__kernel_rem_pio2+0x54>
 800d0da:	ab06      	add	r3, sp, #24
 800d0dc:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800d0e0:	ed9f 9b9b 	vldr	d9, [pc, #620]	; 800d350 <__kernel_rem_pio2+0x320>
 800d0e4:	ed9f ab9c 	vldr	d10, [pc, #624]	; 800d358 <__kernel_rem_pio2+0x328>
 800d0e8:	9304      	str	r3, [sp, #16]
 800d0ea:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d0ee:	9303      	str	r3, [sp, #12]
 800d0f0:	464d      	mov	r5, r9
 800d0f2:	ab92      	add	r3, sp, #584	; 0x248
 800d0f4:	f105 5700 	add.w	r7, r5, #536870912	; 0x20000000
 800d0f8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d0fc:	3f01      	subs	r7, #1
 800d0fe:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 800d102:	00ff      	lsls	r7, r7, #3
 800d104:	ab92      	add	r3, sp, #584	; 0x248
 800d106:	19da      	adds	r2, r3, r7
 800d108:	3a98      	subs	r2, #152	; 0x98
 800d10a:	2300      	movs	r3, #0
 800d10c:	1ae9      	subs	r1, r5, r3
 800d10e:	2900      	cmp	r1, #0
 800d110:	dc4e      	bgt.n	800d1b0 <__kernel_rem_pio2+0x180>
 800d112:	4620      	mov	r0, r4
 800d114:	f000 fba4 	bl	800d860 <scalbn>
 800d118:	eeb0 8b40 	vmov.f64	d8, d0
 800d11c:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800d120:	ee28 0b00 	vmul.f64	d0, d8, d0
 800d124:	f000 fa8c 	bl	800d640 <floor>
 800d128:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800d12c:	eea0 8b47 	vfms.f64	d8, d0, d7
 800d130:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800d134:	2c00      	cmp	r4, #0
 800d136:	edcd 7a01 	vstr	s15, [sp, #4]
 800d13a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d13e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d142:	dd4a      	ble.n	800d1da <__kernel_rem_pio2+0x1aa>
 800d144:	1e69      	subs	r1, r5, #1
 800d146:	ab06      	add	r3, sp, #24
 800d148:	f1c4 0018 	rsb	r0, r4, #24
 800d14c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800d150:	9a01      	ldr	r2, [sp, #4]
 800d152:	fa4c f300 	asr.w	r3, ip, r0
 800d156:	441a      	add	r2, r3
 800d158:	4083      	lsls	r3, r0
 800d15a:	9201      	str	r2, [sp, #4]
 800d15c:	ebac 0203 	sub.w	r2, ip, r3
 800d160:	ab06      	add	r3, sp, #24
 800d162:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800d166:	f1c4 0317 	rsb	r3, r4, #23
 800d16a:	fa42 f803 	asr.w	r8, r2, r3
 800d16e:	f1b8 0f00 	cmp.w	r8, #0
 800d172:	dd43      	ble.n	800d1fc <__kernel_rem_pio2+0x1cc>
 800d174:	9b01      	ldr	r3, [sp, #4]
 800d176:	2000      	movs	r0, #0
 800d178:	3301      	adds	r3, #1
 800d17a:	9301      	str	r3, [sp, #4]
 800d17c:	4601      	mov	r1, r0
 800d17e:	f06f 4c7f 	mvn.w	ip, #4278190080	; 0xff000000
 800d182:	4285      	cmp	r5, r0
 800d184:	dc6e      	bgt.n	800d264 <__kernel_rem_pio2+0x234>
 800d186:	2c00      	cmp	r4, #0
 800d188:	dd04      	ble.n	800d194 <__kernel_rem_pio2+0x164>
 800d18a:	2c01      	cmp	r4, #1
 800d18c:	d07f      	beq.n	800d28e <__kernel_rem_pio2+0x25e>
 800d18e:	2c02      	cmp	r4, #2
 800d190:	f000 8087 	beq.w	800d2a2 <__kernel_rem_pio2+0x272>
 800d194:	f1b8 0f02 	cmp.w	r8, #2
 800d198:	d130      	bne.n	800d1fc <__kernel_rem_pio2+0x1cc>
 800d19a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d19e:	ee30 8b48 	vsub.f64	d8, d0, d8
 800d1a2:	b359      	cbz	r1, 800d1fc <__kernel_rem_pio2+0x1cc>
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	f000 fb5b 	bl	800d860 <scalbn>
 800d1aa:	ee38 8b40 	vsub.f64	d8, d8, d0
 800d1ae:	e025      	b.n	800d1fc <__kernel_rem_pio2+0x1cc>
 800d1b0:	ee20 7b09 	vmul.f64	d7, d0, d9
 800d1b4:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800d1b8:	a806      	add	r0, sp, #24
 800d1ba:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800d1be:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800d1c2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800d1c6:	ee10 1a10 	vmov	r1, s0
 800d1ca:	ed32 0b02 	vldmdb	r2!, {d0}
 800d1ce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800d1d2:	ee37 0b00 	vadd.f64	d0, d7, d0
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	e798      	b.n	800d10c <__kernel_rem_pio2+0xdc>
 800d1da:	d106      	bne.n	800d1ea <__kernel_rem_pio2+0x1ba>
 800d1dc:	1e6b      	subs	r3, r5, #1
 800d1de:	aa06      	add	r2, sp, #24
 800d1e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d1e4:	ea4f 58e2 	mov.w	r8, r2, asr #23
 800d1e8:	e7c1      	b.n	800d16e <__kernel_rem_pio2+0x13e>
 800d1ea:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800d1ee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d1f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1f6:	da32      	bge.n	800d25e <__kernel_rem_pio2+0x22e>
 800d1f8:	f04f 0800 	mov.w	r8, #0
 800d1fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d204:	f040 80b0 	bne.w	800d368 <__kernel_rem_pio2+0x338>
 800d208:	1e6b      	subs	r3, r5, #1
 800d20a:	4618      	mov	r0, r3
 800d20c:	2200      	movs	r2, #0
 800d20e:	4548      	cmp	r0, r9
 800d210:	da4e      	bge.n	800d2b0 <__kernel_rem_pio2+0x280>
 800d212:	2a00      	cmp	r2, #0
 800d214:	f000 8088 	beq.w	800d328 <__kernel_rem_pio2+0x2f8>
 800d218:	aa06      	add	r2, sp, #24
 800d21a:	3c18      	subs	r4, #24
 800d21c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d220:	2900      	cmp	r1, #0
 800d222:	f000 808e 	beq.w	800d342 <__kernel_rem_pio2+0x312>
 800d226:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d22a:	4620      	mov	r0, r4
 800d22c:	9302      	str	r3, [sp, #8]
 800d22e:	f000 fb17 	bl	800d860 <scalbn>
 800d232:	9b02      	ldr	r3, [sp, #8]
 800d234:	aa6a      	add	r2, sp, #424	; 0x1a8
 800d236:	00d9      	lsls	r1, r3, #3
 800d238:	ed9f 6b45 	vldr	d6, [pc, #276]	; 800d350 <__kernel_rem_pio2+0x320>
 800d23c:	1850      	adds	r0, r2, r1
 800d23e:	f100 0508 	add.w	r5, r0, #8
 800d242:	461c      	mov	r4, r3
 800d244:	2c00      	cmp	r4, #0
 800d246:	f280 80bd 	bge.w	800d3c4 <__kernel_rem_pio2+0x394>
 800d24a:	2500      	movs	r5, #0
 800d24c:	1b5c      	subs	r4, r3, r5
 800d24e:	2c00      	cmp	r4, #0
 800d250:	f2c0 80dd 	blt.w	800d40e <__kernel_rem_pio2+0x3de>
 800d254:	4f43      	ldr	r7, [pc, #268]	; (800d364 <__kernel_rem_pio2+0x334>)
 800d256:	ed9f 7b3c 	vldr	d7, [pc, #240]	; 800d348 <__kernel_rem_pio2+0x318>
 800d25a:	2400      	movs	r4, #0
 800d25c:	e0cb      	b.n	800d3f6 <__kernel_rem_pio2+0x3c6>
 800d25e:	f04f 0802 	mov.w	r8, #2
 800d262:	e787      	b.n	800d174 <__kernel_rem_pio2+0x144>
 800d264:	ab06      	add	r3, sp, #24
 800d266:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d26a:	b949      	cbnz	r1, 800d280 <__kernel_rem_pio2+0x250>
 800d26c:	b12b      	cbz	r3, 800d27a <__kernel_rem_pio2+0x24a>
 800d26e:	aa06      	add	r2, sp, #24
 800d270:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d274:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d278:	2301      	movs	r3, #1
 800d27a:	3001      	adds	r0, #1
 800d27c:	4619      	mov	r1, r3
 800d27e:	e780      	b.n	800d182 <__kernel_rem_pio2+0x152>
 800d280:	aa06      	add	r2, sp, #24
 800d282:	ebac 0303 	sub.w	r3, ip, r3
 800d286:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d28a:	460b      	mov	r3, r1
 800d28c:	e7f5      	b.n	800d27a <__kernel_rem_pio2+0x24a>
 800d28e:	1e68      	subs	r0, r5, #1
 800d290:	ab06      	add	r3, sp, #24
 800d292:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d296:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d29a:	aa06      	add	r2, sp, #24
 800d29c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d2a0:	e778      	b.n	800d194 <__kernel_rem_pio2+0x164>
 800d2a2:	1e68      	subs	r0, r5, #1
 800d2a4:	ab06      	add	r3, sp, #24
 800d2a6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d2aa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d2ae:	e7f4      	b.n	800d29a <__kernel_rem_pio2+0x26a>
 800d2b0:	a906      	add	r1, sp, #24
 800d2b2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d2b6:	3801      	subs	r0, #1
 800d2b8:	430a      	orrs	r2, r1
 800d2ba:	e7a8      	b.n	800d20e <__kernel_rem_pio2+0x1de>
 800d2bc:	f10c 0c01 	add.w	ip, ip, #1
 800d2c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d2c4:	2a00      	cmp	r2, #0
 800d2c6:	d0f9      	beq.n	800d2bc <__kernel_rem_pio2+0x28c>
 800d2c8:	eb0b 0305 	add.w	r3, fp, r5
 800d2cc:	aa1a      	add	r2, sp, #104	; 0x68
 800d2ce:	00db      	lsls	r3, r3, #3
 800d2d0:	1898      	adds	r0, r3, r2
 800d2d2:	3008      	adds	r0, #8
 800d2d4:	1c69      	adds	r1, r5, #1
 800d2d6:	3708      	adds	r7, #8
 800d2d8:	2200      	movs	r2, #0
 800d2da:	4465      	add	r5, ip
 800d2dc:	9005      	str	r0, [sp, #20]
 800d2de:	428d      	cmp	r5, r1
 800d2e0:	f6ff af07 	blt.w	800d0f2 <__kernel_rem_pio2+0xc2>
 800d2e4:	a81a      	add	r0, sp, #104	; 0x68
 800d2e6:	eb02 0c03 	add.w	ip, r2, r3
 800d2ea:	4484      	add	ip, r0
 800d2ec:	9803      	ldr	r0, [sp, #12]
 800d2ee:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d2f2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800d2f6:	9001      	str	r0, [sp, #4]
 800d2f8:	ee07 0a90 	vmov	s15, r0
 800d2fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d300:	9805      	ldr	r0, [sp, #20]
 800d302:	ed8c 7b00 	vstr	d7, [ip]
 800d306:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800d348 <__kernel_rem_pio2+0x318>
 800d30a:	eb00 0802 	add.w	r8, r0, r2
 800d30e:	f04f 0c00 	mov.w	ip, #0
 800d312:	45d4      	cmp	ip, sl
 800d314:	dd0c      	ble.n	800d330 <__kernel_rem_pio2+0x300>
 800d316:	eb02 0c07 	add.w	ip, r2, r7
 800d31a:	a86a      	add	r0, sp, #424	; 0x1a8
 800d31c:	4484      	add	ip, r0
 800d31e:	ed8c 7b02 	vstr	d7, [ip, #8]
 800d322:	3101      	adds	r1, #1
 800d324:	3208      	adds	r2, #8
 800d326:	e7da      	b.n	800d2de <__kernel_rem_pio2+0x2ae>
 800d328:	9b04      	ldr	r3, [sp, #16]
 800d32a:	f04f 0c01 	mov.w	ip, #1
 800d32e:	e7c7      	b.n	800d2c0 <__kernel_rem_pio2+0x290>
 800d330:	ecbe 5b02 	vldmia	lr!, {d5}
 800d334:	ed38 6b02 	vldmdb	r8!, {d6}
 800d338:	f10c 0c01 	add.w	ip, ip, #1
 800d33c:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d340:	e7e7      	b.n	800d312 <__kernel_rem_pio2+0x2e2>
 800d342:	3b01      	subs	r3, #1
 800d344:	e768      	b.n	800d218 <__kernel_rem_pio2+0x1e8>
 800d346:	bf00      	nop
	...
 800d354:	3e700000 	.word	0x3e700000
 800d358:	00000000 	.word	0x00000000
 800d35c:	41700000 	.word	0x41700000
 800d360:	08012fc0 	.word	0x08012fc0
 800d364:	08012f80 	.word	0x08012f80
 800d368:	4260      	negs	r0, r4
 800d36a:	eeb0 0b48 	vmov.f64	d0, d8
 800d36e:	f000 fa77 	bl	800d860 <scalbn>
 800d372:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800d550 <__kernel_rem_pio2+0x520>
 800d376:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800d37a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d37e:	db18      	blt.n	800d3b2 <__kernel_rem_pio2+0x382>
 800d380:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800d558 <__kernel_rem_pio2+0x528>
 800d384:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d388:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800d38c:	aa06      	add	r2, sp, #24
 800d38e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800d392:	eea5 0b46 	vfms.f64	d0, d5, d6
 800d396:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800d39a:	a906      	add	r1, sp, #24
 800d39c:	ee10 3a10 	vmov	r3, s0
 800d3a0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d3a4:	1c6b      	adds	r3, r5, #1
 800d3a6:	ee17 2a10 	vmov	r2, s14
 800d3aa:	3418      	adds	r4, #24
 800d3ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d3b0:	e739      	b.n	800d226 <__kernel_rem_pio2+0x1f6>
 800d3b2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800d3b6:	aa06      	add	r2, sp, #24
 800d3b8:	ee10 3a10 	vmov	r3, s0
 800d3bc:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d3c0:	462b      	mov	r3, r5
 800d3c2:	e730      	b.n	800d226 <__kernel_rem_pio2+0x1f6>
 800d3c4:	aa06      	add	r2, sp, #24
 800d3c6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800d3ca:	9202      	str	r2, [sp, #8]
 800d3cc:	ee07 2a90 	vmov	s15, r2
 800d3d0:	3c01      	subs	r4, #1
 800d3d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d3d6:	ee27 7b00 	vmul.f64	d7, d7, d0
 800d3da:	ee20 0b06 	vmul.f64	d0, d0, d6
 800d3de:	ed25 7b02 	vstmdb	r5!, {d7}
 800d3e2:	e72f      	b.n	800d244 <__kernel_rem_pio2+0x214>
 800d3e4:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
 800d3e8:	ecb7 5b02 	vldmia	r7!, {d5}
 800d3ec:	ed9c 6b00 	vldr	d6, [ip]
 800d3f0:	3401      	adds	r4, #1
 800d3f2:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d3f6:	454c      	cmp	r4, r9
 800d3f8:	dc01      	bgt.n	800d3fe <__kernel_rem_pio2+0x3ce>
 800d3fa:	42a5      	cmp	r5, r4
 800d3fc:	daf2      	bge.n	800d3e4 <__kernel_rem_pio2+0x3b4>
 800d3fe:	aa42      	add	r2, sp, #264	; 0x108
 800d400:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 800d404:	ed84 7b00 	vstr	d7, [r4]
 800d408:	3501      	adds	r5, #1
 800d40a:	3808      	subs	r0, #8
 800d40c:	e71e      	b.n	800d24c <__kernel_rem_pio2+0x21c>
 800d40e:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800d410:	2a03      	cmp	r2, #3
 800d412:	d84e      	bhi.n	800d4b2 <__kernel_rem_pio2+0x482>
 800d414:	e8df f002 	tbb	[pc, r2]
 800d418:	021f1f3e 	.word	0x021f1f3e
 800d41c:	3108      	adds	r1, #8
 800d41e:	aa42      	add	r2, sp, #264	; 0x108
 800d420:	4411      	add	r1, r2
 800d422:	4608      	mov	r0, r1
 800d424:	461c      	mov	r4, r3
 800d426:	2c00      	cmp	r4, #0
 800d428:	dc61      	bgt.n	800d4ee <__kernel_rem_pio2+0x4be>
 800d42a:	4608      	mov	r0, r1
 800d42c:	461c      	mov	r4, r3
 800d42e:	2c01      	cmp	r4, #1
 800d430:	dc6d      	bgt.n	800d50e <__kernel_rem_pio2+0x4de>
 800d432:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800d560 <__kernel_rem_pio2+0x530>
 800d436:	2b01      	cmp	r3, #1
 800d438:	dc79      	bgt.n	800d52e <__kernel_rem_pio2+0x4fe>
 800d43a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800d43e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800d442:	f1b8 0f00 	cmp.w	r8, #0
 800d446:	d178      	bne.n	800d53a <__kernel_rem_pio2+0x50a>
 800d448:	ed86 5b00 	vstr	d5, [r6]
 800d44c:	ed86 6b02 	vstr	d6, [r6, #8]
 800d450:	ed86 7b04 	vstr	d7, [r6, #16]
 800d454:	e02d      	b.n	800d4b2 <__kernel_rem_pio2+0x482>
 800d456:	ed9f 6b42 	vldr	d6, [pc, #264]	; 800d560 <__kernel_rem_pio2+0x530>
 800d45a:	3108      	adds	r1, #8
 800d45c:	aa42      	add	r2, sp, #264	; 0x108
 800d45e:	4411      	add	r1, r2
 800d460:	4618      	mov	r0, r3
 800d462:	2800      	cmp	r0, #0
 800d464:	da34      	bge.n	800d4d0 <__kernel_rem_pio2+0x4a0>
 800d466:	f1b8 0f00 	cmp.w	r8, #0
 800d46a:	d037      	beq.n	800d4dc <__kernel_rem_pio2+0x4ac>
 800d46c:	eeb1 7b46 	vneg.f64	d7, d6
 800d470:	ed86 7b00 	vstr	d7, [r6]
 800d474:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800d478:	a844      	add	r0, sp, #272	; 0x110
 800d47a:	2101      	movs	r1, #1
 800d47c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d480:	428b      	cmp	r3, r1
 800d482:	da2e      	bge.n	800d4e2 <__kernel_rem_pio2+0x4b2>
 800d484:	f1b8 0f00 	cmp.w	r8, #0
 800d488:	d001      	beq.n	800d48e <__kernel_rem_pio2+0x45e>
 800d48a:	eeb1 7b47 	vneg.f64	d7, d7
 800d48e:	ed86 7b02 	vstr	d7, [r6, #8]
 800d492:	e00e      	b.n	800d4b2 <__kernel_rem_pio2+0x482>
 800d494:	aa92      	add	r2, sp, #584	; 0x248
 800d496:	ed9f 7b32 	vldr	d7, [pc, #200]	; 800d560 <__kernel_rem_pio2+0x530>
 800d49a:	4411      	add	r1, r2
 800d49c:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	da0f      	bge.n	800d4c4 <__kernel_rem_pio2+0x494>
 800d4a4:	f1b8 0f00 	cmp.w	r8, #0
 800d4a8:	d001      	beq.n	800d4ae <__kernel_rem_pio2+0x47e>
 800d4aa:	eeb1 7b47 	vneg.f64	d7, d7
 800d4ae:	ed86 7b00 	vstr	d7, [r6]
 800d4b2:	9b01      	ldr	r3, [sp, #4]
 800d4b4:	f003 0007 	and.w	r0, r3, #7
 800d4b8:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800d4bc:	ecbd 8b06 	vpop	{d8-d10}
 800d4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c4:	ed31 6b02 	vldmdb	r1!, {d6}
 800d4c8:	3b01      	subs	r3, #1
 800d4ca:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d4ce:	e7e7      	b.n	800d4a0 <__kernel_rem_pio2+0x470>
 800d4d0:	ed31 7b02 	vldmdb	r1!, {d7}
 800d4d4:	3801      	subs	r0, #1
 800d4d6:	ee36 6b07 	vadd.f64	d6, d6, d7
 800d4da:	e7c2      	b.n	800d462 <__kernel_rem_pio2+0x432>
 800d4dc:	eeb0 7b46 	vmov.f64	d7, d6
 800d4e0:	e7c6      	b.n	800d470 <__kernel_rem_pio2+0x440>
 800d4e2:	ecb0 6b02 	vldmia	r0!, {d6}
 800d4e6:	3101      	adds	r1, #1
 800d4e8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d4ec:	e7c8      	b.n	800d480 <__kernel_rem_pio2+0x450>
 800d4ee:	ed10 7b04 	vldr	d7, [r0, #-16]
 800d4f2:	ed30 5b02 	vldmdb	r0!, {d5}
 800d4f6:	3c01      	subs	r4, #1
 800d4f8:	ee37 6b05 	vadd.f64	d6, d7, d5
 800d4fc:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d500:	ed00 6b02 	vstr	d6, [r0, #-8]
 800d504:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d508:	ed80 7b00 	vstr	d7, [r0]
 800d50c:	e78b      	b.n	800d426 <__kernel_rem_pio2+0x3f6>
 800d50e:	ed10 7b04 	vldr	d7, [r0, #-16]
 800d512:	ed30 5b02 	vldmdb	r0!, {d5}
 800d516:	3c01      	subs	r4, #1
 800d518:	ee37 6b05 	vadd.f64	d6, d7, d5
 800d51c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d520:	ed00 6b02 	vstr	d6, [r0, #-8]
 800d524:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d528:	ed80 7b00 	vstr	d7, [r0]
 800d52c:	e77f      	b.n	800d42e <__kernel_rem_pio2+0x3fe>
 800d52e:	ed31 6b02 	vldmdb	r1!, {d6}
 800d532:	3b01      	subs	r3, #1
 800d534:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d538:	e77d      	b.n	800d436 <__kernel_rem_pio2+0x406>
 800d53a:	eeb1 5b45 	vneg.f64	d5, d5
 800d53e:	eeb1 6b46 	vneg.f64	d6, d6
 800d542:	ed86 5b00 	vstr	d5, [r6]
 800d546:	eeb1 7b47 	vneg.f64	d7, d7
 800d54a:	ed86 6b02 	vstr	d6, [r6, #8]
 800d54e:	e77f      	b.n	800d450 <__kernel_rem_pio2+0x420>
 800d550:	00000000 	.word	0x00000000
 800d554:	41700000 	.word	0x41700000
 800d558:	00000000 	.word	0x00000000
 800d55c:	3e700000 	.word	0x3e700000
	...

0800d568 <__kernel_sin>:
 800d568:	ee10 3a90 	vmov	r3, s1
 800d56c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d570:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d574:	da04      	bge.n	800d580 <__kernel_sin+0x18>
 800d576:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800d57a:	ee17 3a90 	vmov	r3, s15
 800d57e:	b35b      	cbz	r3, 800d5d8 <__kernel_sin+0x70>
 800d580:	ee20 6b00 	vmul.f64	d6, d0, d0
 800d584:	ee20 5b06 	vmul.f64	d5, d0, d6
 800d588:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800d5e0 <__kernel_sin+0x78>
 800d58c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800d5e8 <__kernel_sin+0x80>
 800d590:	eea6 4b07 	vfma.f64	d4, d6, d7
 800d594:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800d5f0 <__kernel_sin+0x88>
 800d598:	eea4 7b06 	vfma.f64	d7, d4, d6
 800d59c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800d5f8 <__kernel_sin+0x90>
 800d5a0:	eea7 4b06 	vfma.f64	d4, d7, d6
 800d5a4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800d600 <__kernel_sin+0x98>
 800d5a8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800d5ac:	b930      	cbnz	r0, 800d5bc <__kernel_sin+0x54>
 800d5ae:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800d608 <__kernel_sin+0xa0>
 800d5b2:	eea6 4b07 	vfma.f64	d4, d6, d7
 800d5b6:	eea4 0b05 	vfma.f64	d0, d4, d5
 800d5ba:	4770      	bx	lr
 800d5bc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800d5c0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800d5c4:	eea1 7b04 	vfma.f64	d7, d1, d4
 800d5c8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800d5cc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800d610 <__kernel_sin+0xa8>
 800d5d0:	eea5 1b07 	vfma.f64	d1, d5, d7
 800d5d4:	ee30 0b41 	vsub.f64	d0, d0, d1
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	f3af 8000 	nop.w
 800d5e0:	5acfd57c 	.word	0x5acfd57c
 800d5e4:	3de5d93a 	.word	0x3de5d93a
 800d5e8:	8a2b9ceb 	.word	0x8a2b9ceb
 800d5ec:	be5ae5e6 	.word	0xbe5ae5e6
 800d5f0:	57b1fe7d 	.word	0x57b1fe7d
 800d5f4:	3ec71de3 	.word	0x3ec71de3
 800d5f8:	19c161d5 	.word	0x19c161d5
 800d5fc:	bf2a01a0 	.word	0xbf2a01a0
 800d600:	1110f8a6 	.word	0x1110f8a6
 800d604:	3f811111 	.word	0x3f811111
 800d608:	55555549 	.word	0x55555549
 800d60c:	bfc55555 	.word	0xbfc55555
 800d610:	55555549 	.word	0x55555549
 800d614:	3fc55555 	.word	0x3fc55555

0800d618 <fabs>:
 800d618:	ec51 0b10 	vmov	r0, r1, d0
 800d61c:	ee10 2a10 	vmov	r2, s0
 800d620:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d624:	ec43 2b10 	vmov	d0, r2, r3
 800d628:	4770      	bx	lr

0800d62a <finite>:
 800d62a:	ee10 3a90 	vmov	r3, s1
 800d62e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800d632:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d636:	0fc0      	lsrs	r0, r0, #31
 800d638:	4770      	bx	lr
 800d63a:	0000      	movs	r0, r0
 800d63c:	0000      	movs	r0, r0
	...

0800d640 <floor>:
 800d640:	ee10 1a90 	vmov	r1, s1
 800d644:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d648:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800d64c:	2b13      	cmp	r3, #19
 800d64e:	b530      	push	{r4, r5, lr}
 800d650:	ee10 0a10 	vmov	r0, s0
 800d654:	ee10 5a10 	vmov	r5, s0
 800d658:	dc33      	bgt.n	800d6c2 <floor+0x82>
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	da17      	bge.n	800d68e <floor+0x4e>
 800d65e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800d720 <floor+0xe0>
 800d662:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d666:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d66e:	dd09      	ble.n	800d684 <floor+0x44>
 800d670:	2900      	cmp	r1, #0
 800d672:	da50      	bge.n	800d716 <floor+0xd6>
 800d674:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d678:	4a2b      	ldr	r2, [pc, #172]	; (800d728 <floor+0xe8>)
 800d67a:	4303      	orrs	r3, r0
 800d67c:	2000      	movs	r0, #0
 800d67e:	4283      	cmp	r3, r0
 800d680:	bf18      	it	ne
 800d682:	4611      	movne	r1, r2
 800d684:	460b      	mov	r3, r1
 800d686:	4602      	mov	r2, r0
 800d688:	ec43 2b10 	vmov	d0, r2, r3
 800d68c:	e020      	b.n	800d6d0 <floor+0x90>
 800d68e:	4a27      	ldr	r2, [pc, #156]	; (800d72c <floor+0xec>)
 800d690:	411a      	asrs	r2, r3
 800d692:	ea01 0402 	and.w	r4, r1, r2
 800d696:	4304      	orrs	r4, r0
 800d698:	d01a      	beq.n	800d6d0 <floor+0x90>
 800d69a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800d720 <floor+0xe0>
 800d69e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d6a2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6aa:	ddeb      	ble.n	800d684 <floor+0x44>
 800d6ac:	2900      	cmp	r1, #0
 800d6ae:	bfbe      	ittt	lt
 800d6b0:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800d6b4:	fa40 f303 	asrlt.w	r3, r0, r3
 800d6b8:	18c9      	addlt	r1, r1, r3
 800d6ba:	ea21 0102 	bic.w	r1, r1, r2
 800d6be:	2000      	movs	r0, #0
 800d6c0:	e7e0      	b.n	800d684 <floor+0x44>
 800d6c2:	2b33      	cmp	r3, #51	; 0x33
 800d6c4:	dd05      	ble.n	800d6d2 <floor+0x92>
 800d6c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d6ca:	d101      	bne.n	800d6d0 <floor+0x90>
 800d6cc:	ee30 0b00 	vadd.f64	d0, d0, d0
 800d6d0:	bd30      	pop	{r4, r5, pc}
 800d6d2:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800d6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d6da:	40e2      	lsrs	r2, r4
 800d6dc:	4202      	tst	r2, r0
 800d6de:	d0f7      	beq.n	800d6d0 <floor+0x90>
 800d6e0:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 800d720 <floor+0xe0>
 800d6e4:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d6e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f0:	ddc8      	ble.n	800d684 <floor+0x44>
 800d6f2:	2900      	cmp	r1, #0
 800d6f4:	da02      	bge.n	800d6fc <floor+0xbc>
 800d6f6:	2b14      	cmp	r3, #20
 800d6f8:	d103      	bne.n	800d702 <floor+0xc2>
 800d6fa:	3101      	adds	r1, #1
 800d6fc:	ea20 0002 	bic.w	r0, r0, r2
 800d700:	e7c0      	b.n	800d684 <floor+0x44>
 800d702:	2401      	movs	r4, #1
 800d704:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d708:	fa04 f303 	lsl.w	r3, r4, r3
 800d70c:	4418      	add	r0, r3
 800d70e:	42a8      	cmp	r0, r5
 800d710:	bf38      	it	cc
 800d712:	1909      	addcc	r1, r1, r4
 800d714:	e7f2      	b.n	800d6fc <floor+0xbc>
 800d716:	2000      	movs	r0, #0
 800d718:	4601      	mov	r1, r0
 800d71a:	e7b3      	b.n	800d684 <floor+0x44>
 800d71c:	f3af 8000 	nop.w
 800d720:	8800759c 	.word	0x8800759c
 800d724:	7e37e43c 	.word	0x7e37e43c
 800d728:	bff00000 	.word	0xbff00000
 800d72c:	000fffff 	.word	0x000fffff

0800d730 <matherr>:
 800d730:	2000      	movs	r0, #0
 800d732:	4770      	bx	lr
 800d734:	0000      	movs	r0, r0
	...

0800d738 <nan>:
 800d738:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d740 <nan+0x8>
 800d73c:	4770      	bx	lr
 800d73e:	bf00      	nop
 800d740:	00000000 	.word	0x00000000
 800d744:	7ff80000 	.word	0x7ff80000

0800d748 <rint>:
 800d748:	b530      	push	{r4, r5, lr}
 800d74a:	b085      	sub	sp, #20
 800d74c:	ed8d 0b00 	vstr	d0, [sp]
 800d750:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d754:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800d758:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 800d75c:	2813      	cmp	r0, #19
 800d75e:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 800d762:	dc5a      	bgt.n	800d81a <rint+0xd2>
 800d764:	2800      	cmp	r0, #0
 800d766:	da2f      	bge.n	800d7c8 <rint+0x80>
 800d768:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d76c:	4311      	orrs	r1, r2
 800d76e:	d027      	beq.n	800d7c0 <rint+0x78>
 800d770:	f3c3 0513 	ubfx	r5, r3, #0, #20
 800d774:	4315      	orrs	r5, r2
 800d776:	426a      	negs	r2, r5
 800d778:	432a      	orrs	r2, r5
 800d77a:	0b12      	lsrs	r2, r2, #12
 800d77c:	0c5b      	lsrs	r3, r3, #17
 800d77e:	045b      	lsls	r3, r3, #17
 800d780:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800d784:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d788:	ea42 0103 	orr.w	r1, r2, r3
 800d78c:	4b31      	ldr	r3, [pc, #196]	; (800d854 <rint+0x10c>)
 800d78e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d792:	ed93 6b00 	vldr	d6, [r3]
 800d796:	ec41 0b17 	vmov	d7, r0, r1
 800d79a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800d79e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d7a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d7a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d7aa:	ed8d 7b00 	vstr	d7, [sp]
 800d7ae:	9b01      	ldr	r3, [sp, #4]
 800d7b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d7b8:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 800d7bc:	e9cd 0100 	strd	r0, r1, [sp]
 800d7c0:	ed9d 0b00 	vldr	d0, [sp]
 800d7c4:	b005      	add	sp, #20
 800d7c6:	bd30      	pop	{r4, r5, pc}
 800d7c8:	4923      	ldr	r1, [pc, #140]	; (800d858 <rint+0x110>)
 800d7ca:	4101      	asrs	r1, r0
 800d7cc:	ea03 0501 	and.w	r5, r3, r1
 800d7d0:	4315      	orrs	r5, r2
 800d7d2:	d0f5      	beq.n	800d7c0 <rint+0x78>
 800d7d4:	0849      	lsrs	r1, r1, #1
 800d7d6:	ea03 0501 	and.w	r5, r3, r1
 800d7da:	432a      	orrs	r2, r5
 800d7dc:	d00b      	beq.n	800d7f6 <rint+0xae>
 800d7de:	ea23 0101 	bic.w	r1, r3, r1
 800d7e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d7e6:	2813      	cmp	r0, #19
 800d7e8:	fa43 f300 	asr.w	r3, r3, r0
 800d7ec:	bf0c      	ite	eq
 800d7ee:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800d7f2:	2200      	movne	r2, #0
 800d7f4:	430b      	orrs	r3, r1
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	4b16      	ldr	r3, [pc, #88]	; (800d854 <rint+0x10c>)
 800d7fa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d7fe:	ed94 6b00 	vldr	d6, [r4]
 800d802:	4610      	mov	r0, r2
 800d804:	ec41 0b17 	vmov	d7, r0, r1
 800d808:	ee36 7b07 	vadd.f64	d7, d6, d7
 800d80c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d810:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d814:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d818:	e008      	b.n	800d82c <rint+0xe4>
 800d81a:	2833      	cmp	r0, #51	; 0x33
 800d81c:	dd09      	ble.n	800d832 <rint+0xea>
 800d81e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d822:	d1cd      	bne.n	800d7c0 <rint+0x78>
 800d824:	ed9d 7b00 	vldr	d7, [sp]
 800d828:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d82c:	ed8d 7b00 	vstr	d7, [sp]
 800d830:	e7c6      	b.n	800d7c0 <rint+0x78>
 800d832:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 800d836:	f04f 31ff 	mov.w	r1, #4294967295
 800d83a:	40c1      	lsrs	r1, r0
 800d83c:	420a      	tst	r2, r1
 800d83e:	d0bf      	beq.n	800d7c0 <rint+0x78>
 800d840:	0849      	lsrs	r1, r1, #1
 800d842:	420a      	tst	r2, r1
 800d844:	bf1f      	itttt	ne
 800d846:	ea22 0101 	bicne.w	r1, r2, r1
 800d84a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800d84e:	4102      	asrne	r2, r0
 800d850:	430a      	orrne	r2, r1
 800d852:	e7d0      	b.n	800d7f6 <rint+0xae>
 800d854:	08012fd0 	.word	0x08012fd0
 800d858:	000fffff 	.word	0x000fffff
 800d85c:	00000000 	.word	0x00000000

0800d860 <scalbn>:
 800d860:	b500      	push	{lr}
 800d862:	ed2d 8b02 	vpush	{d8}
 800d866:	b083      	sub	sp, #12
 800d868:	ed8d 0b00 	vstr	d0, [sp]
 800d86c:	9b01      	ldr	r3, [sp, #4]
 800d86e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d872:	b9a2      	cbnz	r2, 800d89e <scalbn+0x3e>
 800d874:	9a00      	ldr	r2, [sp, #0]
 800d876:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d87a:	4313      	orrs	r3, r2
 800d87c:	d03a      	beq.n	800d8f4 <scalbn+0x94>
 800d87e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d938 <scalbn+0xd8>
 800d882:	4b35      	ldr	r3, [pc, #212]	; (800d958 <scalbn+0xf8>)
 800d884:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d888:	4298      	cmp	r0, r3
 800d88a:	ed8d 7b00 	vstr	d7, [sp]
 800d88e:	da11      	bge.n	800d8b4 <scalbn+0x54>
 800d890:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800d940 <scalbn+0xe0>
 800d894:	ed9d 6b00 	vldr	d6, [sp]
 800d898:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d89c:	e007      	b.n	800d8ae <scalbn+0x4e>
 800d89e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d8a2:	428a      	cmp	r2, r1
 800d8a4:	d10a      	bne.n	800d8bc <scalbn+0x5c>
 800d8a6:	ed9d 7b00 	vldr	d7, [sp]
 800d8aa:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d8ae:	ed8d 7b00 	vstr	d7, [sp]
 800d8b2:	e01f      	b.n	800d8f4 <scalbn+0x94>
 800d8b4:	9b01      	ldr	r3, [sp, #4]
 800d8b6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d8ba:	3a36      	subs	r2, #54	; 0x36
 800d8bc:	4402      	add	r2, r0
 800d8be:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d8c2:	428a      	cmp	r2, r1
 800d8c4:	dd0a      	ble.n	800d8dc <scalbn+0x7c>
 800d8c6:	ed9f 8b20 	vldr	d8, [pc, #128]	; 800d948 <scalbn+0xe8>
 800d8ca:	eeb0 0b48 	vmov.f64	d0, d8
 800d8ce:	ed9d 1b00 	vldr	d1, [sp]
 800d8d2:	f000 f95f 	bl	800db94 <copysign>
 800d8d6:	ee20 7b08 	vmul.f64	d7, d0, d8
 800d8da:	e7e8      	b.n	800d8ae <scalbn+0x4e>
 800d8dc:	2a00      	cmp	r2, #0
 800d8de:	dd10      	ble.n	800d902 <scalbn+0xa2>
 800d8e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d8e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d8e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d8ec:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d8f0:	e9cd 0100 	strd	r0, r1, [sp]
 800d8f4:	ed9d 0b00 	vldr	d0, [sp]
 800d8f8:	b003      	add	sp, #12
 800d8fa:	ecbd 8b02 	vpop	{d8}
 800d8fe:	f85d fb04 	ldr.w	pc, [sp], #4
 800d902:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d906:	da06      	bge.n	800d916 <scalbn+0xb6>
 800d908:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d90c:	4298      	cmp	r0, r3
 800d90e:	dcda      	bgt.n	800d8c6 <scalbn+0x66>
 800d910:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 800d940 <scalbn+0xe0>
 800d914:	e7d9      	b.n	800d8ca <scalbn+0x6a>
 800d916:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d91a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d91e:	3236      	adds	r2, #54	; 0x36
 800d920:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d924:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d928:	ec41 0b17 	vmov	d7, r0, r1
 800d92c:	ed9f 6b08 	vldr	d6, [pc, #32]	; 800d950 <scalbn+0xf0>
 800d930:	e7b2      	b.n	800d898 <scalbn+0x38>
 800d932:	bf00      	nop
 800d934:	f3af 8000 	nop.w
 800d938:	00000000 	.word	0x00000000
 800d93c:	43500000 	.word	0x43500000
 800d940:	c2f8f359 	.word	0xc2f8f359
 800d944:	01a56e1f 	.word	0x01a56e1f
 800d948:	8800759c 	.word	0x8800759c
 800d94c:	7e37e43c 	.word	0x7e37e43c
 800d950:	00000000 	.word	0x00000000
 800d954:	3c900000 	.word	0x3c900000
 800d958:	ffff3cb0 	.word	0xffff3cb0
 800d95c:	00000000 	.word	0x00000000

0800d960 <__ieee754_log>:
 800d960:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d962:	ed8d 0b00 	vstr	d0, [sp]
 800d966:	9a01      	ldr	r2, [sp, #4]
 800d968:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800d96c:	da26      	bge.n	800d9bc <__ieee754_log+0x5c>
 800d96e:	9900      	ldr	r1, [sp, #0]
 800d970:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800d974:	430b      	orrs	r3, r1
 800d976:	d107      	bne.n	800d988 <__ieee754_log+0x28>
 800d978:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 800db28 <__ieee754_log+0x1c8>
 800d97c:	ed9f 7b6c 	vldr	d7, [pc, #432]	; 800db30 <__ieee754_log+0x1d0>
 800d980:	ee86 0b07 	vdiv.f64	d0, d6, d7
 800d984:	b003      	add	sp, #12
 800d986:	bd30      	pop	{r4, r5, pc}
 800d988:	2a00      	cmp	r2, #0
 800d98a:	da04      	bge.n	800d996 <__ieee754_log+0x36>
 800d98c:	ed9d 7b00 	vldr	d7, [sp]
 800d990:	ee37 6b47 	vsub.f64	d6, d7, d7
 800d994:	e7f2      	b.n	800d97c <__ieee754_log+0x1c>
 800d996:	ed9d 6b00 	vldr	d6, [sp]
 800d99a:	ed9f 7b67 	vldr	d7, [pc, #412]	; 800db38 <__ieee754_log+0x1d8>
 800d99e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d9a2:	ed8d 7b00 	vstr	d7, [sp]
 800d9a6:	9a01      	ldr	r2, [sp, #4]
 800d9a8:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800d9ac:	4b78      	ldr	r3, [pc, #480]	; (800db90 <__ieee754_log+0x230>)
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	dd06      	ble.n	800d9c0 <__ieee754_log+0x60>
 800d9b2:	ed9d 7b00 	vldr	d7, [sp]
 800d9b6:	ee37 0b07 	vadd.f64	d0, d7, d7
 800d9ba:	e7e3      	b.n	800d984 <__ieee754_log+0x24>
 800d9bc:	2100      	movs	r1, #0
 800d9be:	e7f5      	b.n	800d9ac <__ieee754_log+0x4c>
 800d9c0:	1513      	asrs	r3, r2, #20
 800d9c2:	f3c2 0013 	ubfx	r0, r2, #0, #20
 800d9c6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9ca:	4419      	add	r1, r3
 800d9cc:	f500 2315 	add.w	r3, r0, #610304	; 0x95000
 800d9d0:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800d9d4:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 800d9d8:	f084 557f 	eor.w	r5, r4, #1069547520	; 0x3fc00000
 800d9dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9e0:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800d9e4:	f485 1540 	eor.w	r5, r5, #3145728	; 0x300000
 800d9e8:	ea45 0300 	orr.w	r3, r5, r0
 800d9ec:	ec43 2b10 	vmov	d0, r2, r3
 800d9f0:	1c82      	adds	r2, r0, #2
 800d9f2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d9f6:	2a02      	cmp	r2, #2
 800d9f8:	eb01 5414 	add.w	r4, r1, r4, lsr #20
 800d9fc:	ee30 0b47 	vsub.f64	d0, d0, d7
 800da00:	dc31      	bgt.n	800da66 <__ieee754_log+0x106>
 800da02:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800da06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da0a:	d10f      	bne.n	800da2c <__ieee754_log+0xcc>
 800da0c:	2c00      	cmp	r4, #0
 800da0e:	f000 8086 	beq.w	800db1e <__ieee754_log+0x1be>
 800da12:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800db40 <__ieee754_log+0x1e0>
 800da16:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 800db48 <__ieee754_log+0x1e8>
 800da1a:	ee07 4a90 	vmov	s15, r4
 800da1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800da22:	ee27 0b00 	vmul.f64	d0, d7, d0
 800da26:	eea7 0b06 	vfma.f64	d0, d7, d6
 800da2a:	e7ab      	b.n	800d984 <__ieee754_log+0x24>
 800da2c:	ed9f 7b48 	vldr	d7, [pc, #288]	; 800db50 <__ieee754_log+0x1f0>
 800da30:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800da34:	eea0 6b47 	vfms.f64	d6, d0, d7
 800da38:	ee20 7b00 	vmul.f64	d7, d0, d0
 800da3c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800da40:	b914      	cbnz	r4, 800da48 <__ieee754_log+0xe8>
 800da42:	ee30 0b46 	vsub.f64	d0, d0, d6
 800da46:	e79d      	b.n	800d984 <__ieee754_log+0x24>
 800da48:	ed9f 5b3d 	vldr	d5, [pc, #244]	; 800db40 <__ieee754_log+0x1e0>
 800da4c:	ee07 4a90 	vmov	s15, r4
 800da50:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800da54:	eea7 6b45 	vfms.f64	d6, d7, d5
 800da58:	ee36 0b40 	vsub.f64	d0, d6, d0
 800da5c:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 800db48 <__ieee754_log+0x1e8>
 800da60:	ee97 0b06 	vfnms.f64	d0, d7, d6
 800da64:	e78e      	b.n	800d984 <__ieee754_log+0x24>
 800da66:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800da6a:	ee30 7b07 	vadd.f64	d7, d0, d7
 800da6e:	ee80 4b07 	vdiv.f64	d4, d0, d7
 800da72:	ee07 4a90 	vmov	s15, r4
 800da76:	ee24 2b04 	vmul.f64	d2, d4, d4
 800da7a:	ed9f 3b37 	vldr	d3, [pc, #220]	; 800db58 <__ieee754_log+0x1f8>
 800da7e:	ee22 5b02 	vmul.f64	d5, d2, d2
 800da82:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800da86:	ed9f 7b36 	vldr	d7, [pc, #216]	; 800db60 <__ieee754_log+0x200>
 800da8a:	eea5 7b03 	vfma.f64	d7, d5, d3
 800da8e:	ed9f 3b36 	vldr	d3, [pc, #216]	; 800db68 <__ieee754_log+0x208>
 800da92:	ed9f 1b37 	vldr	d1, [pc, #220]	; 800db70 <__ieee754_log+0x210>
 800da96:	eea7 3b05 	vfma.f64	d3, d7, d5
 800da9a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 800db78 <__ieee754_log+0x218>
 800da9e:	eea5 7b01 	vfma.f64	d7, d5, d1
 800daa2:	ed9f 1b37 	vldr	d1, [pc, #220]	; 800db80 <__ieee754_log+0x220>
 800daa6:	f5a0 21c2 	sub.w	r1, r0, #397312	; 0x61000
 800daaa:	f5c0 22d7 	rsb	r2, r0, #440320	; 0x6b800
 800daae:	eea7 1b05 	vfma.f64	d1, d7, d5
 800dab2:	f2a1 417a 	subw	r1, r1, #1146	; 0x47a
 800dab6:	ed9f 7b34 	vldr	d7, [pc, #208]	; 800db88 <__ieee754_log+0x228>
 800daba:	3251      	adds	r2, #81	; 0x51
 800dabc:	430a      	orrs	r2, r1
 800dabe:	2a00      	cmp	r2, #0
 800dac0:	eea1 7b05 	vfma.f64	d7, d1, d5
 800dac4:	ee27 7b02 	vmul.f64	d7, d7, d2
 800dac8:	eea3 7b05 	vfma.f64	d7, d3, d5
 800dacc:	dd1c      	ble.n	800db08 <__ieee754_log+0x1a8>
 800dace:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800dad2:	ee20 5b05 	vmul.f64	d5, d0, d5
 800dad6:	ee25 5b00 	vmul.f64	d5, d5, d0
 800dada:	ee37 7b05 	vadd.f64	d7, d7, d5
 800dade:	ee27 7b04 	vmul.f64	d7, d7, d4
 800dae2:	b924      	cbnz	r4, 800daee <__ieee754_log+0x18e>
 800dae4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dae8:	ee30 0b47 	vsub.f64	d0, d0, d7
 800daec:	e74a      	b.n	800d984 <__ieee754_log+0x24>
 800daee:	ed9f 4b14 	vldr	d4, [pc, #80]	; 800db40 <__ieee754_log+0x1e0>
 800daf2:	eea6 7b04 	vfma.f64	d7, d6, d4
 800daf6:	ee35 7b47 	vsub.f64	d7, d5, d7
 800dafa:	ee37 0b40 	vsub.f64	d0, d7, d0
 800dafe:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800db48 <__ieee754_log+0x1e8>
 800db02:	ee96 0b07 	vfnms.f64	d0, d6, d7
 800db06:	e73d      	b.n	800d984 <__ieee754_log+0x24>
 800db08:	ee30 7b47 	vsub.f64	d7, d0, d7
 800db0c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800db10:	2c00      	cmp	r4, #0
 800db12:	d0e9      	beq.n	800dae8 <__ieee754_log+0x188>
 800db14:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 800db40 <__ieee754_log+0x1e0>
 800db18:	eea6 7b45 	vfms.f64	d7, d6, d5
 800db1c:	e7ed      	b.n	800dafa <__ieee754_log+0x19a>
 800db1e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 800db30 <__ieee754_log+0x1d0>
 800db22:	e72f      	b.n	800d984 <__ieee754_log+0x24>
 800db24:	f3af 8000 	nop.w
 800db28:	00000000 	.word	0x00000000
 800db2c:	c3500000 	.word	0xc3500000
	...
 800db3c:	43500000 	.word	0x43500000
 800db40:	35793c76 	.word	0x35793c76
 800db44:	3dea39ef 	.word	0x3dea39ef
 800db48:	fee00000 	.word	0xfee00000
 800db4c:	3fe62e42 	.word	0x3fe62e42
 800db50:	55555555 	.word	0x55555555
 800db54:	3fd55555 	.word	0x3fd55555
 800db58:	d078c69f 	.word	0xd078c69f
 800db5c:	3fc39a09 	.word	0x3fc39a09
 800db60:	1d8e78af 	.word	0x1d8e78af
 800db64:	3fcc71c5 	.word	0x3fcc71c5
 800db68:	9997fa04 	.word	0x9997fa04
 800db6c:	3fd99999 	.word	0x3fd99999
 800db70:	df3e5244 	.word	0xdf3e5244
 800db74:	3fc2f112 	.word	0x3fc2f112
 800db78:	96cb03de 	.word	0x96cb03de
 800db7c:	3fc74664 	.word	0x3fc74664
 800db80:	94229359 	.word	0x94229359
 800db84:	3fd24924 	.word	0x3fd24924
 800db88:	55555593 	.word	0x55555593
 800db8c:	3fe55555 	.word	0x3fe55555
 800db90:	7fefffff 	.word	0x7fefffff

0800db94 <copysign>:
 800db94:	ec51 0b10 	vmov	r0, r1, d0
 800db98:	ee11 0a90 	vmov	r0, s3
 800db9c:	ee10 2a10 	vmov	r2, s0
 800dba0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dba4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800dba8:	ea41 0300 	orr.w	r3, r1, r0
 800dbac:	ec43 2b10 	vmov	d0, r2, r3
 800dbb0:	4770      	bx	lr
	...

0800dbb4 <_init>:
 800dbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbb6:	bf00      	nop
 800dbb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbba:	bc08      	pop	{r3}
 800dbbc:	469e      	mov	lr, r3
 800dbbe:	4770      	bx	lr

0800dbc0 <_fini>:
 800dbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbc2:	bf00      	nop
 800dbc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbc6:	bc08      	pop	{r3}
 800dbc8:	469e      	mov	lr, r3
 800dbca:	4770      	bx	lr
