Analysis & Synthesis report for pyhctrl
Thu Jul 20 17:01:37 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |pyhctrl|phyInital:phyInital_ins0|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated
 15. Source assignments for rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated
 16. Source assignments for phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated
 17. Parameter Settings for User Entity Instance: tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins
 18. Parameter Settings for User Entity Instance: LEDnumb:LED5
 19. Parameter Settings for User Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins
 20. Parameter Settings for User Entity Instance: rx_data_ram:rx_data_ram_ins
 21. Parameter Settings for User Entity Instance: LEDnumb:LED4
 22. Parameter Settings for User Entity Instance: pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: LEDnumb:LED6
 24. Parameter Settings for User Entity Instance: LEDnumb:LED7
 25. Parameter Settings for User Entity Instance: phyInital:phyInital_ins0
 26. Parameter Settings for User Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins
 27. Parameter Settings for User Entity Instance: phyIniCommand0:pyhIniCommands
 28. Parameter Settings for User Entity Instance: phyIniCommand0_and:pyhIniCommands_and
 29. Parameter Settings for User Entity Instance: LEDnumb:LED0
 30. Parameter Settings for User Entity Instance: LEDnumb:LED1
 31. Parameter Settings for User Entity Instance: LEDnumb:LED2
 32. Parameter Settings for User Entity Instance: LEDnumb:LED3
 33. Parameter Settings for Inferred Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0
 34. Parameter Settings for Inferred Entity Instance: rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0
 35. Parameter Settings for Inferred Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0
 36. Parameter Settings for Inferred Entity Instance: DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0
 38. Partition Dependent Files
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Partition "fb_txmac:fb_txmac_ins" Resource Utilization by Entity
 41. Registers Removed During Synthesis
 42. Multiplexer Restructuring Statistics (Restructuring Performed)
 43. Parameter Settings for Inferred Entity Instance: fb_txmac:fb_txmac_ins|lpm_mult:Mult0
 44. Partition Dependent Files
 45. Post-Synthesis Netlist Statistics for Partition fb_txmac:fb_txmac_ins
 46. Port Connectivity Checks: "phyIniCommand0_and:pyhIniCommands_and"
 47. Port Connectivity Checks: "phyIniCommand0:pyhIniCommands"
 48. Port Connectivity Checks: "phyInital:phyInital_ins0|eth_miim:eth_miim_ins"
 49. Port Connectivity Checks: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins"
 50. Port Connectivity Checks: "phyInital:phyInital_ins0"
 51. Port Connectivity Checks: "DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins1"
 52. Port Connectivity Checks: "DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins"
 53. Port Connectivity Checks: "rx_data_ram:rx_data_ram_ins"
 54. Port Connectivity Checks: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins"
 55. Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins|fb_crc:framecrc"
 56. Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins"
 57. Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins"
 58. Port Connectivity Checks: "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins"
 59. Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_crc:framecrc"
 60. Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_crc:slavecrc"
 61. Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1"
 62. Port Connectivity Checks: "fb_txmac:fb_txmac_ins"
 63. Port Connectivity Checks: "fb_topstatem:fb_topstatem_INS"
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 20 17:01:36 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; pyhctrl                                         ;
; Top-level Entity Name              ; pyhctrl                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; pyhctrl            ; pyhctrl            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; rx_dual_port_ram_8bit.v          ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/rx_dual_port_ram_8bit.v         ;         ;
; tx_dual_port_ram_8bit.v          ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/tx_dual_port_ram_8bit.v         ;         ;
; freedm_bus/fb_rxcounters.v       ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxcounters.v      ;         ;
; freedm_bus/fb_rxstatem.v         ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxstatem.v        ;         ;
; freedm_bus/fb_rxmac.v            ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxmac.v           ;         ;
; timescale.v                      ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/timescale.v                     ;         ;
; freedm_bus/fb_txstatem.v         ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txstatem.v        ;         ;
; freedm_bus/fb_txmac.v            ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v           ;         ;
; freedm_bus/fb_txcounters.v       ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txcounters.v      ;         ;
; freedm_bus/fb_defines.v          ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_defines.v         ;         ;
; freedm_bus/fb_crc.v              ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_crc.v             ;         ;
; mi_data_ram.v                    ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/mi_data_ram.v                   ;         ;
; phyInitial.v                     ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyInitial.v                    ;         ;
; LEDnumb.v                        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/LEDnumb.v                       ;         ;
; eth_shiftreg.v                   ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_shiftreg.v                  ;         ;
; eth_outputcontrol.v              ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_outputcontrol.v             ;         ;
; eth_miim.v                       ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_miim.v                      ;         ;
; eth_clockgen.v                   ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_clockgen.v                  ;         ;
; pyhctrl.v                        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v                       ;         ;
; phyIniCommand0.v                 ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0.v                ;         ;
; phyIniCommand0_and.v             ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0_and.v            ;         ;
; rx_data_ram.v                    ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/rx_data_ram.v                   ;         ;
; pll_25to100MHz.v                 ; yes             ; User Wizard-Generated File   ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_25to100MHz.v                ;         ;
; output_files/DelayCalculartor.v  ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v ;         ;
; freedm_bus/fb_topstatem.v        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_topstatem.v       ;         ;
; division_factor.v                ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/division_factor.v               ;         ;
; ConfigCheck.v                    ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/ConfigCheck.v                   ;         ;
; ram_init0.txt                    ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/ram_init0.txt                   ;         ;
; ram_init0_and.txt                ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/ram_init0_and.txt               ;         ;
; tx_data.txt                      ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/tx_data.txt                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/pll_25to100mhz_altpll.v       ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/pll_25to100mhz_altpll.v      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_atg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_atg1.tdf          ;         ;
; db/altsyncram_opg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_opg1.tdf          ;         ;
; db/altsyncram_ksg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_ksg1.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc               ;         ;
; db/mult_5dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/mult_5dt.tdf                 ;         ;
; db/mult_cdt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/mult_cdt.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |pyhctrl|pll_25to100MHz:delay_measure_clock_master ; pll_25to100MHz.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+


+------------------------------------------------------------------+
; Partition Status Summary                                         ;
+-----------------------+-------------+----------------------------+
; Partition Name        ; Synthesized ; Reason                     ;
+-----------------------+-------------+----------------------------+
; Top                   ; yes         ; netlist type = Source File ;
; fb_txmac:fb_txmac_ins ; no          ; No relevant changes        ;
+-----------------------+-------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name           ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |pyhctrl                                             ; 739 (101)         ; 281 (39)     ; 2560        ; 6            ; 0       ; 3         ; 0    ; 0            ; |pyhctrl                                                                                                          ; pyhctrl               ; work         ;
;    |ConfigCheck:ConfigCheck_ins|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|ConfigCheck:ConfigCheck_ins                                                                              ; ConfigCheck           ; work         ;
;    |DelayCalculator:DelayCalculator_ins|             ; 299 (187)         ; 38 (38)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins                                                                      ; DelayCalculator       ; work         ;
;       |division_factor:division_factor_ins1|         ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins1                                 ; division_factor       ; work         ;
;       |division_factor:division_factor_ins|          ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins                                  ; division_factor       ; work         ;
;       |lpm_mult:Mult0|                               ; 11 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0                                                       ; lpm_mult              ; work         ;
;          |mult_cdt:auto_generated|                   ; 11 (11)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0|mult_cdt:auto_generated                               ; mult_cdt              ; work         ;
;       |lpm_mult:Mult1|                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1                                                       ; lpm_mult              ; work         ;
;          |mult_5dt:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pyhctrl|DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1|mult_5dt:auto_generated                               ; mult_5dt              ; work         ;
;    |LEDnumb:LED0|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED0                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED1|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED1                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED2|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED2                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED3|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED3                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED4|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED4                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED5|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED5                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED6|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED6                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED7|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|LEDnumb:LED7                                                                                             ; LEDnumb               ; work         ;
;    |fb_rxmac:fb_rxmac_ins|                           ; 125 (66)          ; 103 (66)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_rxmac:fb_rxmac_ins                                                                                    ; fb_rxmac              ; work         ;
;       |fb_rxcounters:fb_rxcounters_ins|              ; 28 (28)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins                                                    ; fb_rxcounters         ; work         ;
;       |fb_rxstatem:rxstatem_ins|                     ; 31 (31)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins                                                           ; fb_rxstatem           ; work         ;
;    |fb_topstatem:fb_topstatem_INS|                   ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_topstatem:fb_topstatem_INS                                                                            ; fb_topstatem          ; work         ;
;    |phyIniCommand0:pyhIniCommands|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyIniCommand0:pyhIniCommands                                                                            ; phyIniCommand0        ; work         ;
;    |phyIniCommand0_and:pyhIniCommands_and|           ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyIniCommand0_and:pyhIniCommands_and                                                                    ; phyIniCommand0_and    ; work         ;
;    |phyInital:phyInital_ins0|                        ; 122 (34)          ; 89 (18)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0                                                                                 ; phyInital             ; work         ;
;       |eth_miim:eth_miim_ins|                        ; 88 (29)           ; 71 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins                                                           ; eth_miim              ; work         ;
;          |eth_clockgen:clkgen|                       ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen                                       ; eth_clockgen          ; work         ;
;          |eth_outputcontrol:outctrl|                 ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl                                 ; eth_outputcontrol     ; work         ;
;          |eth_shiftreg:shftrg|                       ; 36 (36)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg                                       ; eth_shiftreg          ; work         ;
;       |mi_data_ram:mi_data_ram_ins|                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins                                                     ; mi_data_ram           ; work         ;
;          |altsyncram:ram_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0                                ; altsyncram            ; work         ;
;             |altsyncram_ksg1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated ; altsyncram_ksg1       ; work         ;
;    |pll_25to100MHz:delay_measure_clock_master|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|pll_25to100MHz:delay_measure_clock_master                                                                ; pll_25to100MHz        ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component                                        ; altpll                ; work         ;
;          |pll_25to100MHz_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component|pll_25to100MHz_altpll:auto_generated   ; pll_25to100MHz_altpll ; work         ;
;    |rx_data_ram:rx_data_ram_ins|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_data_ram:rx_data_ram_ins                                                                              ; rx_data_ram           ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0                                                         ; altsyncram            ; work         ;
;          |altsyncram_opg1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated                          ; altsyncram_opg1       ; work         ;
;    |rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins                                                          ; rx_dual_port_ram_8bit ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0                                     ; altsyncram            ; work         ;
;          |altsyncram_atg1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated      ; altsyncram_atg1       ; work         ;
;    |tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins                                                          ; tx_dual_port_ram_8bit ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pyhctrl|phyInital:phyInital_ins0|state                                                                                                                        ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+
; Name           ; state.s_delay3 ; state.s_delay2 ; state.s_delay1 ; state.s_write2 ; state.s_write1 ; state.s_wait ; state.s_read2 ; state.s_read1 ; state.s_ini ; state.s_rst ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+
; state.s_rst    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 0           ;
; state.s_ini    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 1           ; 1           ;
; state.s_read1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 1             ; 0           ; 1           ;
; state.s_read2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 1             ; 0             ; 0           ; 1           ;
; state.s_wait   ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ; 0             ; 0             ; 0           ; 1           ;
; state.s_write1 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_write2 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay1 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay2 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay3 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q1               ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q2               ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|SyncStatMdcEn             ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|Nvalid                    ; Stuck at GND due to stuck port data_in                             ;
; phyIniCommand0:pyhIniCommands|addr_reg[0]                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[1]                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[2]                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[2]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[3]                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]      ;
; phyInital:phyInital_ins0|state~2                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~3                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~4                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~5                                         ; Lost fanout                                                        ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~0                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~8                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~16                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~24                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~32                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~40                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~48                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~56                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~64                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~72                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~80                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~88                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~96                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~104                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~112                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~120                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~128                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~136                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~144                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~152                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~160                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~168                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~176                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~184                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~192                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~200                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~208                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~216                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~224                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~232                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~240                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~248                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~256                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~264                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~272                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~280                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~288                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~296                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~304                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~312                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~320                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~328                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~336                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~344                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~352                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~360                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~368                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~376                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~384                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~392                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~400                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~408                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~416                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~424                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~432                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~440                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~448                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~456                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~464                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~472                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~480                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~488                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~496                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~504                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~1                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~9                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~17                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~25                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~33                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~41                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~49                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~57                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~65                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~73                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~81                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~89                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~97                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~105                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~113                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~121                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~129                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~137                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~145                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~153                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~161                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~169                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~177                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~185                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~193                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~201                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~209                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~217                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~225                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~233                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~241                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~249                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~257                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~265                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~273                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~281                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~289                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~297                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~305                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~313                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~321                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~329                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~337                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~345                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~353                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~361                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~369                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~377                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~385                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~393                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~401                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~409                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~417                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~425                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~433                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~441                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~449                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~457                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~465                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~473                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~481                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~489                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~497                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~505                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~2                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~10                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~18                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~26                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~34                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~42                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~50                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~58                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~66                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~74                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~82                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~90                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~98                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~106                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~114                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~122                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~130                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~138                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~146                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~154                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~162                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~170                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~178                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~186                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~194                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~202                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~210                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~218                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~226                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~234                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~242                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~250                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~258                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~266                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~274                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~282                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~290                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~298                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~306                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~314                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~322                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~330                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~338                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~346                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~354                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~362                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~370                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~378                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~386                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~394                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~402                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~410                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~418                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~426                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~434                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~442                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~450                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~458                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~466                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~474                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~482                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~490                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~498                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~506                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~3                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~11                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~19                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~27                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~35                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~43                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~51                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~59                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~67                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~75                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~83                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~91                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~99                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~107                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~115                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~123                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~131                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~139                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~147                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~155                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~163                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~171                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~179                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~187                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~195                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~203                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~211                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~219                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~227                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~235                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~243                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~251                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~259                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~267                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~275                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~283                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~291                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~299                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~307                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~315                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~323                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~331                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~339                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~347                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~355                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~363                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~371                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~379                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~387                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~395                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~403                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~411                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~419                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~427                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~435                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~443                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~451                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~459                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~467                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~475                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~483                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~491                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~499                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~507                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~4                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~12                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~20                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~28                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~36                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~44                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~52                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~60                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~68                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~76                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~84                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~92                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~100                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~108                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~116                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~124                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~132                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~140                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~148                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~156                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~164                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~172                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~180                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~188                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~196                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~204                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~212                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~220                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~228                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~236                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~244                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~252                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~260                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~268                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~276                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~284                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~292                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~300                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~308                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~316                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~324                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~332                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~340                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~348                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~356                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~364                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~372                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~380                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~388                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~396                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~404                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~412                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~420                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~428                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~436                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~444                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~452                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~460                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~468                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~476                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~484                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~492                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~500                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~508                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~5                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~13                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~21                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~29                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~37                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~45                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~53                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~61                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~69                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~77                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~85                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~93                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~101                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~109                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~117                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~125                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~133                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~141                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~149                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~157                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~165                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~173                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~181                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~189                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~197                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~205                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~213                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~221                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~229                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~237                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~245                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~253                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~261                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~269                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~277                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~285                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~293                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~301                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~309                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~317                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~325                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~333                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~341                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~349                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~357                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~365                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~373                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~381                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~389                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~397                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~405                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~413                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~421                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~429                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~437                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~445                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~453                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~461                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~469                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~477                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~485                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~493                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~501                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~509                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~6                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~14                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~22                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~30                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~38                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~46                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~54                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~62                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~70                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~78                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~86                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~94                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~102                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~110                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~118                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~126                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~134                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~142                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~150                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~158                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~166                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~174                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~182                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~190                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~198                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~206                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~214                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~222                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~230                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~238                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~246                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~254                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~262                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~270                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~278                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~286                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~294                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~302                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~310                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~318                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~326                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~334                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~342                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~350                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~358                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~366                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~374                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~382                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~390                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~398                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~406                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~414                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~422                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~430                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~438                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~446                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~454                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~462                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~470                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~478                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~486                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~494                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~502                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~510                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~7                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~15                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~23                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~31                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~39                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~47                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~55                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~63                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~71                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~79                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~87                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~95                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~103                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~111                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~119                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~127                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~135                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~143                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~151                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~159                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~167                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~175                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~183                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~191                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~199                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~207                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~215                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~223                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~231                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~239                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~247                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~255                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~263                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~271                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~279                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~287                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~295                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~303                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~311                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~319                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~327                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~335                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~343                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~351                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~359                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~367                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~375                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~383                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~391                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~399                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~407                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~415                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~423                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~431                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~439                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~447                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~455                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~463                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~471                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~479                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~487                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~495                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~503                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~511                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[2..4,6]              ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[1,5,7]               ; Merged with tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[0] ;
; TxCnt[25..31]                                                            ; Lost fanout                                                        ;
; fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|FrmCrcNibCnt[1..3] ; Lost fanout                                                        ;
; Total Number of Removed Registers = 541                                  ;                                                                    ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                      ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q1 ; Stuck at GND              ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q2, ;
;                                                            ; due to stuck port data_in ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|Nvalid       ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~2      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[2]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~3      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[3]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~4      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[4]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~6      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[6]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                   ; Megafunction                                                   ; Type ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+
; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|q_b[0..7]       ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|ram_rtl_0      ; RAM  ;
; rx_data_ram:rx_data_ram_ins|q_b[0..3]                           ; rx_data_ram:rx_data_ram_ins|ram_rtl_0                          ; RAM  ;
; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|q_b[0..15] ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pyhctrl|phyInital:phyInital_ins0|comm_addr[0]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pyhctrl|TxCnt[8]                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pyhctrl|fb_rxmac:fb_rxmac_ins|DelaySumCnt[14]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pyhctrl|fb_rxmac:fb_rxmac_ins|RxData[5]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pyhctrl|phyInital:phyInital_ins0|mi_addr[3]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pyhctrl|fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins|TotalRecvNibCnt[8]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pyhctrl|rx_ram_addr1[4]                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[4] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pyhctrl|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[2] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |pyhctrl|readRxRamOrDelay[0]                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight1                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight1                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight0                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight0                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight1                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight1                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight0                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pyhctrl|DelayCalculator:DelayCalculator_ins|ShiftRight0                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED5 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_data_ram:rx_data_ram_ins ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                  ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED4 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------------------------------+
; Parameter Name                ; Value                            ; Type                                        ;
+-------------------------------+----------------------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_25to100MHz ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 40000                            ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                     ;
; LOCK_HIGH                     ; 1                                ; Untyped                                     ;
; LOCK_LOW                      ; 1                                ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                     ;
; SKIP_VCO                      ; OFF                              ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                     ;
; BANDWIDTH                     ; 0                                ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                                     ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                                     ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                                     ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                                     ;
; CLK0_MULTIPLY_BY              ; 4                                ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                                     ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                                     ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                                     ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                                     ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                                     ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                     ;
; VCO_MIN                       ; 0                                ; Untyped                                     ;
; VCO_MAX                       ; 0                                ; Untyped                                     ;
; VCO_CENTER                    ; 0                                ; Untyped                                     ;
; PFD_MIN                       ; 0                                ; Untyped                                     ;
; PFD_MAX                       ; 0                                ; Untyped                                     ;
; M_INITIAL                     ; 0                                ; Untyped                                     ;
; M                             ; 0                                ; Untyped                                     ;
; N                             ; 1                                ; Untyped                                     ;
; M2                            ; 1                                ; Untyped                                     ;
; N2                            ; 1                                ; Untyped                                     ;
; SS                            ; 1                                ; Untyped                                     ;
; C0_HIGH                       ; 0                                ; Untyped                                     ;
; C1_HIGH                       ; 0                                ; Untyped                                     ;
; C2_HIGH                       ; 0                                ; Untyped                                     ;
; C3_HIGH                       ; 0                                ; Untyped                                     ;
; C4_HIGH                       ; 0                                ; Untyped                                     ;
; C5_HIGH                       ; 0                                ; Untyped                                     ;
; C6_HIGH                       ; 0                                ; Untyped                                     ;
; C7_HIGH                       ; 0                                ; Untyped                                     ;
; C8_HIGH                       ; 0                                ; Untyped                                     ;
; C9_HIGH                       ; 0                                ; Untyped                                     ;
; C0_LOW                        ; 0                                ; Untyped                                     ;
; C1_LOW                        ; 0                                ; Untyped                                     ;
; C2_LOW                        ; 0                                ; Untyped                                     ;
; C3_LOW                        ; 0                                ; Untyped                                     ;
; C4_LOW                        ; 0                                ; Untyped                                     ;
; C5_LOW                        ; 0                                ; Untyped                                     ;
; C6_LOW                        ; 0                                ; Untyped                                     ;
; C7_LOW                        ; 0                                ; Untyped                                     ;
; C8_LOW                        ; 0                                ; Untyped                                     ;
; C9_LOW                        ; 0                                ; Untyped                                     ;
; C0_INITIAL                    ; 0                                ; Untyped                                     ;
; C1_INITIAL                    ; 0                                ; Untyped                                     ;
; C2_INITIAL                    ; 0                                ; Untyped                                     ;
; C3_INITIAL                    ; 0                                ; Untyped                                     ;
; C4_INITIAL                    ; 0                                ; Untyped                                     ;
; C5_INITIAL                    ; 0                                ; Untyped                                     ;
; C6_INITIAL                    ; 0                                ; Untyped                                     ;
; C7_INITIAL                    ; 0                                ; Untyped                                     ;
; C8_INITIAL                    ; 0                                ; Untyped                                     ;
; C9_INITIAL                    ; 0                                ; Untyped                                     ;
; C0_MODE                       ; BYPASS                           ; Untyped                                     ;
; C1_MODE                       ; BYPASS                           ; Untyped                                     ;
; C2_MODE                       ; BYPASS                           ; Untyped                                     ;
; C3_MODE                       ; BYPASS                           ; Untyped                                     ;
; C4_MODE                       ; BYPASS                           ; Untyped                                     ;
; C5_MODE                       ; BYPASS                           ; Untyped                                     ;
; C6_MODE                       ; BYPASS                           ; Untyped                                     ;
; C7_MODE                       ; BYPASS                           ; Untyped                                     ;
; C8_MODE                       ; BYPASS                           ; Untyped                                     ;
; C9_MODE                       ; BYPASS                           ; Untyped                                     ;
; C0_PH                         ; 0                                ; Untyped                                     ;
; C1_PH                         ; 0                                ; Untyped                                     ;
; C2_PH                         ; 0                                ; Untyped                                     ;
; C3_PH                         ; 0                                ; Untyped                                     ;
; C4_PH                         ; 0                                ; Untyped                                     ;
; C5_PH                         ; 0                                ; Untyped                                     ;
; C6_PH                         ; 0                                ; Untyped                                     ;
; C7_PH                         ; 0                                ; Untyped                                     ;
; C8_PH                         ; 0                                ; Untyped                                     ;
; C9_PH                         ; 0                                ; Untyped                                     ;
; L0_HIGH                       ; 1                                ; Untyped                                     ;
; L1_HIGH                       ; 1                                ; Untyped                                     ;
; G0_HIGH                       ; 1                                ; Untyped                                     ;
; G1_HIGH                       ; 1                                ; Untyped                                     ;
; G2_HIGH                       ; 1                                ; Untyped                                     ;
; G3_HIGH                       ; 1                                ; Untyped                                     ;
; E0_HIGH                       ; 1                                ; Untyped                                     ;
; E1_HIGH                       ; 1                                ; Untyped                                     ;
; E2_HIGH                       ; 1                                ; Untyped                                     ;
; E3_HIGH                       ; 1                                ; Untyped                                     ;
; L0_LOW                        ; 1                                ; Untyped                                     ;
; L1_LOW                        ; 1                                ; Untyped                                     ;
; G0_LOW                        ; 1                                ; Untyped                                     ;
; G1_LOW                        ; 1                                ; Untyped                                     ;
; G2_LOW                        ; 1                                ; Untyped                                     ;
; G3_LOW                        ; 1                                ; Untyped                                     ;
; E0_LOW                        ; 1                                ; Untyped                                     ;
; E1_LOW                        ; 1                                ; Untyped                                     ;
; E2_LOW                        ; 1                                ; Untyped                                     ;
; E3_LOW                        ; 1                                ; Untyped                                     ;
; L0_INITIAL                    ; 1                                ; Untyped                                     ;
; L1_INITIAL                    ; 1                                ; Untyped                                     ;
; G0_INITIAL                    ; 1                                ; Untyped                                     ;
; G1_INITIAL                    ; 1                                ; Untyped                                     ;
; G2_INITIAL                    ; 1                                ; Untyped                                     ;
; G3_INITIAL                    ; 1                                ; Untyped                                     ;
; E0_INITIAL                    ; 1                                ; Untyped                                     ;
; E1_INITIAL                    ; 1                                ; Untyped                                     ;
; E2_INITIAL                    ; 1                                ; Untyped                                     ;
; E3_INITIAL                    ; 1                                ; Untyped                                     ;
; L0_MODE                       ; BYPASS                           ; Untyped                                     ;
; L1_MODE                       ; BYPASS                           ; Untyped                                     ;
; G0_MODE                       ; BYPASS                           ; Untyped                                     ;
; G1_MODE                       ; BYPASS                           ; Untyped                                     ;
; G2_MODE                       ; BYPASS                           ; Untyped                                     ;
; G3_MODE                       ; BYPASS                           ; Untyped                                     ;
; E0_MODE                       ; BYPASS                           ; Untyped                                     ;
; E1_MODE                       ; BYPASS                           ; Untyped                                     ;
; E2_MODE                       ; BYPASS                           ; Untyped                                     ;
; E3_MODE                       ; BYPASS                           ; Untyped                                     ;
; L0_PH                         ; 0                                ; Untyped                                     ;
; L1_PH                         ; 0                                ; Untyped                                     ;
; G0_PH                         ; 0                                ; Untyped                                     ;
; G1_PH                         ; 0                                ; Untyped                                     ;
; G2_PH                         ; 0                                ; Untyped                                     ;
; G3_PH                         ; 0                                ; Untyped                                     ;
; E0_PH                         ; 0                                ; Untyped                                     ;
; E1_PH                         ; 0                                ; Untyped                                     ;
; E2_PH                         ; 0                                ; Untyped                                     ;
; E3_PH                         ; 0                                ; Untyped                                     ;
; M_PH                          ; 0                                ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                     ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                     ;
; CBXI_PARAMETER                ; pll_25to100MHz_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                              ;
+-------------------------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED6 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED7 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyInital:phyInital_ins0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; s_rst          ; 0     ; Signed Integer                               ;
; s_ini          ; 1     ; Signed Integer                               ;
; s_read1        ; 2     ; Signed Integer                               ;
; s_read2        ; 3     ; Signed Integer                               ;
; s_wait         ; 4     ; Signed Integer                               ;
; s_write1       ; 5     ; Signed Integer                               ;
; s_write2       ; 6     ; Signed Integer                               ;
; s_delay1       ; 7     ; Signed Integer                               ;
; s_delay2       ; 8     ; Signed Integer                               ;
; s_delay3       ; 9     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                           ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyIniCommand0:pyhIniCommands ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyIniCommand0_and:pyhIniCommands_and ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED0 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED1 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED2 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED3 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_atg1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 4                    ; Untyped                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 4                    ; Untyped                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_opg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ksg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 16           ; Untyped                             ;
; LPM_WIDTHB                                     ; 15           ; Untyped                             ;
; LPM_WIDTHP                                     ; 31           ; Untyped                             ;
; LPM_WIDTHR                                     ; 31           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_5dt     ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 29           ; Untyped                             ;
; LPM_WIDTHB                                     ; 15           ; Untyped                             ;
; LPM_WIDTHP                                     ; 44           ; Untyped                             ;
; LPM_WIDTHR                                     ; 44           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_cdt     ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                      ;
+-------------------------------------------+-----------------------+---------+----------------------------------+
; File                                      ; Location              ; Library ; Checksum                         ;
+-------------------------------------------+-----------------------+---------+----------------------------------+
; ConfigCheck.v                             ; Project Directory     ; work    ; 203a6d8de434022ddfbaac957c15ef4d ;
; db/pll_25to100mhz_altpll.v                ; Project Directory     ; work    ; 4e8bc32c691c4398b27df90ed8a3aa11 ;
; division_factor.v                         ; Project Directory     ; work    ; e3769694c9dad084d3c1dd3397cdbf49 ;
; eth_clockgen.v                            ; Project Directory     ; work    ; b38ded5e70cda044f940cf9a1da7af42 ;
; eth_miim.v                                ; Project Directory     ; work    ; 7bf3f0af3385c3799eed1b47ccc6adac ;
; eth_outputcontrol.v                       ; Project Directory     ; work    ; 11d96fcaf6ac670018ddd2210f4864ac ;
; eth_shiftreg.v                            ; Project Directory     ; work    ; 2210b430ff829ec4adf88fbdd0149edf ;
; freedm_bus/fb_crc.v                       ; Project Directory     ; work    ; b78a6b830291f0346fdef053e530dbf6 ;
; freedm_bus/fb_defines.v                   ; Project Directory     ; work    ; a2d029dde5a922afa3c9b857307aba5d ;
; freedm_bus/fb_rxcounters.v                ; Project Directory     ; work    ; 5f1750a452326a4e518fb3509e1d65a3 ;
; freedm_bus/fb_rxmac.v                     ; Project Directory     ; work    ; 13555771769eb4a843954b8a799f1c87 ;
; freedm_bus/fb_rxstatem.v                  ; Project Directory     ; work    ; eb1ddaee6db89f32a42c66f979084b3f ;
; freedm_bus/fb_topstatem.v                 ; Project Directory     ; work    ; dca098e7d69626661223f90454010243 ;
; LEDnumb.v                                 ; Project Directory     ; work    ; b6fff4b223a8829412b698089de81ba2 ;
; mi_data_ram.v                             ; Project Directory     ; work    ; b81a20292b696950568777cc6d943626 ;
; output_files/DelayCalculartor.v           ; Project Directory     ; work    ; 12f8e2b2522149004182b3ce743ecc40 ;
; phyIniCommand0.v                          ; Project Directory     ; work    ; ba42aee051f673ee143432b055c9ed17 ;
; phyIniCommand0_and.v                      ; Project Directory     ; work    ; 5abc582e7ef1dcf73b79d06631a56b7c ;
; phyInitial.v                              ; Project Directory     ; work    ; a8c31af3b0d5e5f082ab361b6d5f2e37 ;
; pll_25to100MHz.v                          ; Project Directory     ; work    ; f5a03fa2e2d0b728f0e563cfbacb4756 ;
; pyhctrl.v                                 ; Project Directory     ; work    ; 14374c9a38c4c996509e08355ae14d79 ;
; ram_init0.txt                             ; Project Directory     ; work    ; 20161a9093762aca7fdb795d15a80190 ;
; ram_init0_and.txt                         ; Project Directory     ; work    ; 0f32f7db0ae337a3665a712214ee45c8 ;
; rx_data_ram.v                             ; Project Directory     ; work    ; 1f8ea323fdf31521eb7e38abb00e0b59 ;
; rx_dual_port_ram_8bit.v                   ; Project Directory     ; work    ; 075665270f0ff9bf065325b5886ee890 ;
; timescale.v                               ; Project Directory     ; work    ; e9e0a37ec5ce50f2bc998dc059a73a3c ;
; tx_data.txt                               ; Project Directory     ; work    ; 72e87f1ad4159d3290edbc2ccdd8cc8a ;
; tx_dual_port_ram_8bit.v                   ; Project Directory     ; work    ; b99ca2e042d7ddbe4caa29f6a945c654 ;
; libraries/megafunctions/aglobal160.inc    ; Quartus Prime Install ; work    ; fb066d10587925b20740a2af26184ca9 ;
; libraries/megafunctions/altpll.tdf        ; Quartus Prime Install ; work    ; b7e03cd4ac52012e3644e4fb6d0ac6b6 ;
; libraries/megafunctions/cycloneii_pll.inc ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/stratix_pll.inc   ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
+-------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+---------------------------+-------------------------+
; Type                      ; Count                   ;
+---------------------------+-------------------------+
; blackbox                  ; 1                       ;
;     fb_txmac:fb_txmac_ins ; 1                       ;
; boundary_port             ; 147                     ;
; cycloneiii_ff             ; 281                     ;
;     CLR                   ; 73                      ;
;     CLR SCLR              ; 25                      ;
;     ENA                   ; 4                       ;
;     ENA CLR               ; 89                      ;
;     ENA CLR SCLR          ; 40                      ;
;     ENA SCLR              ; 6                       ;
;     SCLR                  ; 30                      ;
;     plain                 ; 14                      ;
; cycloneiii_io_obuf        ; 2                       ;
; cycloneiii_lcell_comb     ; 739                     ;
;     arith                 ; 127                     ;
;         2 data inputs     ; 85                      ;
;         3 data inputs     ; 42                      ;
;     normal                ; 612                     ;
;         0 data inputs     ; 3                       ;
;         1 data inputs     ; 18                      ;
;         2 data inputs     ; 54                      ;
;         3 data inputs     ; 119                     ;
;         4 data inputs     ; 418                     ;
; cycloneiii_mac_mult       ; 3                       ;
; cycloneiii_mac_out        ; 3                       ;
; cycloneiii_pll            ; 1                       ;
; cycloneiii_ram_block      ; 28                      ;
;                           ;                         ;
; Max LUT depth             ; 14.40                   ;
; Average LUT depth         ; 4.97                    ;
+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "fb_txmac:fb_txmac_ins" Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name   ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
; |pyhctrl                                       ; 225 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl                                                                                                                         ; pyhctrl       ; work         ;
;    |fb_txmac:fb_txmac_ins|                     ; 225 (101)         ; 89 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins                                                                                                   ; fb_txmac      ; work         ;
;       |fb_crc:framecrc|                        ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_crc:framecrc                                                                                   ; fb_crc        ; work         ;
;       |fb_crc:slavecrc|                        ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_crc:slavecrc                                                                                   ; fb_crc        ; work         ;
;       |fb_txcounters:txcounters1|              ; 53 (53)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1                                                                         ; fb_txcounters ; work         ;
;       |fb_txstatem:txstatem1|                  ; 27 (27)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_txstatem:txstatem1                                                                             ; fb_txstatem   ; work         ;
;       |lpm_mult:Mult0|                         ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|lpm_mult:Mult0                                                                                    ; lpm_mult      ; work         ;
;          |multcore:mult_core|                  ; 16 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore      ; work         ;
;             |mpar_add:padder|                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add      ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub   ; work         ;
;                   |add_sub_9fh:auto_generated| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pyhctrl|fb_txmac:fb_txmac_ins|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9fh:auto_generated ; add_sub_9fh   ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+--------------------------------------------------------------------+--------------------+
; Register name                                                      ; Reason for Removal ;
+--------------------------------------------------------------------+--------------------+
; fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1|FrmCrcNibCnt[1..3] ; Lost fanout        ;
; fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1|CrcNibCnt[1..3]    ; Lost fanout        ;
; Total Number of Removed Registers = 6                              ;                    ;
+--------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1|NibCnt[0]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pyhctrl|fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1|TotalNibCnt[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fb_txmac:fb_txmac_ins|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 3            ; Untyped               ;
; LPM_WIDTHB                                     ; 8            ; Untyped               ;
; LPM_WIDTHP                                     ; 11           ; Untyped               ;
; LPM_WIDTHR                                     ; 11           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                   ;
+----------------------------+-------------------+---------+----------------------------------+
; File                       ; Location          ; Library ; Checksum                         ;
+----------------------------+-------------------+---------+----------------------------------+
; freedm_bus/fb_crc.v        ; Project Directory ; work    ; b78a6b830291f0346fdef053e530dbf6 ;
; freedm_bus/fb_txcounters.v ; Project Directory ; work    ; 355f315bd795fd4af5640e043bf77b9d ;
; freedm_bus/fb_txmac.v      ; Project Directory ; work    ; 5264df38b452e3b7b5c801c663ab609d ;
; freedm_bus/fb_txstatem.v   ; Project Directory ; work    ; 213c1386d96d0014362c3908b2ef4e24 ;
; timescale.v                ; Project Directory ; work    ; e9e0a37ec5ce50f2bc998dc059a73a3c ;
+----------------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition fb_txmac:fb_txmac_ins ;
+-----------------------+-----------------------------------------------+
; Type                  ; Count                                         ;
+-----------------------+-----------------------------------------------+
; boundary_port         ; 64                                            ;
; cycloneiii_ff         ; 89                                            ;
;     CLR               ; 43                                            ;
;     CLR SCLR          ; 14                                            ;
;     ENA CLR SCLR      ; 32                                            ;
; cycloneiii_lcell_comb ; 225                                           ;
;     arith             ; 66                                            ;
;         1 data inputs ; 1                                             ;
;         2 data inputs ; 60                                            ;
;         3 data inputs ; 5                                             ;
;     normal            ; 159                                           ;
;         0 data inputs ; 2                                             ;
;         1 data inputs ; 6                                             ;
;         2 data inputs ; 26                                            ;
;         3 data inputs ; 27                                            ;
;         4 data inputs ; 98                                            ;
;                       ;                                               ;
; Max LUT depth         ; 10.80                                         ;
; Average LUT depth     ; 5.87                                          ;
+-----------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyIniCommand0_and:pyhIniCommands_and"                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyIniCommand0:pyhIniCommands"                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0|eth_miim:eth_miim_ins"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Divider[5..4] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Divider[7..6] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Divider[3..2] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Divider[1]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Divider[0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; NoPre         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ScanStat      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Nvalid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; LinkFail      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins"                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iniStart          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; stateout          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; busy              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCtrlDataStartout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins1"                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mul  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins"                                                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mul  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (17 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_data_ram:rx_data_ram_ins"                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins"                                                                                                 ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_b ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "addr_b[7..6]" will be connected to GND. ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins|fb_crc:framecrc"                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Crc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CrcError ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins"                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; TotalRecvNibCntEq0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FrmCrcNibCnt       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_rxmac:fb_rxmac_ins"                                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; inLastSlaveIDPlus1[7..2] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; inLastSlaveIDPlus1[1]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; inLastSlaveIDPlus1[0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; StateDelay               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; DataFrameReceived        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; StateFFS                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; StateFrmCrc              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_b ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; data_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; addr_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; we_a   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_crc:framecrc"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Crc[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CrcError  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_crc:slavecrc"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Crc[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CrcError  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNibCnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_txmac:fb_txmac_ins"                                                                                                                                            ;
+------------------------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type             ; Severity ; Details                                                                                                                               ;
+------------------------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; TxUnderRun             ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; LastSlaveIDPlus1[7..2] ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; LastSlaveIDPlus1[1]    ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                ;
; LastSlaveIDPlus1[0]    ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; AveSlaveDelay[5..1]    ; Partition Input  ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries                                                                ;
; AveSlaveDelay[7..6]    ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; AveSlaveDelay[0]       ; Partition Input  ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries                                                                ;
; StateSoC               ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                      ;
; StateDelayDist         ; Partition Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "StateDelayDist[1..1]" have no fanouts     ;
; TxRamAddr[7..6]        ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away.                      ;
; TxDone                 ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; TxUsedData             ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; WillTransmit           ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; StartTxDone            ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; StateFrmCrc            ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------------------------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fb_topstatem:fb_topstatem_INS" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; SystemEnd ; Input ; Info     ; Stuck at GND               ;
+-----------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Jul 20 17:01:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pyhctrl -c pyhctrl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rx_dual_port_ram_8bit.v
    Info (12023): Found entity 1: rx_dual_port_ram_8bit File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/rx_dual_port_ram_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tx_dual_port_ram_8bit.v
    Info (12023): Found entity 1: tx_dual_port_ram_8bit File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/tx_dual_port_ram_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_rxcounters.v
    Info (12023): Found entity 1: fb_rxcounters File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxcounters.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_rxstatem.v
    Info (12023): Found entity 1: fb_rxstatem File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxstatem.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_rxmac.v
    Info (12023): Found entity 1: fb_rxmac File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxmac.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file timescale.v
Info (15248): File "C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/timescale.v" is a duplicate of already analyzed file "C:/altera/16.0/myProjects/PHYctrl_100Mbps/timescale.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file freedm_bus/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_txstatem.v
    Info (12023): Found entity 1: fb_txstatem File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txstatem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_txmac.v
    Info (12023): Found entity 1: fb_txmac File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_txcounters.v
    Info (12023): Found entity 1: fb_txcounters File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txcounters.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file freedm_bus/fb_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_crc.v
    Info (12023): Found entity 1: fb_crc File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_crc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mi_data_ram.v
    Info (12023): Found entity 1: mi_data_ram File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/mi_data_ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file phyinitial.v
    Info (12023): Found entity 1: phyInital File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyInitial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lednumb.v
    Info (12023): Found entity 1: LEDnumb File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/LEDnumb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eth_shiftreg.v
    Info (12023): Found entity 1: eth_shiftreg File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_shiftreg.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file eth_outputcontrol.v
    Info (12023): Found entity 1: eth_outputcontrol File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_outputcontrol.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file eth_miim.v
    Info (12023): Found entity 1: eth_miim File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_miim.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file eth_clockgen.v
    Info (12023): Found entity 1: eth_clockgen File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_clockgen.v Line: 71
Warning (10275): Verilog HDL Module Instantiation warning at pyhctrl.v(279): ignored dangling comma in List of Port Connections File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 279
Info (12021): Found 1 design units, including 1 entities, in source file pyhctrl.v
    Info (12023): Found entity 1: pyhctrl File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand1.v
    Info (12023): Found entity 1: phyIniCommand1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand1.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand0.v
    Info (12023): Found entity 1: phyIniCommand0 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand0_and.v
    Info (12023): Found entity 1: phyIniCommand0_and File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0_and.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand1_and.v
    Info (12023): Found entity 1: phyIniCommand1_and File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand1_and.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rx_data_ram.v
    Info (12023): Found entity 1: rx_data_ram File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/rx_data_ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll_25to100mhz.v
    Info (12023): Found entity 1: pll_25to100MHz File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_25to100MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_50to100mhz.v
    Info (12023): Found entity 1: pll_50to100MHz File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_50to100MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_files/delaycalculartor.v
    Info (12023): Found entity 1: DelayCalculator File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus/fb_topstatem.v
    Info (12023): Found entity 1: fb_topstatem File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_topstatem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file division_factor.v
    Info (12023): Found entity 1: division_factor File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/division_factor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file configcheck.v
    Info (12023): Found entity 1: ConfigCheck File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/ConfigCheck.v Line: 1
Info (12127): Elaborating entity "pyhctrl" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pyhctrl.v(65): object "clk_tx1_25" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at pyhctrl.v(66): object "clk_rx0_25" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 66
Warning (10034): Output port "LEDR[0]" at pyhctrl.v(11) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 11
Warning (10034): Output port "GPIO[10..8]" at pyhctrl.v(12) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 12
Warning (10034): Output port "LEDG[0]" at pyhctrl.v(13) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 13
Warning (10034): Output port "ENET1_TX_DATA" at pyhctrl.v(40) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 40
Warning (10034): Output port "ENET0_GTX_CLK" at pyhctrl.v(20) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 20
Warning (10034): Output port "ENET1_GTX_CLK" at pyhctrl.v(30) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 30
Warning (10034): Output port "ENET1_TX_EN" at pyhctrl.v(42) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 42
Info (12128): Elaborating entity "fb_topstatem" for hierarchy "fb_topstatem:fb_topstatem_INS" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 150
Info (12128): Elaborating entity "fb_txmac" for hierarchy "fb_txmac:fb_txmac_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at fb_txmac.v(56): object "PacketFinished_q" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at fb_txmac.v(72): object "DelayDistStateEnd" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 72
Info (12128): Elaborating entity "fb_txcounters" for hierarchy "fb_txmac:fb_txmac_ins|fb_txcounters:txcounters1" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 303
Info (12128): Elaborating entity "fb_txstatem" for hierarchy "fb_txmac:fb_txmac_ins|fb_txstatem:txstatem1" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 320
Info (12128): Elaborating entity "fb_crc" for hierarchy "fb_txmac:fb_txmac_ins|fb_crc:slavecrc" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_txmac.v Line: 337
Info (12128): Elaborating entity "tx_dual_port_ram_8bit" for hierarchy "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 242
Warning (10850): Verilog HDL warning at tx_dual_port_ram_8bit.v(18): number of words (4) in memory file does not match the number of elements in the address range [0:63] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/tx_dual_port_ram_8bit.v Line: 18
Info (12128): Elaborating entity "fb_rxmac" for hierarchy "fb_rxmac:fb_rxmac_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 279
Warning (10036): Verilog HDL or VHDL warning at fb_rxmac.v(59): object "RegFrmCrcError" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxmac.v Line: 59
Info (12128): Elaborating entity "fb_rxcounters" for hierarchy "fb_rxmac:fb_rxmac_ins|fb_rxcounters:fb_rxcounters_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxmac.v Line: 119
Info (12128): Elaborating entity "fb_rxstatem" for hierarchy "fb_rxmac:fb_rxmac_ins|fb_rxstatem:rxstatem_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_rxmac.v Line: 144
Info (12128): Elaborating entity "LEDnumb" for hierarchy "LEDnumb:LED5" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 281
Info (12128): Elaborating entity "rx_dual_port_ram_8bit" for hierarchy "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 296
Info (12128): Elaborating entity "rx_data_ram" for hierarchy "rx_data_ram:rx_data_ram_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 330
Info (12128): Elaborating entity "ConfigCheck" for hierarchy "ConfigCheck:ConfigCheck_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 343
Info (12128): Elaborating entity "pll_25to100MHz" for hierarchy "pll_25to100MHz:delay_measure_clock_master" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 357
Info (12128): Elaborating entity "altpll" for hierarchy "pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_25to100MHz.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_25to100MHz.v Line: 100
Info (12133): Instantiated megafunction "pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pll_25to100MHz.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_25to100MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_25to100mhz_altpll.v
    Info (12023): Found entity 1: pll_25to100MHz_altpll File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/pll_25to100mhz_altpll.v Line: 30
Info (12128): Elaborating entity "pll_25to100MHz_altpll" for hierarchy "pll_25to100MHz:delay_measure_clock_master|altpll:altpll_component|pll_25to100MHz_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DelayCalculator" for hierarchy "DelayCalculator:DelayCalculator_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 372
Warning (10230): Verilog HDL assignment warning at DelayCalculartor.v(106): truncated value with size 32 to match size of target (8) File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 106
Warning (10230): Verilog HDL assignment warning at DelayCalculartor.v(110): truncated value with size 32 to match size of target (8) File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 110
Info (12128): Elaborating entity "division_factor" for hierarchy "DelayCalculator:DelayCalculator_ins|division_factor:division_factor_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 121
Info (12128): Elaborating entity "phyInital" for hierarchy "phyInital:phyInital_ins0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at phyInitial.v(63): object "writeOp" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyInitial.v Line: 63
Info (12128): Elaborating entity "mi_data_ram" for hierarchy "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyInitial.v Line: 58
Info (12128): Elaborating entity "eth_miim" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyInitial.v Line: 115
Info (12128): Elaborating entity "eth_clockgen" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_miim.v Line: 352
Info (12128): Elaborating entity "eth_shiftreg" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_miim.v Line: 358
Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(120): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_shiftreg.v Line: 120
Info (12128): Elaborating entity "eth_outputcontrol" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/eth_miim.v Line: 364
Info (12128): Elaborating entity "phyIniCommand0" for hierarchy "phyIniCommand0:pyhIniCommands" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 433
Warning (10850): Verilog HDL warning at phyIniCommand0.v(25): number of words (5) in memory file does not match the number of elements in the address range [0:15] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0.v Line: 25
Info (12128): Elaborating entity "phyIniCommand0_and" for hierarchy "phyIniCommand0_and:pyhIniCommands_and" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 438
Warning (10850): Verilog HDL warning at phyIniCommand0_and.v(25): number of words (5) in memory file does not match the number of elements in the address range [0:15] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0_and.v Line: 25
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "fb_txmac:fb_txmac_ins" does not require synthesis because there were no relevant design changes
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "phyIniCommand0:pyhIniCommands|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0.v Line: 15
    Info (276004): RAM logic "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/tx_dual_port_ram_8bit.v Line: 14
    Info (276004): RAM logic "phyIniCommand0_and:pyhIniCommands_and|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/phyIniCommand0_and.v Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/pyhctrl.ram0_phyIniCommand0_4db12554.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/pyhctrl.ram0_phyIniCommand0_and_ac523fa6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/pyhctrl.ram0_tx_dual_port_ram_8bit_bf1e30f6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rx_data_ram:rx_data_ram_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DelayCalculator:DelayCalculator_ins|Mult1" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DelayCalculator:DelayCalculator_ins|Mult0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 104
Info (12130): Elaborated megafunction instantiation "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf
    Info (12023): Found entity 1: altsyncram_atg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_atg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf
    Info (12023): Found entity 1: altsyncram_opg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_opg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf
    Info (12023): Found entity 1: altsyncram_ksg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/altsyncram_ksg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 108
Info (12133): Instantiated megafunction "DelayCalculator:DelayCalculator_ins|lpm_mult:Mult1" with the following parameter: File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 108
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5dt.tdf
    Info (12023): Found entity 1: mult_5dt File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/mult_5dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 104
Info (12133): Instantiated megafunction "DelayCalculator:DelayCalculator_ins|lpm_mult:Mult0" with the following parameter: File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/DelayCalculartor.v Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "44"
    Info (12134): Parameter "LPM_WIDTHR" = "44"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf
    Info (12023): Found entity 1: mult_cdt File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/db/mult_cdt.tdf Line: 31
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13014): Ignored 33 buffer(s)
    Info (13019): Ignored 33 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/freedm_bus/fb_topstatem.v Line: 16
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 11
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 12
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 12
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 12
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 13
    Warning (13410): Pin "ENET0_RESET_N" is stuck at VCC File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 18
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 20
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 30
    Warning (13410): Pin "ENET1_RESET_N" is stuck at VCC File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 33
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 40
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 40
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 40
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 40
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps/pyhctrl.v Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1023 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 840 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
    Info (21071): Implemented 1 partitions
Info (144001): Generated suppressed messages file C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/pyhctrl.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 842 megabytes
    Info: Processing ended: Thu Jul 20 17:01:37 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/16.0/myProjects/PHYctrl_100Mbps/output_files/pyhctrl.map.smsg.


