ARM GAS  /tmp/cc7UfaZa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f4xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f4xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** #include "FreeRTOS.h"
  25:Core/Src/stm32f4xx_it.c **** #include "task.h"
  26:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  29:Core/Src/stm32f4xx_it.c **** 
  30:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc7UfaZa.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  34:Core/Src/stm32f4xx_it.c **** 
  35:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f4xx_it.c **** 
  55:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  59:Core/Src/stm32f4xx_it.c **** 
  60:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  61:Core/Src/stm32f4xx_it.c **** 
  62:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  63:Core/Src/stm32f4xx_it.c **** 
  64:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  65:Core/Src/stm32f4xx_it.c **** 
  66:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  68:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f4xx_it.c **** /**
  70:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  71:Core/Src/stm32f4xx_it.c ****   */
  72:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  73:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 73 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  74:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f4xx_it.c **** 
  76:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f4xx_it.c **** 
  79:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f4xx_it.c **** }
  34              		.loc 1 80 1 view .LVU1
  35 0000 7047     		bx	lr
ARM GAS  /tmp/cc7UfaZa.s 			page 3


  36              		.cfi_endproc
  37              	.LFE134:
  39              		.section	.text.HardFault_Handler,"ax",%progbits
  40              		.align	1
  41              		.global	HardFault_Handler
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  45              		.fpu fpv4-sp-d16
  47              	HardFault_Handler:
  48              	.LFB135:
  81:Core/Src/stm32f4xx_it.c **** 
  82:Core/Src/stm32f4xx_it.c **** /**
  83:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  84:Core/Src/stm32f4xx_it.c ****   */
  85:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  86:Core/Src/stm32f4xx_it.c **** {
  49              		.loc 1 86 1 view -0
  50              		.cfi_startproc
  51              		@ Volatile: function does not return.
  52              		@ args = 0, pretend = 0, frame = 0
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		@ link register save eliminated.
  55              	.L3:
  87:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  88:Core/Src/stm32f4xx_it.c **** 
  89:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  90:Core/Src/stm32f4xx_it.c ****   while (1)
  56              		.loc 1 90 3 discriminator 1 view .LVU3
  91:Core/Src/stm32f4xx_it.c ****   {
  92:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f4xx_it.c ****   }
  57              		.loc 1 94 3 discriminator 1 view .LVU4
  90:Core/Src/stm32f4xx_it.c ****   {
  58              		.loc 1 90 9 discriminator 1 view .LVU5
  59 0000 FEE7     		b	.L3
  60              		.cfi_endproc
  61              	.LFE135:
  63              		.section	.text.MemManage_Handler,"ax",%progbits
  64              		.align	1
  65              		.global	MemManage_Handler
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	MemManage_Handler:
  72              	.LFB136:
  95:Core/Src/stm32f4xx_it.c **** }
  96:Core/Src/stm32f4xx_it.c **** 
  97:Core/Src/stm32f4xx_it.c **** /**
  98:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
  99:Core/Src/stm32f4xx_it.c ****   */
 100:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 101:Core/Src/stm32f4xx_it.c **** {
  73              		.loc 1 101 1 view -0
  74              		.cfi_startproc
ARM GAS  /tmp/cc7UfaZa.s 			page 4


  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.L5:
 102:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 103:Core/Src/stm32f4xx_it.c **** 
 104:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f4xx_it.c ****   while (1)
  80              		.loc 1 105 3 discriminator 1 view .LVU7
 106:Core/Src/stm32f4xx_it.c ****   {
 107:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f4xx_it.c ****   }
  81              		.loc 1 109 3 discriminator 1 view .LVU8
 105:Core/Src/stm32f4xx_it.c ****   {
  82              		.loc 1 105 9 discriminator 1 view .LVU9
  83 0000 FEE7     		b	.L5
  84              		.cfi_endproc
  85              	.LFE136:
  87              		.section	.text.BusFault_Handler,"ax",%progbits
  88              		.align	1
  89              		.global	BusFault_Handler
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	BusFault_Handler:
  96              	.LFB137:
 110:Core/Src/stm32f4xx_it.c **** }
 111:Core/Src/stm32f4xx_it.c **** 
 112:Core/Src/stm32f4xx_it.c **** /**
 113:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 114:Core/Src/stm32f4xx_it.c ****   */
 115:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 116:Core/Src/stm32f4xx_it.c **** {
  97              		.loc 1 116 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L7:
 117:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 118:Core/Src/stm32f4xx_it.c **** 
 119:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 120:Core/Src/stm32f4xx_it.c ****   while (1)
 104              		.loc 1 120 3 discriminator 1 view .LVU11
 121:Core/Src/stm32f4xx_it.c ****   {
 122:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f4xx_it.c ****   }
 105              		.loc 1 124 3 discriminator 1 view .LVU12
 120:Core/Src/stm32f4xx_it.c ****   {
 106              		.loc 1 120 9 discriminator 1 view .LVU13
 107 0000 FEE7     		b	.L7
 108              		.cfi_endproc
ARM GAS  /tmp/cc7UfaZa.s 			page 5


 109              	.LFE137:
 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 119              	UsageFault_Handler:
 120              	.LFB138:
 125:Core/Src/stm32f4xx_it.c **** }
 126:Core/Src/stm32f4xx_it.c **** 
 127:Core/Src/stm32f4xx_it.c **** /**
 128:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 129:Core/Src/stm32f4xx_it.c ****   */
 130:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 131:Core/Src/stm32f4xx_it.c **** {
 121              		.loc 1 131 1 view -0
 122              		.cfi_startproc
 123              		@ Volatile: function does not return.
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.L9:
 132:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 133:Core/Src/stm32f4xx_it.c **** 
 134:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 135:Core/Src/stm32f4xx_it.c ****   while (1)
 128              		.loc 1 135 3 discriminator 1 view .LVU15
 136:Core/Src/stm32f4xx_it.c ****   {
 137:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f4xx_it.c ****   }
 129              		.loc 1 139 3 discriminator 1 view .LVU16
 135:Core/Src/stm32f4xx_it.c ****   {
 130              		.loc 1 135 9 discriminator 1 view .LVU17
 131 0000 FEE7     		b	.L9
 132              		.cfi_endproc
 133              	.LFE138:
 135              		.section	.text.DebugMon_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	DebugMon_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu fpv4-sp-d16
 143              	DebugMon_Handler:
 144              	.LFB139:
 140:Core/Src/stm32f4xx_it.c **** }
 141:Core/Src/stm32f4xx_it.c **** 
 142:Core/Src/stm32f4xx_it.c **** /**
 143:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 144:Core/Src/stm32f4xx_it.c ****   */
 145:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 146:Core/Src/stm32f4xx_it.c **** {
 145              		.loc 1 146 1 view -0
 146              		.cfi_startproc
ARM GAS  /tmp/cc7UfaZa.s 			page 6


 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 147:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 148:Core/Src/stm32f4xx_it.c **** 
 149:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 150:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 151:Core/Src/stm32f4xx_it.c **** 
 152:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 153:Core/Src/stm32f4xx_it.c **** }
 150              		.loc 1 153 1 view .LVU19
 151 0000 7047     		bx	lr
 152              		.cfi_endproc
 153              	.LFE139:
 155              		.section	.text.SysTick_Handler,"ax",%progbits
 156              		.align	1
 157              		.global	SysTick_Handler
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	SysTick_Handler:
 164              	.LFB140:
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c **** /**
 156:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 157:Core/Src/stm32f4xx_it.c ****   */
 158:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 159:Core/Src/stm32f4xx_it.c **** {
 165              		.loc 1 159 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169 0000 08B5     		push	{r3, lr}
 170              	.LCFI0:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
 160:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 161:Core/Src/stm32f4xx_it.c **** 
 162:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 163:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 174              		.loc 1 163 3 view .LVU21
 175 0002 FFF7FEFF 		bl	HAL_IncTick
 176              	.LVL0:
 164:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 165:Core/Src/stm32f4xx_it.c ****   if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 177              		.loc 1 165 3 view .LVU22
 178              		.loc 1 165 7 is_stmt 0 view .LVU23
 179 0006 FFF7FEFF 		bl	xTaskGetSchedulerState
 180              	.LVL1:
 181              		.loc 1 165 6 view .LVU24
 182 000a 0128     		cmp	r0, #1
 183 000c 00D1     		bne	.L14
 184              	.L11:
 166:Core/Src/stm32f4xx_it.c ****   {
 167:Core/Src/stm32f4xx_it.c **** #endif /* INCLUDE_xTaskGetSchedulerState */
ARM GAS  /tmp/cc7UfaZa.s 			page 7


 168:Core/Src/stm32f4xx_it.c ****   xPortSysTickHandler();
 169:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 170:Core/Src/stm32f4xx_it.c ****   }
 171:Core/Src/stm32f4xx_it.c **** #endif /* INCLUDE_xTaskGetSchedulerState */
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 173:Core/Src/stm32f4xx_it.c **** 
 174:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 175:Core/Src/stm32f4xx_it.c **** }
 185              		.loc 1 175 1 view .LVU25
 186 000e 08BD     		pop	{r3, pc}
 187              	.L14:
 168:Core/Src/stm32f4xx_it.c **** #if (INCLUDE_xTaskGetSchedulerState == 1 )
 188              		.loc 1 168 3 is_stmt 1 view .LVU26
 189 0010 FFF7FEFF 		bl	xPortSysTickHandler
 190              	.LVL2:
 191              		.loc 1 175 1 is_stmt 0 view .LVU27
 192 0014 FBE7     		b	.L11
 193              		.cfi_endproc
 194              	.LFE140:
 196              		.text
 197              	.Letext0:
 198              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 199              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 200              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 201              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 202              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 203              		.file 7 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 204              		.file 8 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 205              		.file 9 "Core/Inc/FreeRTOSConfig.h"
ARM GAS  /tmp/cc7UfaZa.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
     /tmp/cc7UfaZa.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc7UfaZa.s:40     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:47     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc7UfaZa.s:64     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:71     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc7UfaZa.s:88     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:95     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc7UfaZa.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:119    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc7UfaZa.s:136    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:143    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc7UfaZa.s:156    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc7UfaZa.s:163    .text.SysTick_Handler:0000000000000000 SysTick_Handler

UNDEFINED SYMBOLS
HAL_IncTick
xTaskGetSchedulerState
xPortSysTickHandler
