Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: main_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_controller"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : main_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/ipcore_dir/FIFO.vhd" into library work
Parsing entity <FIFO>.
Parsing architecture <FIFO_a> of entity <fifo>.
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/motor_controller.vhd" into library work
Parsing entity <motor_controller>.
Parsing architecture <Behavioral> of entity <motor_controller>.
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/FTG.vhd" into library work
Parsing entity <FTG>.
Parsing architecture <Behavioral> of entity <ftg>.
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/Door_controller.vhd" into library work
Parsing entity <Door_controller>.
Parsing architecture <Behavioral> of entity <door_controller>.
Parsing VHDL file "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" into library work
Parsing entity <main_controller>.
Parsing architecture <Behavioral> of entity <main_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <motor_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Door_controller> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/aviral/CS 254 Proj/ElevatorControl/Door_controller.vhd" Line 45: Assignment to is_open ignored, since the identifier is never used

Elaborating entity <Memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFO> (architecture <FIFO_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" Line 62: Net <rd_en> does not have a driver.

Elaborating entity <FTG> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/aviral/CS 254 Proj/ElevatorControl/FTG.vhd" Line 63: currfloor should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" Line 263: Assignment to done1 ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 113. All outputs of instance <door1> of block <Door_controller> are unconnected in block <main_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 120. All outputs of instance <door2> of block <Door_controller> are unconnected in block <main_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 127. All outputs of instance <door3> of block <Door_controller> are unconnected in block <main_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 134. All outputs of instance <door4> of block <Door_controller> are unconnected in block <main_controller>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 141. All outputs of instance <door5> of block <Door_controller> are unconnected in block <main_controller>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_controller>.
    Related source file is "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd".
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 113: Output port <done> of the instance <door1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 120: Output port <done> of the instance <door2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 127: Output port <done> of the instance <door3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 134: Output port <done> of the instance <door4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/main_controller.vhd" line 141: Output port <done> of the instance <door5> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <currDir>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <main_controller> synthesized.

Synthesizing Unit <motor_controller>.
    Related source file is "/home/aviral/CS 254 Proj/ElevatorControl/motor_controller.vhd".
    Found 1-bit register for signal <motorDown>.
    Found 1-bit register for signal <motorUp>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <motor_controller> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd".
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" line 67: Output port <dout> of the instance <Memory_FiFo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" line 67: Output port <full> of the instance <Memory_FiFo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" line 67: Output port <almost_full> of the instance <Memory_FiFo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aviral/CS 254 Proj/ElevatorControl/Memory.vhd" line 67: Output port <empty> of the instance <Memory_FiFo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <energy>.
    Found 10-bit register for signal <temp_energy>.
    Found 12-bit register for signal <write_data>.
    Found 3-bit register for signal <prev_floor>.
    Found 1-bit register for signal <write_enable>.
    Found 10-bit adder for signal <temp_energy[9]_GND_9_o_add_2_OUT> created at line 89.
    Found 10-bit adder for signal <temp_energy[9]_GND_9_o_add_3_OUT> created at line 91.
    Found 3-bit comparator greater for signal <prev_floor[2]_curr_floor[2]_LessThan_2_o> created at line 88
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Memory> synthesized.

Synthesizing Unit <FTG>.
    Related source file is "/home/aviral/CS 254 Proj/ElevatorControl/FTG.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <max_flr>.
    Found 2-bit register for signal <newDir>.
    Found 3-bit register for signal <newFloor>.
    Found 3-bit register for signal <min_flr>.
    Found 3-bit register for signal <tmpd_newflr>.
    Found 1-bit register for signal <FindNextValues.flag>.
    Found 3-bit register for signal <tmp_newflr>.
    Found 3-bit adder for signal <currFloor[2]_GND_11_o_add_164_OUT> created at line 247.
    Found 3-bit subtractor for signal <GND_11_o_GND_11_o_sub_2_OUT<2:0>> created at line 81.
    Found 2-bit 4-to-1 multiplexer for signal <newDir[1]_newDir[1]_mux_193_OUT> created at line 223.
    Found 3-bit 4-to-1 multiplexer for signal <newFloor[2]_newFloor[2]_mux_192_OUT> created at line 223.
    Found 3-bit comparator greater for signal <max_flr[2]_GND_11_o_LessThan_12_o> created at line 117
    Found 3-bit comparator greater for signal <max_flr[2]_GND_11_o_LessThan_18_o> created at line 117
    Found 3-bit comparator greater for signal <max_flr[2]_GND_11_o_LessThan_26_o> created at line 117
    Found 3-bit comparator greater for signal <max_flr[2]_PWR_11_o_LessThan_34_o> created at line 117
    Found 3-bit comparator greater for signal <max_flr[2]_currFloor[2]_LessThan_49_o> created at line 125
    Found 3-bit comparator equal for signal <max_flr[2]_currFloor[2]_equal_50_o> created at line 125
    Found 3-bit comparator greater for signal <GND_11_o_PWR_11_o_LessThan_53_o> created at line 128
    Found 3-bit comparator greater for signal <currFloor[2]_max_flr[2]_LessThan_71_o> created at line 146
    Found 3-bit comparator greater for signal <PWR_11_o_min_flr[2]_LessThan_83_o> created at line 183
    Found 3-bit comparator greater for signal <PWR_11_o_min_flr[2]_LessThan_89_o> created at line 183
    Found 3-bit comparator greater for signal <GND_11_o_min_flr[2]_LessThan_95_o> created at line 183
    Found 3-bit comparator greater for signal <GND_11_o_min_flr[2]_LessThan_103_o> created at line 183
    Found 3-bit comparator greater for signal <currFloor[2]_min_flr[2]_LessThan_118_o> created at line 191
    Found 3-bit comparator equal for signal <min_flr[2]_currFloor[2]_equal_119_o> created at line 191
    Found 3-bit comparator greater for signal <min_flr[2]_currFloor[2]_LessThan_140_o> created at line 211
    Found 3-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_151_o> created at line 226
    Found 3-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_153_o> created at line 226
    Found 3-bit comparator greater for signal <GND_11_o_GND_11_o_LessThan_156_o> created at line 226
    Found 3-bit comparator greater for signal <GND_11_o_PWR_11_o_LessThan_56_o> created at line 226
    Found 3-bit comparator greater for signal <GND_11_o_currFloor[2]_LessThan_166_o> created at line 247
    Found 3-bit comparator greater for signal <GND_11_o_currFloor[2]_LessThan_170_o> created at line 247
    Found 3-bit comparator greater for signal <GND_11_o_currFloor[2]_LessThan_175_o> created at line 247
    Found 3-bit comparator greater for signal <PWR_11_o_currFloor[2]_LessThan_180_o> created at line 247
    Found 3-bit comparator greater for signal <PWR_11_o_currFloor[2]_LessThan_185_o> created at line 247
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred 233 Multiplexer(s).
Unit <FTG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 4
 10-bit register                                       : 2
 12-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 6
# Comparators                                          : 25
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 23
# Multiplexers                                         : 236
 1-bit 2-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 137
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 89
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Reading core <ipcore_dir/FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <Memory_FiFo>.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
WARNING:Xst:1710 - FF/Latch <prev_floor_0> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_floor_1> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_floor_2> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_9> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_10> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_11> (without init value) has a constant value of 1 in block <Memory1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <currDir_0> (without init value) has a constant value of 0 in block <main_controller>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Memory>.
The following registers are absorbed into accumulator <temp_energy>: 1 register on signal <temp_energy>.
Unit <Memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 25
 3-bit comparator equal                                : 2
 3-bit comparator greater                              : 23
# Multiplexers                                         : 235
 1-bit 2-to-1 multiplexer                              : 7
 2-bit 2-to-1 multiplexer                              : 137
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 89
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <currDir_0> (without init value) has a constant value of 0 in block <main_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_data_9> in Unit <Memory> is equivalent to the following 2 FFs/Latches, which will be removed : <write_data_10> <write_data_11> 
INFO:Xst:2261 - The FF/Latch <prev_floor_0> in Unit <Memory> is equivalent to the following 2 FFs/Latches, which will be removed : <prev_floor_1> <prev_floor_2> 
WARNING:Xst:1710 - FF/Latch <prev_floor_0> (without init value) has a constant value of 1 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_9> (without init value) has a constant value of 1 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tmp_newflr_0> of sequential type is unconnected in block <FTG>.
WARNING:Xst:2677 - Node <tmp_newflr_1> of sequential type is unconnected in block <FTG>.
WARNING:Xst:2677 - Node <tmp_newflr_2> of sequential type is unconnected in block <FTG>.
WARNING:Xst:2677 - Node <max_flr_0> of sequential type is unconnected in block <FTG>.
WARNING:Xst:2677 - Node <max_flr_1> of sequential type is unconnected in block <FTG>.
WARNING:Xst:2677 - Node <max_flr_2> of sequential type is unconnected in block <FTG>.
WARNING:Xst:1710 - FF/Latch <temp_energy_0> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <energy_0> (without init value) has a constant value of 0 in block <Memory>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main_controller> ...

Optimizing unit <FTG> ...

Optimizing unit <Memory> ...
WARNING:Xst:2677 - Node <FTG1/newFloor_2> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <FTG1/newFloor_1> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <FTG1/newFloor_0> of sequential type is unconnected in block <main_controller>.
WARNING:Xst:2677 - Node <FTG1/newDir_0> of sequential type is unconnected in block <main_controller>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_controller, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <Memory1/Memory_FiFo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      GND                         : 3
#      INV                         : 7
#      LUT2                        : 14
#      LUT3                        : 11
#      LUT4                        : 36
#      LUT5                        : 10
#      LUT6                        : 21
#      MUXCY                       : 25
#      VCC                         : 2
# FlipFlops/Latches                : 103
#      FD                          : 6
#      FDC                         : 4
#      FDCE                        : 45
#      FDE                         : 9
#      FDP                         : 13
#      FDPE                        : 1
#      FDR                         : 10
#      FDRE                        : 13
#      FDSE                        : 2
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 24
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             103  out of  126800     0%  
 Number of Slice LUTs:                   99  out of  63400     0%  
    Number used as Logic:                99  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    156
   Number with an unused Flip Flop:      53  out of    156    33%  
   Number with an unused LUT:            57  out of    156    36%  
   Number of fully used LUT-FF pairs:    46  out of    156    29%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  42  out of    210    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.316ns (Maximum Frequency: 431.732MHz)
   Minimum input arrival time before clock: 3.316ns
   Maximum output required time after clock: 0.761ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.316ns (frequency: 431.732MHz)
  Total number of paths / destination ports: 639 / 235
-------------------------------------------------------------------------
Delay:               2.316ns (Levels of Logic = 7)
  Source:            Memory1/Memory_FiFo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:       Memory1/Memory_FiFo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Memory1/Memory_FiFo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to Memory1/Memory_FiFo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.361   0.639  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>)
     LUT4:I0->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1<0>)
     MUXCY:S->O            1   0.353   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.253   0.439  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0)
     LUT6:I4->O            2   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FDP:D                     0.008          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      2.316ns (1.238ns logic, 1.078ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 256 / 66
-------------------------------------------------------------------------
Offset:              3.316ns (Levels of Logic = 6)
  Source:            req<2> (PAD)
  Destination:       FTG1/newDir_1 (FF)
  Destination Clock: clk rising

  Data Path: req<2> to FTG1/newDir_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.605  req_2_IBUF (req_2_IBUF)
     LUT3:I0->O            2   0.097   0.758  FTG1/req[2]_req[9]_OR_50_o1 (FTG1/req[2]_req[9]_OR_50_o)
     LUT6:I0->O            2   0.097   0.748  FTG1/req[0]_req[4]_OR_67_o (FTG1/req[0]_req[4]_OR_67_o)
     LUT5:I0->O            1   0.097   0.355  FTG1/Mmux_newDir[1]_newDir[1]_mux_195_OUT6_SW0 (N10)
     LUT6:I5->O            1   0.097   0.355  FTG1/Mmux_newDir[1]_newDir[1]_mux_195_OUT6 (FTG1/newDir[1]_newDir[1]_mux_195_OUT<1>)
     LUT4:I3->O            1   0.097   0.000  FTG1/newDir_1_rstpot1 (FTG1/newDir_1_rstpot1)
     FD:D                      0.008          FTG1/newDir_1
    ----------------------------------------
    Total                      3.316ns (0.494ns logic, 2.822ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.761ns (Levels of Logic = 1)
  Source:            currDir_1 (FF)
  Destination:       currDir<1> (PAD)
  Source Clock:      clk rising

  Data Path: currDir_1 to currDir<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.361   0.400  currDir_1 (currDir_1)
     OBUF:I->O                 0.000          currDir_1_OBUF (currDir<1>)
    ----------------------------------------
    Total                      0.761ns (0.361ns logic, 0.400ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.316|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 30.91 secs
 
--> 


Total memory usage is 863564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   18 (   0 filtered)

