#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun 28 11:23:34 2018
# Process ID: 6200
# Current directory: C:/xup/embedded/2018_1_zynq_labs/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 C:\xup\embedded\2018_1_zynq_labs\lab_1\lab_1.xpr
# Log file: C:/xup/embedded/2018_1_zynq_labs/lab_1/vivado.log
# Journal file: C:/xup/embedded/2018_1_zynq_labs/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/embedded/2018_1_zynq_labs/lab_1/lab_1.xpr
update_compile_order -fileset sources_1
save_project_as lab_2 C:/xup/embedded/2018_1_zynq_labs/lab_2 -force
open_bd_design {C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
regenerate_bd_layout
set_property name switches [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_2bits}] [get_bd_cells switches]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/switches/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins switches/S_AXI]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name buttons [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits}] [get_bd_cells buttons]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_net [get_bd_pins buttons/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins buttons/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
connect_bd_intf_net [get_bd_intf_pins buttons/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
assign_bd_address [get_bd_addr_segs {buttons/S_AXI/Reg }]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins switches/GPIO]
endgroup
set_property name switches [get_bd_intf_ports GPIO_0]
startgroup
make_bd_pins_external  [get_bd_cells buttons]
make_bd_intf_pins_external  [get_bd_cells buttons]
endgroup
set_property name buttons [get_bd_intf_ports GPIO_0]
regenerate_bd_layout
validate_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins buttons/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.runs/impl_1/system_wrapper.sysdef C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf
file copy -force C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.runs/impl_1/system_wrapper.sysdef C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk -hwspec C:/xup/embedded/2018_1_zynq_labs/lab_2/lab_2.sdk/system_wrapper.hdf
