# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/student/Desktop/cid {/home/student/Desktop/cid/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:51 on Feb 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/student/Desktop/cid" /home/student/Desktop/cid/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:27:51 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/student/Desktop/cid {/home/student/Desktop/cid/and4_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:51 on Feb 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/student/Desktop/cid" /home/student/Desktop/cid/and4_gate.v 
# -- Compiling module and4_gate
# 
# Top level modules:
# 	and4_gate
# End time: 18:27:51 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/student/Desktop/cid {/home/student/Desktop/cid/and2_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:51 on Feb 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/student/Desktop/cid" /home/student/Desktop/cid/and2_gate.v 
# -- Compiling module and2_gate
# 
# Top level modules:
# 	and2_gate
# End time: 18:27:51 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/student/Desktop/cid {/home/student/Desktop/cid/not_gate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:27:51 on Feb 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/student/Desktop/cid" /home/student/Desktop/cid/not_gate.v 
# -- Compiling module not_gate
# 
# Top level modules:
# 	not_gate
# End time: 18:27:51 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
