// Seed: 309243943
module module_0 (
    input  tri   id_0,
    output logic id_1
);
  always id_1 <= #1 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    output wand  id_7,
    output tri   id_8
);
  wire id_10;
  module_0(
      id_6, id_1
  );
  tri0 id_11 = id_6;
  always @(1 or negedge 1'h0) id_1 = #1 1'b0;
endmodule
