// Seed: 28669262
module module_0;
  assign module_1.type_2 = 0;
  localparam id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_3 modCall_1 ();
  assign module_0.id_1 = 0;
endmodule
module module_3;
  assign id_2[-1][-1] = (id_1);
endmodule
module module_4 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter integer id_4 = 1;
  always #1 begin : LABEL_0
    id_2 <= -1;
  end
  not primCall (id_2, id_4);
  module_3 modCall_1 ();
  assign id_2 = id_4;
endmodule
