<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XDp_TxSinkConfig Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XDp_TxSinkConfig Struct Reference</h1><!-- doxytag: class="XDp_TxSinkConfig" --><code>#include &lt;xdp.h&gt;</code>
<p>
<a href="struct_x_dp___tx_sink_config-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains configuration information about the RX device.
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___tx_sink_config.html#4c6696ff8bcb871da81bd61ef5cd4fa9">DpcdRxCapsField</a> [16]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___tx_sink_config.html#1cdc97a67559d390e50493e00700fc63">LaneStatusAdjReqs</a> [6]</td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="4c6696ff8bcb871da81bd61ef5cd4fa9"></a><!-- doxytag: member="XDp_TxSinkConfig::DpcdRxCapsField" ref="4c6696ff8bcb871da81bd61ef5cd4fa9" args="[16]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___tx_sink_config.html#4c6696ff8bcb871da81bd61ef5cd4fa9">XDp_TxSinkConfig::DpcdRxCapsField</a>[16]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The first 16 bytes of the raw capabilities field of the RX device's DisplayPort Configuration Data (DPCD).
</div>
</div><p>
<a class="anchor" name="1cdc97a67559d390e50493e00700fc63"></a><!-- doxytag: member="XDp_TxSinkConfig::LaneStatusAdjReqs" ref="1cdc97a67559d390e50493e00700fc63" args="[6]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dp___tx_sink_config.html#1cdc97a67559d390e50493e00700fc63">XDp_TxSinkConfig::LaneStatusAdjReqs</a>[6]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a raw read of the RX device's status registers. The first 4 bytes correspond to the lane status associated with clock recovery, channel equalization, symbol lock, and interlane alignment. The remaining 2 bytes represent the pre-emphasis and voltage swing level adjustments requested by the RX device.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xdp_8h.html">xdp.h</a></ul>
Copyright @ 1995-2015 Xilinx, Inc. All rights reserved.
