<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_no_flatten_hierarchy" LaunchPart="xczu7ev-ffvc1156-2-e" LaunchTime="1638589708">
  <File Type="PA-TCL" Name="parallel_ntt_0_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="parallel_ntt_0_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="parallel_ntt_0_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="parallel_ntt_0_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="parallel_ntt_0_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="parallel_ntt_0_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/user_rtl/parallel_ntt_0_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="parallel_ntt_0_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/user_rtl/usr_constrain.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/user_rtl/usr_constrain.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="FlattenHierarchy">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="parallel_ntt_0"/>
</GenRun>
