# ğŸ“‚ <span style="font-size:1.5em;">Verilog-Projects</span>

<p align="center">
  <img src="https://img.shields.io/badge/VLSI%20Design-Verilog%20Projects-blueviolet?style=for-the-badge&logo=verilog"/>
  <br><br>
  <img src="https://img.shields.io/badge/License-MIT-green?style=flat-square"/>
  <img src="https://img.shields.io/github/stars/Krishnarjunmitra/Verilog-Projects?style=social"/>
  <img src="https://img.shields.io/github/forks/Krishnarjunmitra/Verilog-Projects?style=social"/>
</p>

---

## ğŸ§  About the Repository

<table>
<tr>
<td width="75%" valign="top">

**Verilog-Projects** is a curated collection of RTL design and verification modules, ranging from **basic logic circuits** (Half Adder, Full Adder) to **advanced system-level blocks** (ALU, UART, RISC CPU).

This repository reflects a **professional VLSI design workflow**, including:

- âš¡ **RTL Design** (synthesizable Verilog HDL)  
- ğŸ§ª **Testbenches** (functional verification)  
- ğŸ“Š **Simulation Outputs** (waveforms, truth tables)  
- ğŸ—ï¸ **Synthesis Results** (schematics, timing reports)  
- ğŸ“š **Documentation** (project reports, coding standards, reusable templates)  

Itâ€™s built to support both a **learning journey** and a **portfolio showcase** for aspiring VLSI engineers.

</td>
<td width="25%" valign="top">

### ğŸ“Œ Quick Links
- [ğŸ¯ Objectives](#objectives)  
- [ğŸ“ Repository Structure](#repository-structure)  
- [ğŸš€ Roadmap](#roadmap)  
- [ğŸ’¼ Target Audience](#target-audience)  
- [âœ¨ Highlights](#highlights)  
- [ğŸ‘¨â€ğŸ’» Author](#author)  
- [ğŸ“œ License](#license)  

</td>
</tr>
</table>
---

## ğŸ¯ Objectives

- Demonstrate a complete **RTL design flow**: Design â†’ Testbench â†’ Simulation â†’ Synthesis â†’ Documentation  
- Build a **modular IP library** for reuse in larger systems  
- Promote **industry-grade documentation practices**  
- Provide a **growth roadmap** from basic logic to processor-level design

---

## ğŸ“ Repository Structure

```bash
Verilog-Projects/
â”‚
â”œâ”€â”€ projects_basic/                        # Foundational projects
â”‚   â”œâ”€â”€ half_adder/
â”‚   â”‚   â”œâ”€â”€ src/                  # Verilog RTL files
â”‚   â”‚   â”‚   â””â”€â”€ half_adder.v
â”‚   â”‚   â”œâ”€â”€ tb/                   # Testbenches
â”‚   â”‚   â”‚   â””â”€â”€ half_adder_tb.v
â”‚   â”‚   â”œâ”€â”€ sim/                  # Simulation outputs
â”‚   â”‚   â”‚   â”œâ”€â”€ half_adder_waveform.png
â”‚   â”‚   â”‚   â”œâ”€â”€ half_adder_schematic.png
â”‚   â”‚   â”‚   â”œâ”€â”€ tcl_console_output.txt
â”‚   â”‚   â”‚   â””â”€â”€ half_adder_truth_table.md
â”‚   â”‚   â”œâ”€â”€ docs/                 # Project-specific docs
â”‚   â”‚   â”‚   â””â”€â”€ Report.md
â”‚   â”‚   â””â”€â”€ README.md             # Project summary
â”‚   â”‚
â”‚   â”œâ”€â”€ full_adder/
â”‚   â”œâ”€â”€ mux_4to1/
â”‚   â”œâ”€â”€ ripple_carry_adder/
â”‚   â””â”€â”€ decoder_3to8/
â”‚
â”œâ”€â”€ projects_intermediate/                 # Medium-complexity projects
â”‚   â”œâ”€â”€ alu_4bit/
â”‚   â”œâ”€â”€ comparator/
â”‚   â””â”€â”€ counter/
â”‚
â”œâ”€â”€ projects_advanced/                     # System-level projects
â”‚   â”œâ”€â”€ uart_tx_rx/
â”‚   â”œâ”€â”€ fifo/
â”‚   â””â”€â”€ risc16_cpu/
â”‚
â”œâ”€â”€ docs/                         # Global documentation hub
â”‚   â”œâ”€â”€ CONTRIBUTING.md
â”‚   â”œâ”€â”€ CODE_OF_CONDUCT.md
â”‚   â”œâ”€â”€ STYLE_GUIDE.md
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ templates/                    # Starter templates
â”‚   â”œâ”€â”€ README_template.md
â”‚   â”œâ”€â”€ Report_template.md
â”‚   â””â”€â”€ Testbench_template.v
â”‚
â”œâ”€â”€ LICENSE
â”œâ”€â”€ CODEOWNERS
â””â”€â”€ README.md                     # Main landing page
```

---

## ğŸš€ Roadmap


> What's Next:

âœ… Full Adder (RTL + Testbench + Simulation + Docs)  
â¬œ Ripple carry Adder (4-bit)

> Overview:
<div align="center"> 
  <table border="1" cellpadding="8" cellspacing="0"> 
    <thead> 
      <tr> <th>Project</th> <th>Status</th> <th>Folder Link</th> <th>Remarks</th> </tr> 
    </thead> 
    <tbody> 
      <tr> <td><b>Half Adder</b></td> <td>âœ… Complete</td> <td><a href="./projects_basic/half_adder">ğŸ“‚ half_adder</a></td> <td>RTL + Testbench + Simulation + Docs</td> 
      </tr> 
      <tr> <td><b>Full Adder</b></td> <td>âœ… Complete</td> <td><a href="./projects_basic/full_adder">ğŸ“‚ full_adder</a></td> <td>RTL + Testbench + Simulation + Docs</td> 
      </tr> 
      <tr> <td><b>Ripple Carry Adder (4-bit)</b></td> <td>â¬œ Pending</td> <td><a href="./projects_basic/ripple_carry_adder">ğŸ“‚ ripple_carry_adder</a></td> <td>Coming Soon</td> 
      </tr> 
      <tr> <td><b>Multiplexer (4:1)</b></td> <td>â¬œ Pending</td> <td><a href="./projects_basic/mux_4to1">ğŸ“‚ mux_4to1</a></td> <td> Next Milestone</td> 
      </tr> 
      <tr> <td><b>Decoder (3:8)</b></td> <td>â¬œ Pending</td> <td><a href="./projects_basic/decoder_3to8">ğŸ“‚ decoder_3to8</a></td> <td>In Queue</td> 
      </tr> 
      <tr> <td><b>4-bit ALU</b></td> <td>â¬œ Pending</td> <td><code style="color:gray; text-decoration:none;">ğŸ“‚ alu_4bit</code></td> <td>Arithmetic & Logic Core</td> 
      </tr> 
      <tr> <td><b>UART Tx/Rx</b></td> <td>â¬œ Pending</td> <td><i style="color:gray; text-decoration:none;">ğŸ“‚ uart_tx_rx</i></td> <td>Serial Communication</td> 
      </tr> 
      <tr> <td><b>16-bit RISC CPU</b></td> <td>â¬œ Pending</td> <td><span style="color:gray; text-decoration:none;">ğŸ“‚ risc16_cpu</span></td> <td><b>Ultimate Goal</b></td> 
      </tr> 
    </tbody> 
  </table> 
</div>

---

## ğŸ’¼ Target Audience

- ğŸ“ **Students** learning Digital Design & VLSI  
- ğŸ§  **FPGA/ASIC aspirants** targeting companies like TI, Intel, AMD, Qualcomm, Synopsys, Cadence  
- ğŸ§ª **Researchers/Engineers** seeking reusable Verilog IPs with clean documentation

---

## âœ¨ Highlights

- âœ… **Industry-style documentation** (reports, coding standards)  
- âœ… **Progressive learning path** from gates to CPUs  
- âœ… **Reusable templates** for rapid project setup  
- âœ… **Simulation + Synthesis outputs included** (not just code)

---

## ğŸ‘¨â€ğŸ’» Author

**Krishnarjun Mitra**  
ğŸ“ Final Year B.E. Electronics & Telecommunication Engineering, *Jadavpur University*  
ğŸ’¡ Aspiring **Analog / VLSI Engineer** | Passionate about **RTL Design & Verification**

<p align="center">
  <a href="https://www.linkedin.com/in/krishnarjun-mitra/">
    <img src="https://img.shields.io/badge/LinkedIn-Connect-blue?style=flat-square&logo=linkedin"/>
  </a>
  <a href="https://github.com/Krishnarjunmitra">
    <img src="https://img.shields.io/badge/GitHub-Follow-black?style=flat-square&logo=github"/>
  </a>
  <a href="https://krishnarjun-mitra.vercel.app/">
    <img src="https://img.shields.io/badge/Portfolio-Visit-orange?style=flat-square&logo=firefox"/>
  </a>
</p>

---

## ğŸ“œ License

This repository is licensed under the **MIT License**.  
ğŸ“„ See [`LICENSE`](./LICENSE) for full terms.

---

<p align="center">
  â­ If you find this repo helpful, consider <b>starring it</b> to support my journey as a VLSI Engineer!
</p>

<p align="center">
  <b>Keep Learning</b><br>
  <b>Thank You</b>
</p>
