Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Cache"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : Cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\MUX.v" into library work
Parsing module <MUX>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\Cache.v" into library work
Parsing module <Cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Cache>.
WARNING:HDLCompiler:413 - "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\Cache.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\Cache.v" Line 47: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX(width=1)>.

Elaborating module <MUX(width=8)>.

Elaborating module <MUX(width=3)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Cache>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\Cache.v".
    Found 216-bit register for signal <n0157[215:0]>.
    Found 3-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][23]_wide_mux_0_OUT> created at line 45.
    Found 1-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][26]_Mux_2_o> created at line 45.
    Found 3-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT> created at line 47.
    Found 1-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][12]_Mux_6_o> created at line 47.
    Found 1-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][25]_Mux_8_o> created at line 51.
    Found 8-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][7]_wide_mux_9_OUT> created at line 52.
    Found 8-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][20]_wide_mux_10_OUT> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][11]_Mux_15_o> created at line 59.
    Found 1-bit 8-to-1 multiplexer for signal <Address_in[2]_CacheMemory[7][24]_Mux_16_o> created at line 59.
    Found 3-bit comparator equal for signal <Address_in[5]_Address_in[2]_equal_2_o> created at line 45
    Found 3-bit comparator equal for signal <Address_in[5]_Address_in[2]_equal_6_o> created at line 47
    Summary:
	inferred 216 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 139 Multiplexer(s).
Unit <Cache> synthesized.

Synthesizing Unit <MUX_1>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\MUX.v".
        width = 1
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_1> synthesized.

Synthesizing Unit <MUX_2>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\MUX.v".
        width = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_2> synthesized.

Synthesizing Unit <MUX_3>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase4\CA_Project_Phase4\MUX.v".
        width = 3
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 216-bit register                                      : 1
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 143
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 8-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 34
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 216
 Flip-Flops                                            : 216
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 143
 1-bit 2-to-1 multiplexer                              : 66
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 8-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 34
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Cache> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Cache, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 216
 Flip-Flops                                            : 216

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 320
#      LUT3                        : 11
#      LUT4                        : 9
#      LUT5                        : 40
#      LUT6                        : 233
#      MUXF7                       : 27
# FlipFlops/Latches                : 216
#      FDRE                        : 216
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             216  out of   4800     4%  
 Number of Slice LUTs:                  293  out of   2400    12%  
    Number used as Logic:               293  out of   2400    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    293
   Number with an unused Flip Flop:      77  out of    293    26%  
   Number with an unused LUT:             0  out of    293     0%  
   Number of fully used LUT-FF pairs:   216  out of    293    73%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 216   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.809ns (Maximum Frequency: 207.950MHz)
   Minimum input arrival time before clock: 7.151ns
   Maximum output required time after clock: 8.102ns
   Maximum combinational path delay: 10.444ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.809ns (frequency: 207.950MHz)
  Total number of paths / destination ports: 2968 / 216
-------------------------------------------------------------------------
Delay:               4.809ns (Levels of Logic = 5)
  Source:            CacheMemory_7_37 (FF)
  Destination:       CacheMemory_7_105 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CacheMemory_7_37 to CacheMemory_7_105
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  CacheMemory_7_37 (CacheMemory_7_37)
     LUT6:I2->O            1   0.203   0.000  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32 (Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32)
     MUXF7:I1->O           2   0.140   0.864  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_2_f7_1 (Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT<2>)
     LUT6:I2->O            2   0.203   0.617  Data_out_mux1/Mmux_out11_SW0 (N2)
     LUT6:I5->O           14   0.205   0.958  Data_out_mux1/Mmux_out11 (Data_out_mux1/Mmux_out11)
     LUT5:I4->O            1   0.205   0.000  GND_1_o_CacheMemory[0][26]_mux_129_OUT<105>1 (GND_1_o_CacheMemory[0][26]_mux_129_OUT<105>)
     FDRE:D                    0.102          CacheMemory_7_105
    ----------------------------------------
    Total                      4.809ns (1.505ns logic, 3.304ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3040 / 648
-------------------------------------------------------------------------
Offset:              7.151ns (Levels of Logic = 6)
  Source:            Address_in<1> (PAD)
  Destination:       CacheMemory_7_105 (FF)
  Destination Clock: clk rising

  Data Path: Address_in<1> to CacheMemory_7_105
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   1.222   2.432  Address_in_1_IBUF (Address_out_1_OBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32 (Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32)
     MUXF7:I1->O           2   0.140   0.864  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_2_f7_1 (Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT<2>)
     LUT6:I2->O            2   0.203   0.617  Data_out_mux1/Mmux_out11_SW0 (N2)
     LUT6:I5->O           14   0.205   0.958  Data_out_mux1/Mmux_out11 (Data_out_mux1/Mmux_out11)
     LUT5:I4->O            1   0.205   0.000  GND_1_o_CacheMemory[0][26]_mux_129_OUT<105>1 (GND_1_o_CacheMemory[0][26]_mux_129_OUT<105>)
     FDRE:D                    0.102          CacheMemory_7_105
    ----------------------------------------
    Total                      7.151ns (2.280ns logic, 4.871ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 928 / 13
-------------------------------------------------------------------------
Offset:              8.102ns (Levels of Logic = 6)
  Source:            CacheMemory_7_37 (FF)
  Destination:       WriteEn_out (PAD)
  Source Clock:      clk rising

  Data Path: CacheMemory_7_37 to WriteEn_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  CacheMemory_7_37 (CacheMemory_7_37)
     LUT6:I2->O            1   0.203   0.000  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32 (Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32)
     MUXF7:I1->O           2   0.140   0.864  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_2_f7_1 (Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT<2>)
     LUT6:I2->O            2   0.203   0.617  Data_out_mux1/Mmux_out11_SW0 (N2)
     LUT6:I5->O           14   0.205   1.205  Data_out_mux1/Mmux_out11 (Data_out_mux1/Mmux_out11)
     LUT4:I0->O            1   0.203   0.579  WriteEn_out1 (WriteEn_out_OBUF)
     OBUF:I->O                 2.571          WriteEn_out_OBUF (WriteEn_out)
    ----------------------------------------
    Total                      8.102ns (3.972ns logic, 4.130ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 613 / 16
-------------------------------------------------------------------------
Delay:               10.444ns (Levels of Logic = 7)
  Source:            Address_in<1> (PAD)
  Destination:       WriteEn_out (PAD)

  Data Path: Address_in<1> to WriteEn_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   1.222   2.432  Address_in_1_IBUF (Address_out_1_OBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32 (Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_32)
     MUXF7:I1->O           2   0.140   0.864  Mmux_Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT_2_f7_1 (Address_in[2]_CacheMemory[7][10]_wide_mux_4_OUT<2>)
     LUT6:I2->O            2   0.203   0.617  Data_out_mux1/Mmux_out11_SW0 (N2)
     LUT6:I5->O           14   0.205   1.205  Data_out_mux1/Mmux_out11 (Data_out_mux1/Mmux_out11)
     LUT4:I0->O            1   0.203   0.579  WriteEn_out1 (WriteEn_out_OBUF)
     OBUF:I->O                 2.571          WriteEn_out_OBUF (WriteEn_out)
    ----------------------------------------
    Total                     10.444ns (4.747ns logic, 5.697ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.809|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.29 secs
 
--> 

Total memory usage is 4511044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

