Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 98ef2f1a54a849fc99e321cdf1724487 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_v2_behav xil_defaultlib.reg_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.reg_v2
Built simulation snapshot reg_v2_behav
