(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param18 = (-((+((8'h9c) ? (8'h9d) : (8'ha2))) <<< {{(8'ha9)}})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire17;
  wire signed [(2'h2):(1'h0)] wire16;
  wire signed [(4'h9):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire signed [(3'h6):(1'h0)] wire6;
  wire [(3'h6):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  reg signed [(2'h2):(1'h0)] reg14 = (1'h0);
  reg [(2'h3):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(3'h7):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg10 = (1'h0);
  assign y = {wire17,
                 wire16,
                 wire15,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = $unsigned((~$unsigned((wire2 ? wire1 : wire0))));
  assign wire5 = (^~$signed(((wire1 ? wire4 : wire1) ?
                     $unsigned(wire2) : ((8'hab) ? wire4 : wire0))));
  assign wire6 = $signed((8'hae));
  assign wire7 = (((-$signed((8'ha0))) & ((^wire1) <<< (!wire5))) ?
                     (wire3 ?
                         $signed({wire3}) : (~(wire0 ?
                             wire0 : wire1))) : wire6);
  assign wire8 = ((($signed(wire7) && $unsigned(wire0)) <<< $signed((wire4 ?
                     wire0 : wire4))) | {$signed($signed(wire3))});
  assign wire9 = ((~|((wire5 == wire5) ?
                     (+wire0) : (wire0 ?
                         wire3 : wire3))) >> (~^{$unsigned(wire5)}));
  always
    @(posedge clk) begin
      reg10 <= {(((8'ha1) ? {(8'ha1)} : (wire0 ? wire0 : wire8)) ?
              wire8[(1'h1):(1'h0)] : wire9)};
      reg11 <= ($signed($signed(((8'hac) ? (8'haf) : wire5))) != (((wire1 ?
                  wire8 : wire4) ?
              reg10 : (wire8 << (8'ha0))) ?
          wire6[(2'h3):(1'h1)] : reg10[(3'h7):(1'h0)]));
    end
  always
    @(posedge clk) begin
      reg12 <= (!wire6);
      reg13 <= $signed(($unsigned(wire1[(2'h3):(2'h3)]) <<< (^$unsigned(reg10))));
      reg14 <= $unsigned(wire6);
    end
  assign wire15 = wire4;
  assign wire16 = (~|reg12[(2'h2):(2'h2)]);
  assign wire17 = (8'ha8);
endmodule