================================================================================ 
Commit: 4190a25c2b19a2bdcea710f378c8c3132ec73173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:12:34 2021 +0530 
-------------------------------------------------------------------------------- 
Updated doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: e36d334d25ffe8ff3edb355cafc832ac75a4836b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:08:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update BIOS Minor Version to 2471_01 for the Dot label

Hsd-es-id: N/A
Original commit date: Wed Nov 17 10:48:38 2021 +0530
Change-Id: I0869519ac192bb084eec54d0e2a7ff1b42bfa10e
Original commit hash: 791226cfa098237715ce16fb5d2e1e6917366b5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c99153f5733d2db0fba58238e1e409b9f0d5c262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:08:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000412

Hsd-es-id: NA
Original commit date: Tue Nov 16 16:36:32 2021 +0530
Change-Id: Iaf897807a80571d4ca832040e1dc985b9a68a4e5
Original commit hash: 8a047c208fe490a30e0c789f1794742ceb9b5b84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1ea0b4bda93663ea993bbc524bacf4341f50f792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:08:34 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1042

Hsd-es-id: N/A
Original commit date: Tue Nov 16 15:52:34 2021 +0530
Change-Id: I1ef766f17fedee3f454856522dc15e46ac02aeec
Original commit hash: dac1a6b2192b039419c830246f9ba9df296ae1f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 94496378328538af2712316316157e0c37d8ed14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.24

(cherry picked from commit 9116d276a4735e74dacec97cf4f125d486555df3)

Mon Nov 15 18:27:07 2021 +0000
Original commit date: Mon Nov 15 18:27:07 2021 +0000
Original commit hash: 1b80794332e34b82b2f4ada476e5e5da4cb2d205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: daef92641b5aee1099429647ec0920daf1771b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:18 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update the config patch tables

Override TME default in BIOS base on CPU ID

Hsd-es-id: 15010155266
Original commit date: Thu Nov 4 08:52:18 2021 -0700
Change-Id: I59249782ef353684620876d620a2bbb58e969a1a
Original commit hash: cdb9c98eeb30048cd63582f75040d7db3f8ed5e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 71d67025995e6bf7b0278f38ce771bc2d2519f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5 ] Rerun Lock UI Calibration after Read Timing Centering

[Feature Description]
MRC shall rerun Lock UI Calibration after Read Timing Centering

[Resolution]
Re-running LockUi calibration would better align FwdClkOffset and
hence recover few margin ticks at high frequencies

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015113301
Original commit date: Thu Oct 28 22:06:00 2021 +0530
Change-Id: Iafd99a360ee3ab4ddbde34cb544f6b7358393cad
Original commit hash: 6a2e78ab039382b4699d92077a4d269b64d530de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 02058df3283ec6265b4351de211139bfb185c525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.23

(cherry picked from commit 2156b114ae818bb29ac30b4de0d6ab795c234733)

Mon Nov 15 17:56:01 2021 +0000
Original commit date: Mon Nov 15 17:56:01 2021 +0000
Original commit hash: c300b5e152eeae358a3d11b807639e0e6202bdae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2fe8717fdf05dbf9a3864d26b4710a00d96b6768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015166236][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable Weaklock Comp Clock Gating

[Issue Description]
 Memory Corruption Observed during the PPV Validation.

[Issue Resolution]
  To set the wlcomp_clkgatedis to 1 for both Data & CCC Partition

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015166236
Original commit date: Mon Nov 15 20:19:59 2021 +0530
Change-Id: Id381fb813c68e15b0cfc84a66b15ee587173bd60
Original commit hash: 0687e394d116b4388c6d71c233f313c31fa65873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 120eed077d0d2e20c9ec6fee9ddd6e51f9137105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:03:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 15 08:47:34 2021 -0800
Change-Id: I7926747d86c34b9821583b12d5e59a3a0acad8cf
Original commit hash: ad627c44fd168e0dbe2c0343abb1babeb15a97b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b571fa9d2020f1a5b94ad6c7eb8f93c229391388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 15 05:10:41 2021 -0800
Change-Id: Idcd7712c8c30686a2677c8665c6f240b204acb7a
Original commit hash: 773780bd066909cc567503d046ae71e42fc306be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5d0ac81e9ba840b8526ff3fc1f5b8412e93f76e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:52 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add RTD3 support for uATX platform

Add RTD3 related ASL file for S18 uATX.

Hsd-es-id: 15010133103
Original commit date: Wed Nov 10 13:52:03 2021 +0800
Change-Id: I9f3b91cb13d3f155b63d06c809fb3c4954916e0e
Original commit hash: ec05f07ecfb45ecd4b8e9bdfdeb70d53a49da692

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSS18RvpRtd3.asl

================================================================================ 
Commit: 405347f166b8e2e4a5a449d37ce3a9a075fa82fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:43 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add ALC892 HDA codec Verb table in BIOS

Add ALC892 verb table.

Hsd-es-id: 18019206359
Original commit date: Mon Nov 15 11:24:30 2021 +0100
Change-Id: Idcd213c6b7d4e1dc3d993ddc32f90b11d7ea9f4a
Original commit hash: 7de3dca2937801688e37dfd5e9d52cd984ad4c23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 1c0e9a97429f0e5d735fca0a5354e885dc126daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_P] CPU flex Ratio Settings only can be keep at the first time after changing it

Hsd-es-id: 15010258034
Original commit date: Mon Nov 15 15:07:52 2021 +0800
Change-Id: I09ce14fb34f847821ac19368d8b842f1650dda1f
Original commit hash: 85624593a478ac87216d1798489e063dc28f4bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: bbf86d07e7f63fceb2caccac729c49c4e10554d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:38 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.

Hsd-es-id: 16015150333
Original commit date: Fri Nov 12 11:19:57 2021 -0700
Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
Original commit hash: 1ef7d7c38441a58d89a560f65033802019330418

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 43aa21c9cd663ce0359c6deb33fcde7de7f66af8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.22

(cherry picked from commit f014178e72f9cf0deee0a949fc3140c935c2a695)

Mon Nov 15 08:22:35 2021 +0000
Original commit date: Mon Nov 15 08:22:35 2021 +0000
Original commit hash: 4f551b3fbae4ba7d098cb96b9f063f45057afa01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b23f69d7fc30845be0d17c67cc886e7323821a96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:33 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Add support for RPL-S HMP RVP

Hsd-es-id: 1309172910
Original commit date: Tue Sep 14 14:13:59 2021 +0300
Change-Id: Id097a05187abe0567bb5aebe8d6d5c7913adf36f
Original commit hash: da4e151b3c98d67880ae97ee86a8432ffc2fa16b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/HsioBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: 046cb5f9817e3b245b0e65fd7b7bfba878f0f95f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type - part2

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Nov 15 12:56:51 2021 +0800
Change-Id: I9251524461d64a21d4dbd867c1597a65c48f78c2
Original commit hash: dd2c173933c70dad3bdfb9e10f2bb7b6e3f90bff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 3638818b127704a7b48b80e0ed6bb9f64f1f8a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Enabling RTC wake from fast startup

Hsd-es-id: 14015476093
Original commit date: Wed Nov 10 14:12:10 2021 +0530
Change-Id: I1b124ae4cc96ebe45dab0b411d38bf582ce55ba5
Original commit hash: b9feb237eafe5cd5ccfacecf91ce8cb1cda41d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h

================================================================================ 
Commit: c3d93e26667ef6b35271a94002d7c78b1beb9319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:18 2021 +0530 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: eef8b537e63c77791f1f2977bf0e504518441a9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 4912379de7d00a654e5be62067a448a00240fa3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 14 08:51:45 2021 -0800
Change-Id: Ib8923269fe72835a2e7209445a83797b4aeb77c1
Original commit hash: 73edeb3c7dc8e85eb204915abf7a1507effd6150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81343879b2497c6e37509db124e4677f369e2015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 13 08:51:44 2021 -0800
Change-Id: Id900ba7331159d4f1bb9e58be59d766d30ff8c39
Original commit hash: bd90580118e240d1151acb4a55eefc218aafd575

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44373efb8f3f789fd0eb12755c153e5152feb868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.21

(cherry picked from commit f9ddbffc5c92a8c175dd85763e30e361daf42d13)

Fri Nov 12 21:13:24 2021 +0000
Original commit date: Fri Nov 12 21:13:24 2021 +0000
Original commit hash: 36d47b96c1da6b3657844c144f88f5bb984233bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f31184f976a9ed0bbfdf89d2419094e5b19c076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015150776][ADL-S][ADL-P][DDR4] Update LCT Cmd Pi sweep to improve Cmdv Margin

DDR4 2N mode: change in LCT Pi Sweep range to center the command in 2nd tCK.
This is to avoid potential CMD signal reflections / ringback during first tCK.

Hsd-es-id: 16015150776
Original commit date: Thu Nov 11 20:31:46 2021 +0530
Change-Id: If0d5139936e04b6461bb6b4c3b703361b63993c1
Original commit hash: c970e803a5fd6f16c3627752e330b408b3fae42c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 21ee0becc13a3a276adfe754aad779baa691f9d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:02:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 12 11:19:33 2021 -0800
Change-Id: I4202eae18d7364f22e7046693f9c98ba1c2098a2
Original commit hash: d3e5c55bd62c45af88a803426e55a4c18b04aa66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: be7da42006dd36fa023d62354c57a8005109cf44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Phase 2

Disable ITbt Pcie Root Ports for mmio reservation

Hsd-es-id: 1309068768
Original commit date: Thu Oct 21 17:06:53 2021 -0700
Change-Id: I4845cb7ed9665f9acf4f6c7c5bb849be5ec106d6
Original commit hash: 27f4f464437539aa49f80a7cca778b25f2e7f444

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 4d84bf1596a6385712c80c09269a100be4c9c5c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:56 2021 +0530 
-------------------------------------------------------------------------------- 
Mailbox command to fix bug: Vsys_crit support in BIOS not sucessful
- Enable the VSYS VR registes from whitelisted ones.

Hsd-es-id: 22014164669
Original commit date: Tue Nov 2 15:50:34 2021 +0530
Change-Id: I319da9205021cdc99f51722c30bc561aac69d7e7
Original commit hash: d9dcd2e618db24dac698804ebb09e5c2d07eede3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 0800e3f665a38a0c3a3b3859e16a7362a2aa184c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 12 08:48:15 2021 -0800
Change-Id: I9ae305866aae604a84f7d7fa245446f6d4740c7c
Original commit hash: 827db4ee4ced3d8aaf5bf2e09d3c9971705f221f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4486fe5e71d175c9f86f9d8bc435a316a55a4c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.20

(cherry picked from commit de3ded5242ce86b827dfc3405e4c853dcb52b419)

Fri Nov 12 10:09:22 2021 +0000
Original commit date: Fri Nov 12 10:09:22 2021 +0000
Original commit hash: 05eaebc224b4739b93cec43e98b4a88b60a72e8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a3aa92beedb605deaaac349af0a5d7e335596ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:48 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: 87168023d1a1bab97257c923d4046e2906cbe3b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c

================================================================================ 
Commit: 11d9b3334909ee64ceefecb8e310ef78127603d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.19

(cherry picked from commit 12baa7a0af31786212f03867c62c5652d6e5ad6b)

Fri Nov 12 07:45:52 2021 +0000
Original commit date: Fri Nov 12 07:45:52 2021 +0000
Original commit hash: e08ce81905e82cba272c902d0f7c0bad71ae793e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d385fbd54a3f35a4b791a5708569d4eeb0c72366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010243553][ADL-S ADL-P ADL-M | DDR4] Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Feature Description]
Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Resolution]
dllcomp_cmn_vdllhidaccode    = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 850 : 800)) / Vdd2Mv;
dllcomp_cmn_vdlltargdaccode  = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 750 : 650)) / Vdd2Mv;

[Impacted Area]
DDR4 G1 PPV

[Register Impacted]
PHY

Hsd-es-id: 15010243553
Original commit date: Mon Oct 25 20:25:36 2021 +0800
Change-Id: Iafe81048db678e5c18dbfdac2d82a941c93ba8d4
Original commit hash: 49228dd5bd220443699c02a05dc5bfa9100af0d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4ee72cfb537c73fecc98ac278d4d32db3b99ca55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x00000311

Hsd-es-id: N/A
Original commit date: Thu Nov 11 10:18:13 2021 +0530
Change-Id: I551ab2ef9deffa2320aabb30fe8ae93e68fceef4
Original commit hash: e4e9c963ae3c7721638c652c3361601d6c020453

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2f94de0a83d2dc46a61b4af8b36872d6188dc356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH]] THC _CRS returns wrong resources, brakes Wake On Touch functionality and blocks S0iX.

Fixed THC CRS to handle only GpioInt
Removed GpioIo resource - not used by the driver

[inetrnal-only]:

Hsd-es-id: 14015507898
Original commit date: Wed Nov 3 21:57:35 2021 -0700
Change-Id: Ida6d7888f34541a4f58d7a8018453ba98ea96717
Original commit hash: 1d20855117f27f0161a725f5c6bc92053a230aea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl

================================================================================ 
Commit: c63534efe3bd2efbd30cf1ae4f2076a9bac46dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:32 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000016

ADL_C0 Production patchID 0x00000016

Hsd-es-id: N/A
Original commit date: Fri Nov 12 00:22:02 2021 +0800
Change-Id: I5417642b8d1d6b716d72bf011407125bfd08c3aa
Original commit hash: b570751b88dd4ff9410afbfebd65e8256b543b09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: febafeab1f34ccc499eb561cd422430e7ced1d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 11 08:51:13 2021 -0800
Change-Id: I20774131c3991990ac51bcc878ea5c6c7e2f8134
Original commit hash: 97eb43ee44736e622c424e6d3c9ed7745201e8f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c01fcb86ae519b09cba5a02a38f4787126f73d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:26 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.18

(cherry picked from commit 0973c128c66603202b7ddc4378ac1010c7093717)

Thu Nov 11 16:15:55 2021 +0000
Original commit date: Thu Nov 11 16:15:55 2021 +0000
Original commit hash: 8e801aebcd96b9f91b5d8ebec10dca23c26a0811

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4fea5b8609071b179ee21ea3e82f917b82f4c9f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015140602][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update SWFSM spec limits to tighter values

[Feature Description]
 - Update SWFSM spec limits to 49.40% to 50.60% for all DCD groups

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16015140602
Original commit date: Thu Nov 11 10:02:46 2021 +0530
Change-Id: Ic405fe535ad127f0771fbe126f885de378de63ef
Original commit hash: 2d92835e818e74f63bba97c2a0270c968128aede

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c8331cb0887ea0fba2f0cbc2f4822c9c69cbbcd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: AlderLakePlatSamplePkg/CapsuleUpdate ucode calspule build fail when using capsulebuild.bat

When using capsulebuild.bat build ucode capsule with the command "capsulebuild.bat ucode -biossvn 2999",
the program fails and prompts NewGenCap.py use error. To solve the problem, I add some arguments in
capsulebuild.bat. When calling NewGenCap.py, capsulebuild.bat will trasfer these arguments to NewGenCap.py.
So we can successfully build ucode capsule.

Hsd-es-id: N/A
Original commit date: Wed Oct 27 09:50:16 2021 +0800
Change-Id: I49c889d7788d9c1d45f7bb15028b613d651b1fc8
Original commit hash: 78be2cf63b4ae0872a70784372bcf48cbf8d496d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: e77c4abf26a26e637cceb0553e96a43f735db639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Support SPI Touch Panel Rework

PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
Update patch table of SBGA, enable I2C Touch Panel.

Hsd-es-id: 22014179853
Original commit date: Tue Oct 19 09:31:24 2021 +0800
Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
Original commit hash: e03a46b590c96a607e06295aed9a71e9f1ef1dbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: bf9ad785d3f44960e228b432025ff5e516f210b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:14 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:[ADL] CPU frequency speed didn't approach turbo ratio limit ratio when we ran benchmark.

1. Re-Calculate the Ratio with Scaling Factor for feeding pCode and OSPM communication
2. Update CPOC table to revision 3 following by ACPI 6.4 Spec

Hsd-es-id: 15010207136
Original commit date: Thu Nov 4 21:35:17 2021 +0800
Change-Id: I4e07c5f28ba2702968dd5a5a5a49ef66e870c0be
Original commit hash: 6d1186980052a2d1f31c96e1ac76c0bfc59d4977

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 70ef7b7016989c337f35188fc27d22b8b66b8d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:11 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/SetupDataHob: Add BOARD_INFO_SETUP into setup data cache HOB

1. Add missing BOARD_INFO_SETUP data into SetupDataHob.
2. Synchronize PeiSetupDataCacheLib under AlderLakePlatSamplePkg with the copies under AlderLakeBoardPkg.

Hsd-es-id: 15010229220
Original commit date: Tue Nov 9 19:56:45 2021 +0800
Change-Id: Ib6743533eee5709c20d5c8107c578dec0630267a
Original commit hash: 2b67ba0cdc98d4c0edd344404195847c292e8c62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
AlderLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
AlderLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h

================================================================================ 
Commit: f164ecc84db6e67a1f4f2aad218f8e1224787ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:09 2021 +0530 
-------------------------------------------------------------------------------- 
[RPLP] Fix boot issue on the BIOS built with GCC

Use correct fdf file "FlashMapIncludeGcc.fdf" for GCC build.

Hsd-es-id: 15010217462
Original commit date: Wed Nov 10 19:01:14 2021 +0800
Change-Id: I891cd1459d84706360e9c4a0afc3f9cc5396c46d
Original commit hash: b6bdec253d8665b84adb81b84cca377d558bc424

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: 290e6fdc5be979bbdf54c86ea7be79e0df76dcfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.17

(cherry picked from commit 64204bc057f90d21fb7bd2e294ac3d741d21a398)

Wed Nov 10 18:42:25 2021 +0000
Original commit date: Wed Nov 10 18:42:25 2021 +0000
Original commit hash: 3eaea6ce5a77679a390c069a15fc362750ae9fb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c271abd602f9e22d024bc5324cddaf0d3b8c16d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010227710][ADL-S | DDR4] Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Feature Description]
Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Resolution]
1. Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population.
2. The S03 board routing is as below. And confirmed with EV/FV, the max frequency for S03 is 3200 no matter DIMM population order.
ChA:  DQ = tee, DQS=daisy
ChB:  DQ = tee, DQS=tee

[Impacted Area]
 DDR4

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010227710
Original commit date: Mon Nov 8 15:42:27 2021 +0800
Change-Id: I6639d59c5554e4ce945e65c3d7b24a9ca562e281
Original commit hash: 09e2cedf8a0ce5f954a558fc464fe1d9a152dab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 249921ea26991f78700a2ba3510f41b2fc173eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:01:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 10 08:50:52 2021 -0800
Change-Id: I0426bcf6fe1892e7b471e6ad1a6a3e19f498f622
Original commit hash: f8a75e71a2c9bbe58b4eb9e5215ba840d5669807

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3330f1f67dd3d2dc8cd8716d9b4aa94553801f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.16

(cherry picked from commit 5d10ede4ef2ee4362e871196910fce27106a2335)

Wed Nov 10 16:47:21 2021 +0000
Original commit date: Wed Nov 10 16:47:21 2021 +0000
Original commit hash: df9c65f590a7962a00b8e2c27df673733181daf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca1762f2b492037a07b0a481cc5d0ad658696dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCIe] PEG LTR Enable did not work

Hsd-es-id: 15010156326
Original commit date: Wed Nov 3 01:06:03 2021 +0530
Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
Original commit hash: 07d2f04bc4a1f92b749fef1b8b33a7b076e12e17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 774ec94220a2450753126b8139a3be036632283e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 10 05:53:04 2021 -0800
Change-Id: Ie11b8e4dcab083905f177e0f8b9a7ea73ca66617
Original commit hash: 53778d8675c665177156400819889fd62843a7ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f71ec0f6b0134cfae1d6e8f602b3949e25886700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:49 2021 +0530 
-------------------------------------------------------------------------------- 
[22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks

[Issue/Feature Description]
When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank

[Root Cause]
MRH should be used to send PRE command to target Rank

[Resolution]
Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

[Additional Changes]
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

[Impacted Area/platform]
PPR enabled only

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 22013856137
Original commit date: Wed Sep 22 20:23:10 2021 -0700
Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
Original commit hash: 0c58330f481d20261cbb52163f810c4126f3d42a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 84ee0753394069594bb0ab0ef3d4b61ad19b3385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.15

(cherry picked from commit 90f1ed7d2d5566f6e2b02c33b5119e732de2eab7)

Wed Nov 10 12:14:03 2021 +0000
Original commit date: Wed Nov 10 12:14:03 2021 +0000
Original commit hash: ca8e2a03dae784aa70e60438e2663691a9f0b8e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef3c43d4260ae2ce3b8896e81dc3cd2a4d6b8101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:44 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WiFiConnectionManager: Adding a mechanism for connection retry 3 times if fonnection fails when in a One Click Recovery HTTPS recovery boot with ProfileSync enabled.

WiFiConnectionManagerDriver: Adding status check before commit it as the status of connection. Only report a success when connected.
WiFiConnectionManagerImpl: Adding the retry mechanism when event triggered callback WifiMgrOnConnectFinished.
                           The ConfigToken Event is set by the supplicant when the wifi connection is successful or not.
                           Clean up adding spaces in function calls.

Hsd-es-id: 16014892415
Original commit date: Thu Oct 28 14:04:22 2021 -0700
Change-Id: Idf7dfc98ba7a037434219c69ccaa23f4a347903e
Original commit hash: 0ec159e6dd12800a2e459e7f8324d65e7d13bb7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: ae0df5543e91373e555649443fe44f68b8861d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:39 2021 +0530 
-------------------------------------------------------------------------------- 
eDP support on DG2: Support eDP on RVP platform
- add support for brightness control
- add support for lid status and other edp features

Hsd-es-id: 16015094960
Original commit date: Tue Nov 2 17:26:19 2021 +0530
Change-Id: I4c9b4aafd33778aed4db0d3bf6e0e56b3e962919
Original commit hash: 4d14365e5cd88a9de2719e255078221bd5934fff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Video.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: 2b2534188889a01c13f9cf741e945e219e13b0c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:35 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Profile sync driver will change setup variable for the network device needed for PCI boot to disabled on successful finish or failed exit.

WifiProfileSync.c: Change the IncludeWifiSetupData to a boolean input, allowing it to set the EfiNetworkSupport variable to EFI_WIFI if TRUE or EFI_DISABLE_DEVICE if FALSE. False will be set when the profile sync driver reaches its clean profile callback at exit boot services or if the profile sync driver fails in its operation.

Hsd-es-id: 14015138145
Original commit date: Mon Sep 20 10:28:59 2021 -0700
Change-Id: Id78f908b60fd7b9a37f1a1a70aa27b8e850cd1dd
Original commit hash: 64cbd50078e0465dff038109b76fc7349f91a9a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.h

================================================================================ 
Commit: de2335c6b42128aa2990fbe66660c65738fc85a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Set IgdDvmt50TotalAlloc but vram cannot change
Remove IgdDvmt50TotalAlloc option in BIOS setting which is obsoleted and unused.

Hsd-es-id: 15010155934
Original commit date: Wed Nov 3 15:07:49 2021 +0800
Change-Id: I4f5c0362d215fe7370530dff087da71ac6aa0fae
Original commit hash: 553a3a819f8e964e439ec18bc2e4374c13882e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpGbda.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpSbcb.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: b1390f262de411fa41905ef3296559d6803a9645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Power Meter device (PAC195X) support for ADL-S BGA DDR4 RVP.
Power Meter device (PAC193X) support for ADL-S BGA DDR5 RVP.

Hsd-es-id: 22014017697
Original commit date: Tue Nov 2 14:37:01 2021 +0800
Change-Id: If5f007349d4bc3d7c42fe3d57c59d1b0bd9cd7a3
Original commit hash: 89c5c83980f1e059bc6d8ba26986213219413e2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 36c45895686949ba709527a4eb2e3a83d08b2f18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:26 2021 +0530 
-------------------------------------------------------------------------------- 
BIOS fail to detect DID 0x462B

Hsd-es-id: 1309234540
Original commit date: Tue Nov 9 16:10:19 2021 +0530
Change-Id: Iee7104880da3329700a3a403cb098279ddbb38b3
Original commit hash: 5f67aa5e0c4d1c6b42aee9d2c2eed0ef70b52d2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e08c9b9c358daad4976df1f25add0310c7ef7cbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:24 2021 +0530 
-------------------------------------------------------------------------------- 
[RPLP] Fix RPLP/ADLP GCC build error

This change fixes the build error and supports below build targets:
bash BuildIafw.sh gcc fspapi adlp chksize 2048
bash BuildIafw.sh gcc adlp chksize 2048
bash BuildIafw.sh gcc fspapi rplp chksize 2048
bash BuildIafw.sh gcc rplp chksize 2048

Hsd-es-id: 15010217462
Original commit date: Fri Nov 5 09:45:03 2021 +0800
Change-Id: I96267952342b71616ba578194ae9fc29255dd73f
Original commit hash: df1745655aecc76b444c794c97a466cda8ccc82a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: ce69afbd22e6b83ef7c785e44e05541421de6691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate

Stop using the patch table for overriding BIOS setup option, give the flexibility back to the Merlin team

Hsd-es-id: 1309068768
Original commit date: Tue Nov 9 10:26:07 2021 -0800
Change-Id: Idc82f0a8efdec1f5f3ffc1ae6df98cc75053b94f
Original commit hash: 6c5e921f38304d51bcf04db512c26b6160472294

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 9a008cd0b0de7eae4ea5daa5de74844d29a8e27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.14

(cherry picked from commit 027374c9dfce0c28b0ccafeceba43cecc8acb627)

Tue Nov 9 23:49:18 2021 +0000
Original commit date: Tue Nov 9 23:49:18 2021 +0000
Original commit hash: 230251fb3f87acfe05f5e0da27186368eb502604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e61c3a303ffc584f978fcbe8788b05799fc334f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:15 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]

[Issue]
 On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.

[Root cause]
 The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
 When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
 typically the smaller one, and it will be DIMM1 if they are equal.
 Both DIMMs are still trained, as we have to train the system as 2DPC.
 And MRC only reports half of the DIMMs as total memory.
 DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
 This routine will report "not present" for a disabled DIMM in DDPCD case.

[Resolution]
 Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
 This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.

[Impacted Platform]
 ADL-S DDR4 2DPC

Hsd-es-id: 14015489245
Original commit date: Tue Nov 9 14:13:44 2021 -0800
Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
Original commit hash: db77938a1fa8b3d6e9104c4655fd430147f6132e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ab6991c3bc5b0a60b1b0e62f80ce36479257ccce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 22:00:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 9 08:51:51 2021 -0800
Change-Id: Icb2856e531f3910b341966b4c9c19094776bed71
Original commit hash: 209bbb98b8677d6fe0e1f26a51baf789475207ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fedae2a0000f153e61c87d15426df4721228db4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:59 2021 +0530 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 9694eb22da1e110d697b941472bab3a8904543ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 91a98c6893d06b1220b5d33acc991dda90c1fb6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2461_00

Hsd-es-id: N/A
Original commit date: Mon Nov 8 08:50:10 2021 -0800
Change-Id: I34119cf4c957de7c5d0322ce929fc200e3322b13
Original commit hash: d14ab6ec00bb2057c4df0525bc840cc11220158b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67ffb7232f710dca71b10374d488b79fbe95295c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 8 05:27:16 2021 -0800
Change-Id: I33b9b0a5463332730e95e0ba30b0114766ac19ed
Original commit hash: 40d68179db3fda762c0916289ffd23e39050dc0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af239b148b1fbfa3cb732edb8d1ff77c78b64628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M Q0 Production patchID 0x0000011f

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:38:54 2021 +0530
Change-Id: I4c2ecb1bef372a87cf89d081b5f9de88532050c9
Original commit hash: 594747e25bd998076c534c3d0c2dab41ab68e8d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c35ad3cdc254ef8416cbadbf525e6a2d7f1c0bd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000411

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:49:55 2021 +0530
Change-Id: I88c8c562e71df033f1bd4dbdefeb11b878d1ccec
Original commit hash: 8c2f94a7ae66e58b689c823b826e5e4b84b78448

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d26c99a3ba6899168a13ac3153e8f288a1b9ce36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:42 2021 +0530 
-------------------------------------------------------------------------------- 
gSiPolicyPpiGuid is used only when Itbt enabled under UpdatePeiSaPolicyBoardConfig
if Itbt is not enabled then SiPolicy is not used.
move the locateppi inside the Itbt check

Hsd-es-id: NA
Original commit date: Wed Nov 3 15:04:10 2021 +0530
Change-Id: I2dcacba02943ca56caad533b2c83b32a9ef2d93d
Original commit hash: a139fcd25d7f329cdafe349987fc7e53dc1a7045

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 979b40ba085864f192bc7ed71ff91c8975de9179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:40 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] Enable PCH external bypass rails by default"

This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
Reason: Observed Cat error when System goes into S3 State

Hsd-es-id: 16015094655
Original commit date: Mon Nov 8 12:20:06 2021 +0530
Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
Original commit hash: cec831c2ec14b5fdb3fdd330189b9be3285ab729

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 205c8343ce92ccee25006a7ecab6c6250c3018d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 18 21:59:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 15010163666
Original commit date: Wed Oct 27 11:48:47 2021 +0800
Change-Id: Ide5ba7e97002c0a45786c9e62bd41945a635205e
Original commit hash: 59a45f1e742373d2b6b241ab115c2f57c5e296c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType16.c
