
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030655                       # Number of seconds simulated
sim_ticks                                 30654955026                       # Number of ticks simulated
final_tick                                30654955026                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 239133                       # Simulator instruction rate (inst/s)
host_op_rate                                   357700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8367604                       # Simulator tick rate (ticks/s)
host_mem_usage                               33900628                       # Number of bytes of host memory used
host_seconds                                  3663.53                       # Real time elapsed on the host
sim_insts                                   876071765                       # Number of instructions simulated
sim_ops                                    1310443767                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          85696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         849984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          85632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         850496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          86464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         849216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          86272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         849600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3743360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        85696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           13281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           13289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           13269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58490                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           2795502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          27727459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2793415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27744161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2820555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27702406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           2814292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27714932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122112722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2795502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2793415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2820555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      2814292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11223765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2795502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         27727459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2793415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27744161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2820555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27702406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          2814292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27714932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122112722                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               15153667                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         15153667                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           550854                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            13241689                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 479992                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             41337                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups       13241689                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           9594261                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         3647428                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       200458                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                  104134194                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   13893928                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        27257                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          124                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                   25382138                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                12179                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        92056923                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          25770615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     236967305                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   15153667                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          10074253                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     65616507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1107502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 25382138                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               133988                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          91941005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.912384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.632797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38970627     42.39%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 1506167      1.64%     44.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1642817      1.79%     45.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1115127      1.21%     47.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2078038      2.26%     49.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2551498      2.78%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8152252      8.87%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 5807616      6.32%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                30116863     32.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            91941005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.164612                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.574139                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                12025350                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             32440570                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 38168520                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              8752814                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                553751                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             353067664                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                553751                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                16754484                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2670905                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        278113                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 42120774                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             29562978                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             350189250                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4685                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                737899                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              25647801                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 43960                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands          484668984                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            821989800                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       556142285                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         36177820                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            453805857                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                30863001                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             28278                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         28261                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 53532855                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads           105693357                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14505997                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         14037367                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4472410                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 345013723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              28538                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                337955232                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           551523                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       19778124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     27297749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         16269                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     91941005                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.675784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.061371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8375727      9.11%      9.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7409777      8.06%     17.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11591472     12.61%     29.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12405185     13.49%     43.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18446724     20.06%     63.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15822921     17.21%     80.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9950468     10.82%     91.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5967201      6.49%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1971530      2.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       91941005                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1310380     47.81%     47.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     47.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     47.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd               390599     14.25%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                980036     35.76%     97.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                47210      1.72%     99.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            12150      0.44%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             201      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           345830      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            172435827     51.02%     51.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             9235749      2.73%     53.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                86916      0.03%     53.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           37215069     11.01%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 32      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            91035019     26.94%     91.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9466206      2.80%     94.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13617922      4.03%     98.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       4516662      1.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             337955232                       # Type of FU issued
system.cpu0.iq.rate                          3.671155                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    2740576                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008109                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         659416199                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        307009842                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    280448123                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads          111727369                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          57813903                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     55278809                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             284365901                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               55984077                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        24573627                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      4271742                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses        25872                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3405                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1218186                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        26206                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                553751                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                2234447                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               177458                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          345042261                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            50340                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts            105693357                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            14505997                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             28300                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   800                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               176278                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3405                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        260034                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       387006                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              647040                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            336547482                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts            104109089                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1407750                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                   117992913                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                13100320                       # Number of branches executed
system.cpu0.iew.exec_stores                  13883824                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.655863                       # Inst execution rate
system.cpu0.iew.wb_sent                     336071566                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    335726932                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                266763567                       # num instructions producing a value
system.cpu0.iew.wb_consumers                351766826                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      3.646949                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.758353                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       19778169                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          12269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           550854                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     89245515                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     3.644598                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.407593                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     24970077     27.98%     27.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14433302     16.17%     44.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4814440      5.39%     49.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5684267      6.37%     55.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5344233      5.99%     61.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2021775      2.27%     64.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       816590      0.91%     65.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1522930      1.71%     66.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29637901     33.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     89245515                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           217448826                       # Number of instructions committed
system.cpu0.commit.committedOps             325264048                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     114709390                       # Number of memory references committed
system.cpu0.commit.loads                    101421583                       # Number of loads committed
system.cpu0.commit.membars                         48                       # Number of memory barriers committed
system.cpu0.commit.branches                  12322085                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                  55039597                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                288338469                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              389347                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       184696      0.06%      0.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       164405757     50.55%     50.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        9112193      2.80%     53.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           86541      0.03%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      36765439     11.30%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       87892666     27.02%     91.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8773791      2.70%     94.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     13528917      4.16%     98.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      4514016      1.39%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        325264048                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             29637901                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   404649831                       # The number of ROB reads
system.cpu0.rob.rob_writes                  692790243                       # The number of ROB writes
system.cpu0.timesIdled                            773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         115918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  217448826                       # Number of Instructions Simulated
system.cpu0.committedOps                    325264048                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.423350                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.423350                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.362113                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.362113                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               533015028                       # number of integer regfile reads
system.cpu0.int_regfile_writes              267629481                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 34460196                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                50556838                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 71692389                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               148411734                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              144947284                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            75278                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.605954                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           92686646                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            75790                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1222.940309                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           175158                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.605954                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        742514718                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       742514718                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     79390107                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       79390107                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     13296532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13296532                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     92686639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        92686639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     92686639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       92686639                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       116858                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       116858                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1369                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       118227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        118227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       118227                       # number of overall misses
system.cpu0.dcache.overall_misses::total       118227                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2717752860                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2717752860                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     95072499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     95072499                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2812825359                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2812825359                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2812825359                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2812825359                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     79506965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79506965                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     13297901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13297901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     92804866                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     92804866                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     92804866                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92804866                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000103                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001274                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001274                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001274                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001274                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23256.883226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23256.883226                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69446.675676                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69446.675676                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 23791.734198                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23791.734198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 23791.734198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23791.734198                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        23501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.336870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         1933                       # number of writebacks
system.cpu0.dcache.writebacks::total             1933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        42424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        42424                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        42430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        42430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        42430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        42430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        74434                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        74434                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1363                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        75797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        75797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        75797                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        75797                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1371260034                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1371260034                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     93939966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     93939966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1465200000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1465200000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1465200000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1465200000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000817                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000817                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000817                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000817                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 18422.495553                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18422.495553                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68921.471753                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68921.471753                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19330.580366                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19330.580366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19330.580366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19330.580366                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              869                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.706337                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25380347                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18378.238233                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.706337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999426                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999426                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        203058487                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       203058487                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     25380347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25380347                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     25380347                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25380347                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     25380347                       # number of overall hits
system.cpu0.icache.overall_hits::total       25380347                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1791                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1791                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1791                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1791                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1791                       # number of overall misses
system.cpu0.icache.overall_misses::total         1791                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    109035521                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    109035521                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    109035521                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    109035521                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    109035521                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    109035521                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     25382138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25382138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     25382138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25382138                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     25382138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25382138                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000071                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000071                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60879.687884                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60879.687884                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60879.687884                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60879.687884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60879.687884                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60879.687884                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   131.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          869                       # number of writebacks
system.cpu0.icache.writebacks::total              869                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          408                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          408                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          408                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          408                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          408                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          408                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1383                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1383                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     89544366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     89544366                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     89544366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     89544366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     89544366                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     89544366                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64746.468547                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64746.468547                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64746.468547                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           40056                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4062.425185                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            108991                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           44152                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.468540                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     8.780213                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    55.339813                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3998.305159                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.002144                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.013511                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.976149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.991803                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1158                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2593                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          657132                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         657132                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         1933                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         1933                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          866                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          866                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data           62                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           62                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           38                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        33098                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        33098                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           38                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        33160                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          33198                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           38                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        33160                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         33198                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         1295                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1295                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1342                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1342                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        41336                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        41336                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1342                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        42631                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        43973                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1342                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        42631                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        43973                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     92333907                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     92333907                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     88018893                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     88018893                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   1197557577                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1197557577                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     88018893                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   1289891484                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1377910377                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     88018893                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   1289891484                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1377910377                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         1933                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         1933                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          866                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          866                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         1357                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1357                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1380                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        74434                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        74434                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1380                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        75791                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        77171                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1380                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        75791                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        77171                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.954311                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.954311                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.972464                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.972464                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.555338                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.555338                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.972464                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.562481                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.569812                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.972464                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.562481                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.569812                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 71300.314286                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 71300.314286                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65587.848733                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65587.848733                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 28971.298069                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 28971.298069                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65587.848733                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 30257.124721                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 31335.373456                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65587.848733                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 30257.124721                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 31335.373456                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         1308                       # number of writebacks
system.cpu0.l2cache.writebacks::total            1308                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          101                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          101                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         1295                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1295                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1342                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1342                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        41336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        41336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1342                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        42631                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        43973                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1342                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        42631                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        43973                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     88669761                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     88669761                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     84222079                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     84222079                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   1080561945                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1080561945                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     84222079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   1169231706                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1253453785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     84222079                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   1169231706                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1253453785                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.954311                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.954311                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.972464                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.555338                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.555338                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.562481                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.569812                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.972464                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.562481                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.569812                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 68470.857915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 68470.857915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62758.628167                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 26140.941189                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26140.941189                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 27426.795196                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 28505.077775                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62758.628167                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 27426.795196                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 28505.077775                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       153328                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        76155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          871                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        75816                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         3241                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict       112093                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         1357                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         1357                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1383                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        74434                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         3632                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       226873                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           230505                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       143936                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      4974272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           5118208                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      40059                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                83904                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       117237                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.008240                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.091057                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            116278     99.18%     99.18% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               952      0.81%     99.99% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 7      0.01%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        117237                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      52924356                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1381949                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     75716873                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.branchPred.lookups               14676358                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         14676358                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           423152                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            13016655                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 450839                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             38045                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups       13016655                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           9726519                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         3290136                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        61961                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                  105604494                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   13903213                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         3448                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          104                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                   25287012                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                12387                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        92056923                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          25601916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     237245681                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14676358                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          10177358                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     65914353                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 851534                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 25287012                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                85199                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          91942260                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.902405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.630811                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39073306     42.50%     42.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1489026      1.62%     44.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1642619      1.79%     45.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1104883      1.20%     47.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2102311      2.29%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2573984      2.80%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8178930      8.90%     61.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 5863315      6.38%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                29913886     32.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            91942260                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.159427                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.577163                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                11673975                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             32873259                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 38161770                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              8807489                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                425767                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts             353024754                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                425767                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                16416421                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2333080                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        260622                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 42159399                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             30346971                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             350665045                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 5294                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                752774                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              26377371                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 41874                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          486963960                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            822031605                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       556269624                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         36767473                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps            461591547                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                25372309                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             24364                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         24347                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 54271739                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads           106863784                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14216109                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         14255636                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4497965                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 346703211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              24484                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                341024203                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           480261                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       15884229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     22368040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         12007                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     91942260                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.709113                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.040731                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7657295      8.33%      8.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7443317      8.10%     16.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11710972     12.74%     29.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           12430991     13.52%     42.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           18656653     20.29%     62.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           15974420     17.37%     80.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           10049400     10.93%     91.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            6082839      6.62%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1936373      2.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       91942260                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1253606     46.38%     46.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd               399866     14.79%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     61.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                992658     36.73%     97.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                44292      1.64%     99.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            12346      0.46%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             180      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           310748      0.09%      0.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            173383926     50.84%     50.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             9387475      2.75%     53.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                88291      0.03%     53.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           37833016     11.09%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 44      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            92237331     27.05%     91.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9348064      2.74%     94.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13842803      4.06%     98.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       4592505      1.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             341024203                       # Type of FU issued
system.cpu1.iq.rate                          3.704493                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    2702948                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007926                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         663589044                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        303835695                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    282840093                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads          113584824                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          58778982                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     56220201                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             286500149                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               56916254                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads        25153666                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      3702640                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses        19540                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2853                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       700418                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        24722                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          967                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                425767                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1786053                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               215115                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          346727695                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            21344                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts            106863784                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            14216109                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             24372                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   892                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               213781                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2853                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        258822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       234994                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              493816                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            339838062                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts            105579603                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1186134                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                   119472719                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                13091296                       # Number of branches executed
system.cpu1.iew.exec_stores                  13893116                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.691608                       # Inst execution rate
system.cpu1.iew.wb_sent                     339393669                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    339060294                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                269724515                       # num instructions producing a value
system.cpu1.iew.wb_consumers                355418023                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      3.683159                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.758894                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       15884293                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          12477                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           423152                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     89825529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.683178                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.414222                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     24786003     27.59%     27.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14481257     16.12%     43.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4880372      5.43%     49.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5632294      6.27%     55.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5342797      5.95%     61.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2039830      2.27%     63.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       791796      0.88%     64.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1586030      1.77%     66.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     30285150     33.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     89825529                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           221179156                       # Number of instructions committed
system.cpu1.commit.committedOps             330843407                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                     116676812                       # Number of memory references committed
system.cpu1.commit.loads                    103161123                       # Number of loads committed
system.cpu1.commit.membars                         48                       # Number of memory barriers committed
system.cpu1.commit.branches                  12533280                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                  55983664                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                293284498                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              396003                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       187816      0.06%      0.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       167225971     50.55%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        9268714      2.80%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           87997      0.03%     53.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      37396065     11.30%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       89400141     27.02%     91.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8924249      2.70%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     13760982      4.16%     98.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      4591440      1.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        330843407                       # Class of committed instruction
system.cpu1.commit.bw_lim_events             30285150                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   406268079                       # The number of ROB reads
system.cpu1.rob.rob_writes                  695573534                       # The number of ROB writes
system.cpu1.timesIdled                            759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         114663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                  221179156                       # Number of Instructions Simulated
system.cpu1.committedOps                    330843407                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.416210                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.416210                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.402635                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.402635                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               538611174                       # number of integer regfile reads
system.cpu1.int_regfile_writes              270301876                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 35038140                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                51417123                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 72133282                       # number of cc regfile reads
system.cpu1.cc_regfile_writes               150294574                       # number of cc regfile writes
system.cpu1.misc_regfile_reads              146286949                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            74066                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.598032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93830605                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            74578                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1258.153946                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.598032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999215                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999215                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        751660562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       751660562                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     80306198                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80306198                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     13524398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13524398                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data     93830596                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93830596                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     93830596                       # number of overall hits
system.cpu1.dcache.overall_hits::total       93830596                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       116268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       116268                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1384                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       117652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        117652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       117652                       # number of overall misses
system.cpu1.dcache.overall_misses::total       117652                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2917548864                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2917548864                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    117077805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    117077805                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3034626669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3034626669                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3034626669                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3034626669                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     80422466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     80422466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     13525782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13525782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     93948248                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     93948248                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     93948248                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     93948248                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001446                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001252                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25093.309113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25093.309113                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 84593.789740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84593.789740                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25793.243370                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25793.243370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25793.243370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25793.243370                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.863636                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1831                       # number of writebacks
system.cpu1.dcache.writebacks::total             1831                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        43060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        43060                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        43067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        43067                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        43067                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        43067                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        73208                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73208                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1377                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1377                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        74585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        74585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74585                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1475580276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1475580276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    115895322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    115895322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1591475598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1591475598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1591475598                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1591475598                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000794                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000794                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20155.997651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20155.997651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 84165.084967                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84165.084967                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 21337.743487                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21337.743487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21337.743487                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21337.743487                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              865                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.701448                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25285232                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1377                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18362.550472                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.701448                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        202297467                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       202297467                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     25285233                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25285233                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     25285233                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25285233                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     25285233                       # number of overall hits
system.cpu1.icache.overall_hits::total       25285233                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1778                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1778                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1778                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1778                       # number of overall misses
system.cpu1.icache.overall_misses::total         1778                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    107610614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    107610614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    107610614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    107610614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    107610614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    107610614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     25287011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25287011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     25287011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25287011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     25287011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25287011                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000070                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000070                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60523.404949                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60523.404949                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60523.404949                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60523.404949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60523.404949                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60523.404949                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.411765                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          865                       # number of writebacks
system.cpu1.icache.writebacks::total              865                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          399                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          399                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          399                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1379                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1379                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1379                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     88593651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     88593651                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     88593651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     88593651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     88593651                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     88593651                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64244.852067                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64244.852067                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64244.852067                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           40778                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4067.667339                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            105837                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           44874                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.358537                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     7.331477                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    63.746052                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3996.589811                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.001790                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.015563                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.975730                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.993083                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1492                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2467                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          648182                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         648182                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         1831                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         1831                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          859                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          859                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            7                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           58                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           58                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        31133                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        31133                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           35                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        31191                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          31226                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           35                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        31191                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         31226                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         1312                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1312                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1341                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1341                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        42075                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        42075                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1341                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        43387                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        44728                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1341                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        43387                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        44728                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    114305580                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    114305580                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     87083496                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     87083496                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1308854169                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1308854169                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     87083496                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   1423159749                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1510243245                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     87083496                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   1423159749                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1510243245                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         1831                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         1831                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         1370                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         1370                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1376                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1376                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        73208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        73208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1376                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        74578                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        75954                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1376                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        74578                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        75954                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.957664                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.957664                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.974564                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.974564                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.574732                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.574732                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.974564                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.581767                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.588883                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.974564                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.581767                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.588883                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 87123.155488                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 87123.155488                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64939.221477                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64939.221477                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 31107.645134                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31107.645134                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64939.221477                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 32801.524627                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 33765.051981                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64939.221477                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 32801.524627                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 33765.051981                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         1290                       # number of writebacks
system.cpu1.l2cache.writebacks::total            1290                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          116                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          116                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         1312                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1312                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1341                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1341                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        42075                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        42075                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1341                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        43387                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        44728                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1341                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        43387                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        44728                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    110594279                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    110594279                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     83288358                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     83288358                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1189776931                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1189776931                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     83288358                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   1300371210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1383659568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     83288358                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   1300371210                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1383659568                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.957664                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.957664                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974564                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.574732                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.574732                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.581767                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.588883                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.974564                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.581767                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.588883                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 84294.419970                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84294.419970                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62109.140940                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 28277.526583                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28277.526583                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 29971.447899                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 30934.975139                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62109.140940                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 29971.447899                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 30934.975139                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       150895                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        74939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          826                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          825                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        74587                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         3121                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          865                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict       111723                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         1370                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         1370                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1379                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        73208                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         3620                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       223236                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           226856                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       143424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      4890176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           5033600                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      40781                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                82752                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       116742                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.007709                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.087562                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            115843     99.23%     99.23% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               898      0.77%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        116742                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      52043571                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1377953                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     74505753                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu2.branchPred.lookups               15128211                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         15128211                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           506501                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            13439581                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 458073                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39494                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups       13439581                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           9644912                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         3794669                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       155410                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                  104623153                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   13916596                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        14946                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          102                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                   25320238                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                12221                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        92056923                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          25666581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     237297743                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   15128211                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          10102985                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     65758864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1018698                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 25320238                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               136482                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          91935046                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.920112                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.630919                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38817271     42.22%     42.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1508069      1.64%     43.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1665953      1.81%     45.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1145896      1.25%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2141581      2.33%     49.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2543484      2.77%     52.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 8144337      8.86%     60.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 5779388      6.29%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                30189067     32.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            91935046                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.164335                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.577728                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                11764563                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             32580927                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 38296919                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              8783288                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                509349                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts             354164039                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                509349                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                16508449                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2720618                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        267204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 42269834                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             29659592                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             351451253                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 4846                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                752521                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents              25729637                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 44900                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents               2                       # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands          486894877                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            825395927                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       558415166                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups         36271303                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps            455383385                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                31511397                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             23772                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         23758                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 53642555                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads           106098934                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           14545430                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads         14095194                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         4523975                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 346570842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              24184                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                339393550                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           560478                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       20200567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     28151606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         11873                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     91935046                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.691667                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.061952                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8221210      8.94%      8.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7355828      8.00%     16.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           11654611     12.68%     29.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           12271666     13.35%     42.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           18504464     20.13%     63.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           15787054     17.17%     80.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           10041127     10.92%     91.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            6079074      6.61%     97.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            2020012      2.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       91935046                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1292975     47.40%     47.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     47.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     47.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd               394134     14.45%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     61.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                971408     35.61%     97.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                56813      2.08%     99.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            12179      0.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             119      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           318699      0.09%      0.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            173258741     51.05%     51.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             9264146      2.73%     53.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                87138      0.03%     53.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           37325892     11.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                 32      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            91472709     26.95%     91.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            9478693      2.79%     94.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13656140      4.02%     98.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       4531360      1.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             339393550                       # Type of FU issued
system.cpu2.iq.rate                          3.686779                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    2727628                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008037                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         661950408                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        308817306                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    281705193                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads          112059838                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes          57981318                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses     55462334                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             285650461                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses               56152018                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads        24724857                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      4324755                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses        18370                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         3067                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1211471                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        24338                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                509349                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2287978                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               171351                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          346595026                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            21542                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts            106098934                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            14545430                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             23880                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   801                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               170185                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          3067                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        252703                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       354636                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              607339                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            338026124                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts            104598399                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1367420                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                   118504897                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                13164661                       # Number of branches executed
system.cpu2.iew.exec_stores                  13906498                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.671925                       # Inst execution rate
system.cpu2.iew.wb_sent                     337544141                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    337167527                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                268013912                       # num instructions producing a value
system.cpu2.iew.wb_consumers                353609221                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      3.662598                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.757938                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       20200605                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          12311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           506501                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     89228692                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.657954                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.408551                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     24795388     27.79%     27.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14441253     16.18%     43.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4805005      5.39%     49.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      5717798      6.41%     55.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      5350154      6.00%     61.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2030176      2.28%     64.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       770836      0.86%     64.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1531415      1.72%     66.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     29786667     33.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     89228692                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           218204707                       # Number of instructions committed
system.cpu2.commit.committedOps             326394410                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                     115108118                       # Number of memory references committed
system.cpu2.commit.loads                    101774161                       # Number of loads committed
system.cpu2.commit.membars                         48                       # Number of memory barriers committed
system.cpu2.commit.branches                  12364810                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                  55230962                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                289340457                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              390691                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       185326      0.06%      0.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       164976910     50.55%     50.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        9143922      2.80%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           86835      0.03%     53.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      36893267     11.30%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       88198200     27.02%     91.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       8804246      2.70%     94.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     13575961      4.16%     98.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      4529711      1.39%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        326394410                       # Class of committed instruction
system.cpu2.commit.bw_lim_events             29786667                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   406037040                       # The number of ROB reads
system.cpu2.rob.rob_writes                  695897650                       # The number of ROB writes
system.cpu2.timesIdled                            791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         121877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                  218204707                       # Number of Instructions Simulated
system.cpu2.committedOps                    326394410                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.421883                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.421883                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.370324                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.370324                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               535306551                       # number of integer regfile reads
system.cpu2.int_regfile_writes              268889886                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                 34567069                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                50724143                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 72133979                       # number of cc regfile reads
system.cpu2.cc_regfile_writes               148953404                       # number of cc regfile writes
system.cpu2.misc_regfile_reads              145636356                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            73401                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.593825                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           93086643                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            73913                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1259.408264                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.593825                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999207                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999207                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        745698273                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       745698273                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     79743962                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       79743962                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     13342675                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13342675                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data     93086637                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93086637                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     93086637                       # number of overall hits
system.cpu2.dcache.overall_hits::total       93086637                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       115032                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       115032                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1376                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1376                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       116408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        116408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       116408                       # number of overall misses
system.cpu2.dcache.overall_misses::total       116408                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2692726911                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2692726911                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     92903004                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     92903004                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2785629915                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2785629915                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2785629915                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2785629915                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     79858994                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79858994                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     13344051                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13344051                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     93203045                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93203045                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     93203045                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93203045                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001440                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001440                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.001249                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001249                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.001249                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001249                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 23408.502947                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23408.502947                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 67516.718023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67516.718023                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23929.883814                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23929.883814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23929.883814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23929.883814                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        21556                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              308                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.987013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1743                       # number of writebacks
system.cpu2.dcache.writebacks::total             1743                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        42482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        42482                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        42489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        42489                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        42489                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        42489                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        72550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72550                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1369                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1369                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        73919                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73919                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        73919                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73919                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1350150831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1350150831                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     91734507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     91734507                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1441885338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1441885338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1441885338                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1441885338                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000793                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000793                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000793                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000793                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18609.935644                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18609.935644                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 67008.405405                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67008.405405                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19506.288478                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19506.288478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19506.288478                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19506.288478                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              875                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.696442                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25318435                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1387                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18254.098774                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.696442                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999407                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        202563286                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       202563286                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     25318435                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       25318435                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     25318435                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        25318435                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     25318435                       # number of overall hits
system.cpu2.icache.overall_hits::total       25318435                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1802                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1802                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1802                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1802                       # number of overall misses
system.cpu2.icache.overall_misses::total         1802                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    115681202                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    115681202                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    115681202                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    115681202                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    115681202                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    115681202                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     25320237                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     25320237                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     25320237                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     25320237                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     25320237                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     25320237                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 64196.005549                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64196.005549                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 64196.005549                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64196.005549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 64196.005549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64196.005549                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1447                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.350000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu2.icache.writebacks::total              875                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          412                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          412                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          412                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1390                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1390                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1390                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     93891348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     93891348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     93891348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     93891348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     93891348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     93891348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67547.732374                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67547.732374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67547.732374                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           40259                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4070.641843                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            105064                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           44355                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.368707                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     6.869538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    67.216030                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3996.556274                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.001677                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.016410                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.975722                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.993809                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1384                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          642555                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         642555                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         1743                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         1743                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          874                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          874                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data           55                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           55                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        30997                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        30997                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           35                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        31052                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          31087                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           35                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        31052                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         31087                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         1308                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         1308                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1351                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1351                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data        41553                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        41553                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1351                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        42861                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        44212                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1351                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        42861                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        44212                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     90157086                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     90157086                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     92369538                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     92369538                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data   1184599881                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1184599881                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     92369538                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   1274756967                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   1367126505                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     92369538                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   1274756967                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   1367126505                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         1743                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         1743                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          874                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         1363                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1363                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1386                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        72550                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        72550                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1386                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        73913                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        75299                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1386                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        73913                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        75299                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.959648                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.959648                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.974747                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.974747                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.572750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.572750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.974747                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.579884                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.587153                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.974747                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.579884                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.587153                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 68927.435780                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 68927.435780                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 68371.234641                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 68371.234641                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 28508.167425                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 28508.167425                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 68371.234641                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 29741.652481                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 30922.068782                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 68371.234641                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 29741.652481                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 30922.068782                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         1353                       # number of writebacks
system.cpu2.l2cache.writebacks::total            1353                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          131                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          131                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         1308                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         1308                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1351                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1351                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data        41553                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        41553                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1351                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        42861                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        44212                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1351                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        42861                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        44212                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     86459243                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     86459243                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     88548264                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     88548264                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data   1067007961                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1067007961                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     88548264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data   1153467204                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1242015468                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     88548264                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data   1153467204                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1242015468                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.959648                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.959648                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974747                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.572750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.572750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.579884                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.587153                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.974747                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.579884                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.587153                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 66100.338685                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 66100.338685                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65542.756477                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 25678.241306                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 25678.241306                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 26911.812697                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 28092.270605                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 65542.756477                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 26911.812697                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 28092.270605                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       149585                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        74282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          842                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        73940                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         3096                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict       110564                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         1363                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         1363                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1390                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        72550                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         3651                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       221239                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           224890                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       144704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      4841984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           4986688                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      40263                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                86848                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       115568                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.007684                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.087814                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            114685     99.24%     99.24% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               878      0.76%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 5      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        115568                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      51555393                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1388942                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     73841085                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu3.branchPred.lookups               14953077                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         14953077                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           495785                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups            13266789                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 452293                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             38854                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups       13266789                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           9633138                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         3633651                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       158036                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                  104999065                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   13905907                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         5724                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          108                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                   25333469                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                12279                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        92056923                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          25688602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     237980566                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14953077                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches          10085431                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     65752845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 997264                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 25333469                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               113589                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          91940201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.917333                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.630983                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38882929     42.29%     42.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1502335      1.63%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1620654      1.76%     45.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1140897      1.24%     46.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2142685      2.33%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2518892      2.74%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 8225764      8.95%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 5774058      6.28%     67.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                30131987     32.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            91940201                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.162433                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.585146                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                11865031                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             32464106                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 38365260                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              8747172                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                498632                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts             353697983                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                498632                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                16597575                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                2446498                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        241898                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 42312142                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             29843456                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             351010363                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 4846                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                712141                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents              25944890                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 41911                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          486526402                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            822992282                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       556447924                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups         36984789                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps            457542435                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                28983841                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             20900                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         20885                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 53784453                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads           106454073                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           14323695                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads         14229074                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         4503959                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 346376507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              21281                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                339803830                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           490250                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       18455802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     25442367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          8912                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     91940201                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.695922                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.053620                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            7989556      8.69%      8.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7485620      8.14%     16.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11580125     12.60%     29.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           12413205     13.50%     42.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           18581089     20.21%     63.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           15776230     17.16%     80.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           10058581     10.94%     91.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            6085007      6.62%     97.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1970788      2.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       91940201                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1204228     46.12%     46.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     46.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd               384135     14.71%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                972136     37.23%     98.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                38334      1.47%     99.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            12220      0.47%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             223      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           308600      0.09%      0.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            172955355     50.90%     50.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult             9308254      2.74%     53.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                89239      0.03%     53.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           37707497     11.10%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                 32      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            91752032     27.00%     91.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            9384141      2.76%     94.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13743050      4.04%     98.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       4555630      1.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             339803830                       # Type of FU issued
system.cpu3.iq.rate                          3.691236                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    2611276                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007685                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         661606377                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        305724421                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    281737493                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads          113043005                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes          59132189                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses     55915969                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             285470400                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses               56636106                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads        24805985                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      4197735                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses        10493                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         3070                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       926490                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        24441                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                498632                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2111814                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                74046                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          346397788                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            14821                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts            106454073                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            14323695                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             20997                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                72754                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          3070                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        250250                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       316338                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              566588                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            338479311                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts            104974246                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1324514                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                   118870056                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                13073220                       # Number of branches executed
system.cpu3.iew.exec_stores                  13895810                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.676848                       # Inst execution rate
system.cpu3.iew.wb_sent                     338006263                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    337653462                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                268410249                       # num instructions producing a value
system.cpu3.iew.wb_consumers                353614570                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      3.667877                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.759047                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       18455825                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          12369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           495785                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     89427013                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.667146                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.409111                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     24661790     27.58%     27.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14659888     16.39%     43.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4762053      5.33%     49.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      5646851      6.31%     55.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      5344834      5.98%     61.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2066940      2.31%     63.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       802595      0.90%     64.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1568747      1.75%     66.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     29913315     33.45%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     89427013                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           219239076                       # Number of instructions committed
system.cpu3.commit.committedOps             327941902                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                     115653509                       # Number of memory references committed
system.cpu3.commit.loads                    102256308                       # Number of loads committed
system.cpu3.commit.membars                         48                       # Number of memory barriers committed
system.cpu3.commit.branches                  12423525                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                  55492593                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                290712426                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              392547                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       186196      0.06%      0.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       165759596     50.55%     50.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult        9187292      2.80%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           87241      0.03%     53.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      37068036     11.30%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            32      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       88616041     27.02%     91.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       8846036      2.70%     94.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     13640267      4.16%     98.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      4551165      1.39%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        327941902                       # Class of committed instruction
system.cpu3.commit.bw_lim_events             29913315                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   405911425                       # The number of ROB reads
system.cpu3.rob.rob_writes                  695311381                       # The number of ROB writes
system.cpu3.timesIdled                            797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         116722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                  219239076                       # Number of Instructions Simulated
system.cpu3.committedOps                    327941902                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.419893                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.419893                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.381560                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.381560                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               536064776                       # number of integer regfile reads
system.cpu3.int_regfile_writes              269111001                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                 34872185                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                51158041                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 71817955                       # number of cc regfile reads
system.cpu3.cc_regfile_writes               149251497                       # number of cc regfile writes
system.cpu3.misc_regfile_reads              145737942                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            73385                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.599097                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           93453408                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            73897                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1264.644140                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.599097                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999217                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999217                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        748634273                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       748634273                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     80047485                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80047485                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13405916                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13405916                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data     93453401                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93453401                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     93453401                       # number of overall hits
system.cpu3.dcache.overall_hits::total       93453401                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       115267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       115267                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1379                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1379                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       116646                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        116646                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       116646                       # number of overall misses
system.cpu3.dcache.overall_misses::total       116646                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2784323889                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2784323889                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     91400508                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     91400508                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2875724397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2875724397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2875724397                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2875724397                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     80162752                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80162752                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     13407295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13407295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     93570047                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     93570047                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     93570047                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     93570047                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001438                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001438                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001247                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001247                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001247                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001247                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 24155.429472                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24155.429472                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 66280.281363                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66280.281363                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 24653.433440                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24653.433440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 24653.433440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24653.433440                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        22770                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              381                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.763780                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         1705                       # number of writebacks
system.cpu3.dcache.writebacks::total             1705                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        42736                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        42736                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        42742                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        42742                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        42742                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        42742                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        72531                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        72531                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1373                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1373                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        73904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        73904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        73904                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        73904                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1397456811                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1397456811                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     90223020                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     90223020                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1487679831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1487679831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1487679831                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1487679831                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000790                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000790                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000790                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19267.028043                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19267.028043                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 65712.323379                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65712.323379                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 20129.895960                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20129.895960                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 20129.895960                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20129.895960                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              875                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.701176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           25331658                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1387                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18263.632300                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.701176                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999416                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999416                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        202669133                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       202669133                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     25331658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       25331658                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     25331658                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        25331658                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     25331658                       # number of overall hits
system.cpu3.icache.overall_hits::total       25331658                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1810                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1810                       # number of overall misses
system.cpu3.icache.overall_misses::total         1810                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    107816408                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    107816408                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    107816408                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    107816408                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    107816408                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    107816408                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     25333468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     25333468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     25333468                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     25333468                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     25333468                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     25333468                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000071                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000071                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59567.076243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59567.076243                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59567.076243                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59567.076243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59567.076243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59567.076243                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1235                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    88.214286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          875                       # number of writebacks
system.cpu3.icache.writebacks::total              875                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          421                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          421                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          421                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1389                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1389                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1389                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1389                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1389                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     87905673                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     87905673                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     87905673                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     87905673                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     87905673                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     87905673                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63287.021598                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63287.021598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63287.021598                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           40491                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4069.216329                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            104762                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           44587                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.349609                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     9.747900                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    61.435359                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3998.033071                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.002380                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.014999                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.976082                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.993461                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1486                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2477                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          642427                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         642427                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         1705                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         1705                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          870                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          870                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data           55                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           55                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           35                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        30781                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        30781                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           35                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        30836                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          30871                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           35                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        30836                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         30871                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         1311                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1311                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1352                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1352                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data        41750                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        41750                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1352                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        43061                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        44413                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1352                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        43061                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        44413                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     88637940                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     88637940                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     86386194                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     86386194                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data   1232580186                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1232580186                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     86386194                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   1321218126                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1407604320                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     86386194                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   1321218126                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1407604320                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         1705                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         1705                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          870                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          870                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         1366                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         1366                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1387                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        72531                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        72531                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1387                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        73897                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        75284                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1387                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        73897                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        75284                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.959736                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.959736                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.974766                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.974766                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.575616                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.575616                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.974766                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.582716                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.589939                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.974766                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.582716                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.589939                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 67610.938215                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 67610.938215                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 63895.113905                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 63895.113905                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 29522.878707                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 29522.878707                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 63895.113905                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 30682.476626                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 31693.520366                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 63895.113905                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 30682.476626                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 31693.520366                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         1321                       # number of writebacks
system.cpu3.l2cache.writebacks::total            1321                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          111                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          111                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         1311                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1311                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1352                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1352                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data        41750                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        41750                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1352                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        43061                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        44413                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1352                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        43061                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        44413                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     84918760                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     84918760                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     82556868                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     82556868                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data   1114423302                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1114423302                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     82556868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data   1199342062                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1281898930                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     82556868                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data   1199342062                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1281898930                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.959736                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.959736                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974766                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.575616                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.575616                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.582716                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.589939                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.974766                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.582716                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.589939                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 64774.035088                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64774.035088                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61062.772189                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 26692.773701                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26692.773701                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 27852.164650                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 28863.146601                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 61062.772189                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 27852.164650                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 28863.146601                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       149553                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        74268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          850                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        73920                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         3026                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          875                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict       110850                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         1366                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         1366                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1389                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        72531                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         3651                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       221193                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           224844                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       144768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      4838528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           4983296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      40493                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                84672                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       115784                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.008214                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.090543                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            114836     99.18%     99.18% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               945      0.82%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        115784                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      51519429                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1387943                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     73825766                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 51555.331878                       # Cycle average of tags in use
system.l3.tags.total_refs                      277508                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     58490                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.744538                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      1333.406249                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     11554.059755                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      1331.696851                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     11561.226395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      1346.084615                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     11543.599683                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      1343.648130                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     11541.610200                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.010173                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.088150                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.010160                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.088205                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.010270                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.088071                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.010251                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.088055                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.393336                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         58490                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1007                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        57288                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.446243                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5434458                       # Number of tag accesses
system.l3.tags.data_accesses                  5434458                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         5272                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             5272                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                14                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data         29342                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data         30087                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data         29578                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data         29767                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            118784                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                29350                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                30098                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                29592                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                29786                       # number of demand (read+write) hits
system.l3.demand_hits::total                   118836                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu0.data               29350                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu1.data               30098                       # number of overall hits
system.l3.overall_hits::cpu2.data               29592                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu3.data               29786                       # number of overall hits
system.l3.overall_hits::total                  118836                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            1287                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            1301                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            1294                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            1292                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                5174                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1339                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        11994                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1338                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        11988                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        11975                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1348                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        11983                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           53316                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1339                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              13281                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1338                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              13289                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              13269                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1348                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              13275                       # number of demand (read+write) misses
system.l3.demand_misses::total                  58490                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1339                       # number of overall misses
system.l3.overall_misses::cpu0.data             13281                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1338                       # number of overall misses
system.l3.overall_misses::cpu1.data             13289                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1351                       # number of overall misses
system.l3.overall_misses::cpu2.data             13269                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1348                       # number of overall misses
system.l3.overall_misses::cpu3.data             13275                       # number of overall misses
system.l3.overall_misses::total                 58490                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     83095444                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    104956716                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     80784898                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     79222415                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     348059473                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     78430825                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    662265021                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     77490161                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    762302000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     82731102                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    645832171                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     76689886                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    690650659                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3076391825                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     78430825                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    745360465                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     77490161                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    867258716                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     82731102                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    726617069                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     76689886                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    769873074                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3424451298                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     78430825                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    745360465                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     77490161                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    867258716                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     82731102                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    726617069                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     76689886                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    769873074                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3424451298                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         5272                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         5272                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          1295                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          1312                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          1308                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          1311                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              5226                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1342                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        41336                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        42075                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        41553                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        41750                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        172100                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1342                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            42631                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1341                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            43387                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            42861                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            43061                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               177326                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1342                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           42631                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1341                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           43387                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           42861                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           43061                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              177326                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.993822                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.991616                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.989297                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.985507                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990050                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997765                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.290159                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.997763                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.284920                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.288186                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.997041                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.287018                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.309797                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997765                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.311534                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.997763                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.306290                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.309582                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.997041                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.308284                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.329844                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997765                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.311534                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.997763                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.306290                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.309582                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.997041                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.308284                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.329844                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 64565.224553                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 80673.878555                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 62430.369397                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 61317.658669                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 67270.868380                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58574.178491                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 55216.359930                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57914.918535                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 63588.755422                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61236.937084                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 53931.705303                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 56891.606825                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 57635.872403                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 57701.099576                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58574.178491                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 56122.314961                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57914.918535                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 65261.397848                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61236.937084                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 54760.499586                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 56891.606825                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 57994.205198                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58547.637169                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58574.178491                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 56122.314961                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57914.918535                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 65261.397848                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61236.937084                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 54760.499586                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 56891.606825                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 57994.205198                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58547.637169                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         1287                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         1301                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         1294                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         1292                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           5174                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1339                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        11994                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1338                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        11988                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        11975                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1348                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        11983                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        53316                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1339                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         13281                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1338                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         13289                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         13269                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1348                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         13275                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             58490                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1339                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        13281                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1338                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        13289                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        13269                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1348                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        13275                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            58490                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     74311459                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     96076177                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     71955243                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     70401321                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    312744200                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     69289804                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    580385241                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     68356472                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    680471674                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     73511739                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    564092611                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     67485349                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    608856672                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2712449562                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     69289804                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    654696700                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     68356472                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    776547851                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     73511739                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    636047854                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     67485349                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    679257993                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3025193762                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     69289804                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    654696700                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     68356472                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    776547851                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     73511739                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    636047854                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     67485349                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    679257993                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3025193762                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.993822                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.991616                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.989297                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.985507                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990050                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.290159                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.284920                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.288186                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.287018                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.309797                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.311534                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.306290                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.309582                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.308284                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.329844                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997765                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.311534                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.997763                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.306290                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.309582                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.997041                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.308284                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.329844                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 57740.061383                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 73847.945427                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 55606.833849                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 54490.186533                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 60445.342095                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 48389.631566                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 56762.735569                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 47105.854781                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50810.036886                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 50874.963651                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 49295.738273                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 58435.386485                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 47934.874821                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 51168.210395                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51721.555172                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51747.426438                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 49295.738273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51088.544096                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 58435.386485                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54412.834197                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 47934.874821                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50063.315282                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 51168.210395                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51721.555172                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         58490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53316                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5174                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53316                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       116980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       116980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3743360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3743360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3743360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58490                       # Request fanout histogram
system.membus.reqLayer8.occupancy            77384588                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          318534693                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       335998                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       158693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  30654955026                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            172100                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         5272                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          153400                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             5226                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            5226                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       172100                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side       127235                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side       129529                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side       127978                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side       128582                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                513324                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2897984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      2916160                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2926976                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               11686272                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           177326                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 177326    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             177326                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          465155529                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         144375847                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy         146904871                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy         145190374                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy         145848078                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
