<stg><name>dense_latency<ap_fixed<13, 4, 4, 0, 0>, ap_fixed<13, 4, 4, 0, 0>, config5_dense>.3</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:2 %idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:3 %weights_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_47_val

]]></Node>
<StgValue><ssdm name="weights_47_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:4 %weights_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_46_val

]]></Node>
<StgValue><ssdm name="weights_46_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:5 %weights_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_45_val

]]></Node>
<StgValue><ssdm name="weights_45_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:6 %weights_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_44_val

]]></Node>
<StgValue><ssdm name="weights_44_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:7 %weights_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_43_val

]]></Node>
<StgValue><ssdm name="weights_43_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:8 %weights_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_42_val

]]></Node>
<StgValue><ssdm name="weights_42_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:9 %weights_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_41_val

]]></Node>
<StgValue><ssdm name="weights_41_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:10 %weights_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_40_val

]]></Node>
<StgValue><ssdm name="weights_40_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:11 %weights_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_39_val

]]></Node>
<StgValue><ssdm name="weights_39_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:12 %weights_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_38_val

]]></Node>
<StgValue><ssdm name="weights_38_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:13 %weights_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_37_val

]]></Node>
<StgValue><ssdm name="weights_37_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:14 %weights_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_36_val

]]></Node>
<StgValue><ssdm name="weights_36_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:15 %data_143_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_143_val

]]></Node>
<StgValue><ssdm name="data_143_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:16 %data_142_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_142_val

]]></Node>
<StgValue><ssdm name="data_142_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:17 %data_141_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_141_val

]]></Node>
<StgValue><ssdm name="data_141_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:18 %data_140_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_140_val

]]></Node>
<StgValue><ssdm name="data_140_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:19 %data_139_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_139_val

]]></Node>
<StgValue><ssdm name="data_139_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:20 %data_138_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_138_val

]]></Node>
<StgValue><ssdm name="data_138_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:21 %data_137_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_137_val

]]></Node>
<StgValue><ssdm name="data_137_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:22 %data_136_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_136_val

]]></Node>
<StgValue><ssdm name="data_136_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:23 %data_135_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_135_val

]]></Node>
<StgValue><ssdm name="data_135_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:24 %data_134_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_134_val

]]></Node>
<StgValue><ssdm name="data_134_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:25 %data_133_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_133_val

]]></Node>
<StgValue><ssdm name="data_133_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:26 %data_132_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_132_val

]]></Node>
<StgValue><ssdm name="data_132_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:27 %data_131_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_131_val

]]></Node>
<StgValue><ssdm name="data_131_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:28 %data_130_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_130_val

]]></Node>
<StgValue><ssdm name="data_130_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:29 %data_129_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_129_val

]]></Node>
<StgValue><ssdm name="data_129_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:30 %data_128_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_128_val

]]></Node>
<StgValue><ssdm name="data_128_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:31 %data_127_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_127_val

]]></Node>
<StgValue><ssdm name="data_127_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:32 %data_126_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_126_val

]]></Node>
<StgValue><ssdm name="data_126_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:33 %data_125_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_125_val

]]></Node>
<StgValue><ssdm name="data_125_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:34 %data_124_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_124_val

]]></Node>
<StgValue><ssdm name="data_124_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:35 %data_123_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_123_val

]]></Node>
<StgValue><ssdm name="data_123_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:36 %data_122_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_122_val

]]></Node>
<StgValue><ssdm name="data_122_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:37 %data_121_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_121_val

]]></Node>
<StgValue><ssdm name="data_121_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:38 %data_120_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_120_val

]]></Node>
<StgValue><ssdm name="data_120_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:39 %data_119_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_119_val

]]></Node>
<StgValue><ssdm name="data_119_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:40 %data_118_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_118_val

]]></Node>
<StgValue><ssdm name="data_118_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:41 %data_117_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_117_val

]]></Node>
<StgValue><ssdm name="data_117_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:42 %data_116_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_116_val

]]></Node>
<StgValue><ssdm name="data_116_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:43 %data_115_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_115_val

]]></Node>
<StgValue><ssdm name="data_115_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:44 %data_114_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_114_val

]]></Node>
<StgValue><ssdm name="data_114_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:45 %data_113_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_113_val

]]></Node>
<StgValue><ssdm name="data_113_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:46 %data_112_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_112_val

]]></Node>
<StgValue><ssdm name="data_112_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:47 %data_111_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_111_val

]]></Node>
<StgValue><ssdm name="data_111_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:48 %data_110_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_110_val

]]></Node>
<StgValue><ssdm name="data_110_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:49 %data_109_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_109_val

]]></Node>
<StgValue><ssdm name="data_109_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:50 %data_108_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_108_val

]]></Node>
<StgValue><ssdm name="data_108_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:51 %a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_108_val_read, i8 109, i13 %data_109_val_read, i8 110, i13 %data_110_val_read, i8 111, i13 %data_111_val_read, i8 112, i13 %data_112_val_read, i8 113, i13 %data_113_val_read, i8 114, i13 %data_114_val_read, i8 115, i13 %data_115_val_read, i8 116, i13 %data_116_val_read, i8 117, i13 %data_117_val_read, i8 118, i13 %data_118_val_read, i8 119, i13 %data_119_val_read, i8 120, i13 %data_120_val_read, i8 121, i13 %data_121_val_read, i8 122, i13 %data_122_val_read, i8 123, i13 %data_123_val_read, i8 124, i13 %data_124_val_read, i8 125, i13 %data_125_val_read, i8 126, i13 %data_126_val_read, i8 127, i13 %data_127_val_read, i8 128, i13 %data_128_val_read, i8 129, i13 %data_129_val_read, i8 130, i13 %data_130_val_read, i8 131, i13 %data_131_val_read, i8 132, i13 %data_132_val_read, i8 133, i13 %data_133_val_read, i8 134, i13 %data_134_val_read, i8 135, i13 %data_135_val_read, i8 136, i13 %data_136_val_read, i8 137, i13 %data_137_val_read, i8 138, i13 %data_138_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:52 %sext_ln73 = sext i13 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:53 %sext_ln73_1 = sext i13 %weights_36_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:54 %mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:56 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_7655 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7655"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_7656 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7656"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:59 %trunc_ln42 = trunc i26 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:60 %icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:61 %tmp_7657 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7657"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %or_ln42 = or i1 %tmp_7655, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42 = and i1 %or_ln42, i1 %tmp_7656

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:64 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:65 %add_ln42 = add i13 %trunc_ln, i13 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:66 %tmp_7658 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7658"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %xor_ln42 = xor i1 %tmp_7658, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %and_ln42_1 = and i1 %tmp_7657, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:70 %icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:72 %icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:73 %icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:91 %sext_ln73_2 = sext i13 %weights_37_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:92 %mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_7660 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7660"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_7661 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7661"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:96 %tmp_7662 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7662"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:97 %trunc_ln42_12 = trunc i26 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:98 %icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:99 %tmp_7663 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7663"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %or_ln42_3 = or i1 %tmp_7661, i1 %icmp_ln42_4

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_7662

]]></Node>
<StgValue><ssdm name="and_ln42_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:102 %zext_ln42_1 = zext i1 %and_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:103 %add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:104 %tmp_7664 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7664"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %xor_ln42_4 = xor i1 %tmp_7664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:106 %and_ln42_8 = and i1 %tmp_7663, i1 %xor_ln42_4

]]></Node>
<StgValue><ssdm name="and_ln42_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %tmp_2916 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2916"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:108 %icmp_ln42_5 = icmp_eq  i3 %tmp_2916, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_2917 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2917"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:110 %icmp_ln42_6 = icmp_eq  i4 %tmp_2917, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:111 %icmp_ln42_7 = icmp_eq  i4 %tmp_2917, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:129 %a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_109_val_read, i8 109, i13 %data_110_val_read, i8 110, i13 %data_111_val_read, i8 111, i13 %data_112_val_read, i8 112, i13 %data_113_val_read, i8 113, i13 %data_114_val_read, i8 114, i13 %data_115_val_read, i8 115, i13 %data_116_val_read, i8 116, i13 %data_117_val_read, i8 117, i13 %data_118_val_read, i8 118, i13 %data_119_val_read, i8 119, i13 %data_120_val_read, i8 120, i13 %data_121_val_read, i8 121, i13 %data_122_val_read, i8 122, i13 %data_123_val_read, i8 123, i13 %data_124_val_read, i8 124, i13 %data_125_val_read, i8 125, i13 %data_126_val_read, i8 126, i13 %data_127_val_read, i8 127, i13 %data_128_val_read, i8 128, i13 %data_129_val_read, i8 129, i13 %data_130_val_read, i8 130, i13 %data_131_val_read, i8 131, i13 %data_132_val_read, i8 132, i13 %data_133_val_read, i8 133, i13 %data_134_val_read, i8 134, i13 %data_135_val_read, i8 135, i13 %data_136_val_read, i8 136, i13 %data_137_val_read, i8 137, i13 %data_138_val_read, i8 138, i13 %data_139_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:130 %sext_ln73_3 = sext i13 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:131 %sext_ln73_4 = sext i13 %weights_38_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:132 %mul_ln73_2 = mul i26 %sext_ln73_3, i26 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_7666 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7666"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:134 %trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:135 %tmp_7667 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7667"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:136 %tmp_7668 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7668"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:137 %trunc_ln42_13 = trunc i26 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="trunc_ln42_13"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:138 %icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_8"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:139 %tmp_7669 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7669"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %or_ln42_6 = or i1 %tmp_7667, i1 %icmp_ln42_8

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_7668

]]></Node>
<StgValue><ssdm name="and_ln42_14"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:142 %zext_ln42_2 = zext i1 %and_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:143 %add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:144 %tmp_7670 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7670"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %xor_ln42_8 = xor i1 %tmp_7670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_8"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:146 %and_ln42_15 = and i1 %tmp_7669, i1 %xor_ln42_8

]]></Node>
<StgValue><ssdm name="and_ln42_15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_2918 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2918"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:148 %icmp_ln42_9 = icmp_eq  i3 %tmp_2918, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_9"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:149 %tmp_2919 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2919"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:150 %icmp_ln42_10 = icmp_eq  i4 %tmp_2919, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_10"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:151 %icmp_ln42_11 = icmp_eq  i4 %tmp_2919, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_11"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:169 %sext_ln73_5 = sext i13 %weights_39_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:170 %mul_ln73_3 = mul i26 %sext_ln73_3, i26 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_7672 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7672"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:172 %trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:173 %tmp_7673 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7673"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:174 %tmp_7674 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7674"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:175 %trunc_ln42_14 = trunc i26 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="trunc_ln42_14"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:176 %icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_12"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_7675 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7675"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %or_ln42_9 = or i1 %tmp_7673, i1 %icmp_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_7674

]]></Node>
<StgValue><ssdm name="and_ln42_21"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:180 %zext_ln42_3 = zext i1 %and_ln42_21

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:181 %add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:182 %tmp_7676 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7676"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %xor_ln42_12 = xor i1 %tmp_7676, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_12"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %and_ln42_22 = and i1 %tmp_7675, i1 %xor_ln42_12

]]></Node>
<StgValue><ssdm name="and_ln42_22"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:185 %tmp_2920 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2920"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:186 %icmp_ln42_13 = icmp_eq  i3 %tmp_2920, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_13"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:187 %tmp_2921 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2921"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:188 %icmp_ln42_14 = icmp_eq  i4 %tmp_2921, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_14"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:189 %icmp_ln42_15 = icmp_eq  i4 %tmp_2921, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_15"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:207 %a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_110_val_read, i8 109, i13 %data_111_val_read, i8 110, i13 %data_112_val_read, i8 111, i13 %data_113_val_read, i8 112, i13 %data_114_val_read, i8 113, i13 %data_115_val_read, i8 114, i13 %data_116_val_read, i8 115, i13 %data_117_val_read, i8 116, i13 %data_118_val_read, i8 117, i13 %data_119_val_read, i8 118, i13 %data_120_val_read, i8 119, i13 %data_121_val_read, i8 120, i13 %data_122_val_read, i8 121, i13 %data_123_val_read, i8 122, i13 %data_124_val_read, i8 123, i13 %data_125_val_read, i8 124, i13 %data_126_val_read, i8 125, i13 %data_127_val_read, i8 126, i13 %data_128_val_read, i8 127, i13 %data_129_val_read, i8 128, i13 %data_130_val_read, i8 129, i13 %data_131_val_read, i8 130, i13 %data_132_val_read, i8 131, i13 %data_133_val_read, i8 132, i13 %data_134_val_read, i8 133, i13 %data_135_val_read, i8 134, i13 %data_136_val_read, i8 135, i13 %data_137_val_read, i8 136, i13 %data_138_val_read, i8 137, i13 %data_139_val_read, i8 138, i13 %data_140_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:208 %sext_ln73_6 = sext i13 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:209 %sext_ln73_7 = sext i13 %weights_40_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:210 %mul_ln73_4 = mul i26 %sext_ln73_6, i26 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:211 %tmp_7678 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7678"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:212 %trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_7679 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7679"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:214 %tmp_7680 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7680"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:215 %trunc_ln42_15 = trunc i26 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="trunc_ln42_15"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:216 %icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_16"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:217 %tmp_7681 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7681"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %or_ln42_12 = or i1 %tmp_7679, i1 %icmp_ln42_16

]]></Node>
<StgValue><ssdm name="or_ln42_12"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_7680

]]></Node>
<StgValue><ssdm name="and_ln42_28"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:220 %zext_ln42_4 = zext i1 %and_ln42_28

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:221 %add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:222 %tmp_7682 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7682"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %xor_ln42_16 = xor i1 %tmp_7682, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_16"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:224 %and_ln42_29 = and i1 %tmp_7681, i1 %xor_ln42_16

]]></Node>
<StgValue><ssdm name="and_ln42_29"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:225 %tmp_2922 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2922"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:226 %icmp_ln42_17 = icmp_eq  i3 %tmp_2922, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_17"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:227 %tmp_2923 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2923"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:228 %icmp_ln42_18 = icmp_eq  i4 %tmp_2923, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_18"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:229 %icmp_ln42_19 = icmp_eq  i4 %tmp_2923, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_19"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:247 %sext_ln73_8 = sext i13 %weights_41_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:248 %mul_ln73_5 = mul i26 %sext_ln73_6, i26 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_7684 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7684"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:250 %trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:251 %tmp_7685 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7685"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:252 %tmp_7686 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7686"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:253 %trunc_ln42_16 = trunc i26 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="trunc_ln42_16"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:254 %icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_20"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_7687 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7687"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %or_ln42_15 = or i1 %tmp_7685, i1 %icmp_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_15"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_7686

]]></Node>
<StgValue><ssdm name="and_ln42_35"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:258 %zext_ln42_5 = zext i1 %and_ln42_35

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:259 %add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:260 %tmp_7688 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7688"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %xor_ln42_20 = xor i1 %tmp_7688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_20"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %and_ln42_36 = and i1 %tmp_7687, i1 %xor_ln42_20

]]></Node>
<StgValue><ssdm name="and_ln42_36"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:263 %tmp_2924 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2924"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:264 %icmp_ln42_21 = icmp_eq  i3 %tmp_2924, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_21"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:265 %tmp_2925 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2925"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:266 %icmp_ln42_22 = icmp_eq  i4 %tmp_2925, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_22"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:267 %icmp_ln42_23 = icmp_eq  i4 %tmp_2925, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_23"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:285 %a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_111_val_read, i8 109, i13 %data_112_val_read, i8 110, i13 %data_113_val_read, i8 111, i13 %data_114_val_read, i8 112, i13 %data_115_val_read, i8 113, i13 %data_116_val_read, i8 114, i13 %data_117_val_read, i8 115, i13 %data_118_val_read, i8 116, i13 %data_119_val_read, i8 117, i13 %data_120_val_read, i8 118, i13 %data_121_val_read, i8 119, i13 %data_122_val_read, i8 120, i13 %data_123_val_read, i8 121, i13 %data_124_val_read, i8 122, i13 %data_125_val_read, i8 123, i13 %data_126_val_read, i8 124, i13 %data_127_val_read, i8 125, i13 %data_128_val_read, i8 126, i13 %data_129_val_read, i8 127, i13 %data_130_val_read, i8 128, i13 %data_131_val_read, i8 129, i13 %data_132_val_read, i8 130, i13 %data_133_val_read, i8 131, i13 %data_134_val_read, i8 132, i13 %data_135_val_read, i8 133, i13 %data_136_val_read, i8 134, i13 %data_137_val_read, i8 135, i13 %data_138_val_read, i8 136, i13 %data_139_val_read, i8 137, i13 %data_140_val_read, i8 138, i13 %data_141_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:363 %a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_112_val_read, i8 109, i13 %data_113_val_read, i8 110, i13 %data_114_val_read, i8 111, i13 %data_115_val_read, i8 112, i13 %data_116_val_read, i8 113, i13 %data_117_val_read, i8 114, i13 %data_118_val_read, i8 115, i13 %data_119_val_read, i8 116, i13 %data_120_val_read, i8 117, i13 %data_121_val_read, i8 118, i13 %data_122_val_read, i8 119, i13 %data_123_val_read, i8 120, i13 %data_124_val_read, i8 121, i13 %data_125_val_read, i8 122, i13 %data_126_val_read, i8 123, i13 %data_127_val_read, i8 124, i13 %data_128_val_read, i8 125, i13 %data_129_val_read, i8 126, i13 %data_130_val_read, i8 127, i13 %data_131_val_read, i8 128, i13 %data_132_val_read, i8 129, i13 %data_133_val_read, i8 130, i13 %data_134_val_read, i8 131, i13 %data_135_val_read, i8 132, i13 %data_136_val_read, i8 133, i13 %data_137_val_read, i8 134, i13 %data_138_val_read, i8 135, i13 %data_139_val_read, i8 136, i13 %data_140_val_read, i8 137, i13 %data_141_val_read, i8 138, i13 %data_142_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="13" op_3_bw="8" op_4_bw="13" op_5_bw="8" op_6_bw="13" op_7_bw="8" op_8_bw="13" op_9_bw="8" op_10_bw="13" op_11_bw="8" op_12_bw="13" op_13_bw="8" op_14_bw="13" op_15_bw="8" op_16_bw="13" op_17_bw="8" op_18_bw="13" op_19_bw="8" op_20_bw="13" op_21_bw="8" op_22_bw="13" op_23_bw="8" op_24_bw="13" op_25_bw="8" op_26_bw="13" op_27_bw="8" op_28_bw="13" op_29_bw="8" op_30_bw="13" op_31_bw="8" op_32_bw="13" op_33_bw="8" op_34_bw="13" op_35_bw="8" op_36_bw="13" op_37_bw="8" op_38_bw="13" op_39_bw="8" op_40_bw="13" op_41_bw="8" op_42_bw="13" op_43_bw="8" op_44_bw="13" op_45_bw="8" op_46_bw="13" op_47_bw="8" op_48_bw="13" op_49_bw="8" op_50_bw="13" op_51_bw="8" op_52_bw="13" op_53_bw="8" op_54_bw="13" op_55_bw="8" op_56_bw="13" op_57_bw="8" op_58_bw="13" op_59_bw="8" op_60_bw="13" op_61_bw="8" op_62_bw="13" op_63_bw="13" op_64_bw="8">
<![CDATA[
entry_ifconv:441 %a_5 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i8, i8 108, i13 %data_113_val_read, i8 109, i13 %data_114_val_read, i8 110, i13 %data_115_val_read, i8 111, i13 %data_116_val_read, i8 112, i13 %data_117_val_read, i8 113, i13 %data_118_val_read, i8 114, i13 %data_119_val_read, i8 115, i13 %data_120_val_read, i8 116, i13 %data_121_val_read, i8 117, i13 %data_122_val_read, i8 118, i13 %data_123_val_read, i8 119, i13 %data_124_val_read, i8 120, i13 %data_125_val_read, i8 121, i13 %data_126_val_read, i8 122, i13 %data_127_val_read, i8 123, i13 %data_128_val_read, i8 124, i13 %data_129_val_read, i8 125, i13 %data_130_val_read, i8 126, i13 %data_131_val_read, i8 127, i13 %data_132_val_read, i8 128, i13 %data_133_val_read, i8 129, i13 %data_134_val_read, i8 130, i13 %data_135_val_read, i8 131, i13 %data_136_val_read, i8 132, i13 %data_137_val_read, i8 133, i13 %data_138_val_read, i8 134, i13 %data_139_val_read, i8 135, i13 %data_140_val_read, i8 136, i13 %data_141_val_read, i8 137, i13 %data_142_val_read, i8 138, i13 %data_143_val_read, i13 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:74 %select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_7659 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7659"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %xor_ln42_48 = xor i1 %tmp_7659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_48"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_48

]]></Node>
<StgValue><ssdm name="and_ln42_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:78 %select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_3"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %xor_ln42_1 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %or_ln42_1 = or i1 %tmp_7658, i1 %xor_ln42_1

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %xor_ln42_2 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_4"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln42_5 = and i1 %tmp_7658, i1 %select_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_5"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %or_ln42_36 = or i1 %and_ln42_3, i1 %and_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_36"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %xor_ln42_3 = xor i1 %or_ln42_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3

]]></Node>
<StgValue><ssdm name="and_ln42_6"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:88 %select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:90 %select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:112 %select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_7665 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7665"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:114 %xor_ln42_49 = xor i1 %tmp_7665, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_49"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:115 %and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_49

]]></Node>
<StgValue><ssdm name="and_ln42_9"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:116 %select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_10"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %xor_ln42_5 = xor i1 %select_ln42_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_5"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %or_ln42_4 = or i1 %tmp_7664, i1 %xor_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %xor_ln42_6 = xor i1 %tmp_7660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_6"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_11"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %and_ln42_12 = and i1 %tmp_7664, i1 %select_ln42_5

]]></Node>
<StgValue><ssdm name="and_ln42_12"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %or_ln42_37 = or i1 %and_ln42_10, i1 %and_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_37"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %xor_ln42_7 = xor i1 %or_ln42_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_7"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %and_ln42_13 = and i1 %tmp_7660, i1 %xor_ln42_7

]]></Node>
<StgValue><ssdm name="and_ln42_13"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:126 %select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:128 %select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:152 %select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_7671 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7671"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %xor_ln42_50 = xor i1 %tmp_7671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_50"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_50

]]></Node>
<StgValue><ssdm name="and_ln42_16"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:156 %select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:157 %and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_17"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:158 %xor_ln42_9 = xor i1 %select_ln42_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_9"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %or_ln42_7 = or i1 %tmp_7670, i1 %xor_ln42_9

]]></Node>
<StgValue><ssdm name="or_ln42_7"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %xor_ln42_10 = xor i1 %tmp_7666, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_10"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:161 %and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_18"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:162 %and_ln42_19 = and i1 %tmp_7670, i1 %select_ln42_9

]]></Node>
<StgValue><ssdm name="and_ln42_19"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:163 %or_ln42_38 = or i1 %and_ln42_17, i1 %and_ln42_19

]]></Node>
<StgValue><ssdm name="or_ln42_38"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %xor_ln42_11 = xor i1 %or_ln42_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_11"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:165 %and_ln42_20 = and i1 %tmp_7666, i1 %xor_ln42_11

]]></Node>
<StgValue><ssdm name="and_ln42_20"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:166 %select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_8"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:168 %select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:190 %select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_7677 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7677"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:192 %xor_ln42_51 = xor i1 %tmp_7677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_51"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_51

]]></Node>
<StgValue><ssdm name="and_ln42_23"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:194 %select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:195 %and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_24"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:196 %xor_ln42_13 = xor i1 %select_ln42_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_13"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:197 %or_ln42_10 = or i1 %tmp_7676, i1 %xor_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_10"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %xor_ln42_14 = xor i1 %tmp_7672, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_14"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_25"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %and_ln42_26 = and i1 %tmp_7676, i1 %select_ln42_13

]]></Node>
<StgValue><ssdm name="and_ln42_26"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:201 %or_ln42_39 = or i1 %and_ln42_24, i1 %and_ln42_26

]]></Node>
<StgValue><ssdm name="or_ln42_39"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:202 %xor_ln42_15 = xor i1 %or_ln42_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_15"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %and_ln42_27 = and i1 %tmp_7672, i1 %xor_ln42_15

]]></Node>
<StgValue><ssdm name="and_ln42_27"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:204 %select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:205 %or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27

]]></Node>
<StgValue><ssdm name="or_ln42_11"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:206 %select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:230 %select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_7683 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7683"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %xor_ln42_52 = xor i1 %tmp_7683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_52"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_52

]]></Node>
<StgValue><ssdm name="and_ln42_30"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:234 %select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="select_ln42_17"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:235 %and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_31"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %xor_ln42_17 = xor i1 %select_ln42_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_17"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %or_ln42_13 = or i1 %tmp_7682, i1 %xor_ln42_17

]]></Node>
<StgValue><ssdm name="or_ln42_13"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %xor_ln42_18 = xor i1 %tmp_7678, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_18"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:239 %and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_32"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:240 %and_ln42_33 = and i1 %tmp_7682, i1 %select_ln42_17

]]></Node>
<StgValue><ssdm name="and_ln42_33"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %or_ln42_40 = or i1 %and_ln42_31, i1 %and_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_40"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %xor_ln42_19 = xor i1 %or_ln42_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_19"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:243 %and_ln42_34 = and i1 %tmp_7678, i1 %xor_ln42_19

]]></Node>
<StgValue><ssdm name="and_ln42_34"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:244 %select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_18"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:245 %or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34

]]></Node>
<StgValue><ssdm name="or_ln42_14"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:246 %select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4

]]></Node>
<StgValue><ssdm name="select_ln42_19"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:268 %select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23

]]></Node>
<StgValue><ssdm name="select_ln42_20"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:269 %tmp_7689 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7689"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %xor_ln42_53 = xor i1 %tmp_7689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_53"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:271 %and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_53

]]></Node>
<StgValue><ssdm name="and_ln42_37"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:272 %select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="select_ln42_21"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_38"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:274 %xor_ln42_21 = xor i1 %select_ln42_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_21"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:275 %or_ln42_16 = or i1 %tmp_7688, i1 %xor_ln42_21

]]></Node>
<StgValue><ssdm name="or_ln42_16"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %xor_ln42_22 = xor i1 %tmp_7684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_22"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_39"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %and_ln42_40 = and i1 %tmp_7688, i1 %select_ln42_21

]]></Node>
<StgValue><ssdm name="and_ln42_40"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:279 %or_ln42_41 = or i1 %and_ln42_38, i1 %and_ln42_40

]]></Node>
<StgValue><ssdm name="or_ln42_41"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:280 %xor_ln42_23 = xor i1 %or_ln42_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_23"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %and_ln42_41 = and i1 %tmp_7684, i1 %xor_ln42_23

]]></Node>
<StgValue><ssdm name="and_ln42_41"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:282 %select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_22"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:283 %or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41

]]></Node>
<StgValue><ssdm name="or_ln42_17"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:284 %select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5

]]></Node>
<StgValue><ssdm name="select_ln42_23"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:286 %sext_ln73_9 = sext i13 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:287 %sext_ln73_10 = sext i13 %weights_42_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:288 %mul_ln73_6 = mul i26 %sext_ln73_9, i26 %sext_ln73_10

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_7690 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7690"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:290 %trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:291 %tmp_7691 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7691"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:292 %tmp_7692 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7692"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:293 %trunc_ln42_17 = trunc i26 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="trunc_ln42_17"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:294 %icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_24"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:295 %tmp_7693 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7693"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %or_ln42_18 = or i1 %tmp_7691, i1 %icmp_ln42_24

]]></Node>
<StgValue><ssdm name="or_ln42_18"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_7692

]]></Node>
<StgValue><ssdm name="and_ln42_42"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:298 %zext_ln42_6 = zext i1 %and_ln42_42

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:299 %add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:300 %tmp_7694 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7694"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %xor_ln42_24 = xor i1 %tmp_7694, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_24"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln42_43 = and i1 %tmp_7693, i1 %xor_ln42_24

]]></Node>
<StgValue><ssdm name="and_ln42_43"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:303 %tmp_2926 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2926"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:304 %icmp_ln42_25 = icmp_eq  i3 %tmp_2926, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_25"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:305 %tmp_2927 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2927"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:306 %icmp_ln42_26 = icmp_eq  i4 %tmp_2927, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_26"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:307 %icmp_ln42_27 = icmp_eq  i4 %tmp_2927, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_27"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:308 %select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27

]]></Node>
<StgValue><ssdm name="select_ln42_24"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_7695 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7695"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %xor_ln42_54 = xor i1 %tmp_7695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_54"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_54

]]></Node>
<StgValue><ssdm name="and_ln42_44"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:312 %select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="select_ln42_25"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:313 %and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_45"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %xor_ln42_25 = xor i1 %select_ln42_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_25"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %or_ln42_19 = or i1 %tmp_7694, i1 %xor_ln42_25

]]></Node>
<StgValue><ssdm name="or_ln42_19"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %xor_ln42_26 = xor i1 %tmp_7690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_26"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:317 %and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_46"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:318 %and_ln42_47 = and i1 %tmp_7694, i1 %select_ln42_25

]]></Node>
<StgValue><ssdm name="and_ln42_47"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %or_ln42_42 = or i1 %and_ln42_45, i1 %and_ln42_47

]]></Node>
<StgValue><ssdm name="or_ln42_42"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %xor_ln42_27 = xor i1 %or_ln42_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_27"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:321 %and_ln42_48 = and i1 %tmp_7690, i1 %xor_ln42_27

]]></Node>
<StgValue><ssdm name="and_ln42_48"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:322 %select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_26"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:323 %or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48

]]></Node>
<StgValue><ssdm name="or_ln42_20"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:324 %select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_27"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:325 %sext_ln73_11 = sext i13 %weights_43_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:326 %mul_ln73_7 = mul i26 %sext_ln73_9, i26 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:327 %tmp_7696 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7696"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:328 %trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:329 %tmp_7697 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7697"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:330 %tmp_7698 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7698"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:331 %trunc_ln42_18 = trunc i26 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="trunc_ln42_18"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:332 %icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_28"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:333 %tmp_7699 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7699"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %or_ln42_21 = or i1 %tmp_7697, i1 %icmp_ln42_28

]]></Node>
<StgValue><ssdm name="or_ln42_21"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_7698

]]></Node>
<StgValue><ssdm name="and_ln42_49"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:336 %zext_ln42_7 = zext i1 %and_ln42_49

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:337 %add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:338 %tmp_7700 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7700"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %xor_ln42_28 = xor i1 %tmp_7700, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_28"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:340 %and_ln42_50 = and i1 %tmp_7699, i1 %xor_ln42_28

]]></Node>
<StgValue><ssdm name="and_ln42_50"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:341 %tmp_2928 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2928"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:342 %icmp_ln42_29 = icmp_eq  i3 %tmp_2928, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_29"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:343 %tmp_2929 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2929"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:344 %icmp_ln42_30 = icmp_eq  i4 %tmp_2929, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_30"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:345 %icmp_ln42_31 = icmp_eq  i4 %tmp_2929, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_31"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:346 %select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31

]]></Node>
<StgValue><ssdm name="select_ln42_28"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_7701 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7701"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %xor_ln42_55 = xor i1 %tmp_7701, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_55"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:349 %and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_55

]]></Node>
<StgValue><ssdm name="and_ln42_51"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:350 %select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="select_ln42_29"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_52"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:352 %xor_ln42_29 = xor i1 %select_ln42_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_29"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:353 %or_ln42_22 = or i1 %tmp_7700, i1 %xor_ln42_29

]]></Node>
<StgValue><ssdm name="or_ln42_22"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %xor_ln42_30 = xor i1 %tmp_7696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_30"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_53"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:356 %and_ln42_54 = and i1 %tmp_7700, i1 %select_ln42_29

]]></Node>
<StgValue><ssdm name="and_ln42_54"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:357 %or_ln42_43 = or i1 %and_ln42_52, i1 %and_ln42_54

]]></Node>
<StgValue><ssdm name="or_ln42_43"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:358 %xor_ln42_31 = xor i1 %or_ln42_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_31"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %and_ln42_55 = and i1 %tmp_7696, i1 %xor_ln42_31

]]></Node>
<StgValue><ssdm name="and_ln42_55"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:360 %select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_30"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55

]]></Node>
<StgValue><ssdm name="or_ln42_23"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:362 %select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_31"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:364 %sext_ln73_12 = sext i13 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:365 %sext_ln73_13 = sext i13 %weights_44_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:366 %mul_ln73_8 = mul i26 %sext_ln73_12, i26 %sext_ln73_13

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:367 %tmp_7702 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7702"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:368 %trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_8"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:369 %tmp_7703 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7703"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:370 %tmp_7704 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7704"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:371 %trunc_ln42_19 = trunc i26 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="trunc_ln42_19"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:372 %icmp_ln42_32 = icmp_ne  i8 %trunc_ln42_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_32"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:373 %tmp_7705 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7705"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %or_ln42_24 = or i1 %tmp_7703, i1 %icmp_ln42_32

]]></Node>
<StgValue><ssdm name="or_ln42_24"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %and_ln42_56 = and i1 %or_ln42_24, i1 %tmp_7704

]]></Node>
<StgValue><ssdm name="and_ln42_56"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:376 %zext_ln42_8 = zext i1 %and_ln42_56

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:377 %add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:378 %tmp_7706 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7706"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %xor_ln42_32 = xor i1 %tmp_7706, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_32"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %and_ln42_57 = and i1 %tmp_7705, i1 %xor_ln42_32

]]></Node>
<StgValue><ssdm name="and_ln42_57"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:381 %tmp_2930 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2930"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:382 %icmp_ln42_33 = icmp_eq  i3 %tmp_2930, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_33"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:383 %tmp_2931 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2931"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:384 %icmp_ln42_34 = icmp_eq  i4 %tmp_2931, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_34"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:385 %icmp_ln42_35 = icmp_eq  i4 %tmp_2931, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_35"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:386 %select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35

]]></Node>
<StgValue><ssdm name="select_ln42_32"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_7707 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7707"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:388 %xor_ln42_56 = xor i1 %tmp_7707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_56"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:389 %and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_56

]]></Node>
<StgValue><ssdm name="and_ln42_58"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:390 %select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34

]]></Node>
<StgValue><ssdm name="select_ln42_33"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:391 %and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34

]]></Node>
<StgValue><ssdm name="and_ln42_59"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %xor_ln42_33 = xor i1 %select_ln42_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_33"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %or_ln42_25 = or i1 %tmp_7706, i1 %xor_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_25"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %xor_ln42_34 = xor i1 %tmp_7702, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_34"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:395 %and_ln42_60 = and i1 %or_ln42_25, i1 %xor_ln42_34

]]></Node>
<StgValue><ssdm name="and_ln42_60"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %and_ln42_61 = and i1 %tmp_7706, i1 %select_ln42_33

]]></Node>
<StgValue><ssdm name="and_ln42_61"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %or_ln42_44 = or i1 %and_ln42_59, i1 %and_ln42_61

]]></Node>
<StgValue><ssdm name="or_ln42_44"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %xor_ln42_35 = xor i1 %or_ln42_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_35"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %and_ln42_62 = and i1 %tmp_7702, i1 %xor_ln42_35

]]></Node>
<StgValue><ssdm name="and_ln42_62"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:400 %select_ln42_34 = select i1 %and_ln42_60, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_34"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:401 %or_ln42_26 = or i1 %and_ln42_60, i1 %and_ln42_62

]]></Node>
<StgValue><ssdm name="or_ln42_26"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:402 %select_ln42_35 = select i1 %or_ln42_26, i13 %select_ln42_34, i13 %add_ln42_8

]]></Node>
<StgValue><ssdm name="select_ln42_35"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:403 %sext_ln73_14 = sext i13 %weights_45_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:404 %mul_ln73_9 = mul i26 %sext_ln73_12, i26 %sext_ln73_14

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:405 %tmp_7708 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7708"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:406 %trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_9"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_7709 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7709"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_7710 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7710"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:409 %trunc_ln42_20 = trunc i26 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="trunc_ln42_20"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:410 %icmp_ln42_36 = icmp_ne  i8 %trunc_ln42_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_36"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:411 %tmp_7711 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7711"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %or_ln42_27 = or i1 %tmp_7709, i1 %icmp_ln42_36

]]></Node>
<StgValue><ssdm name="or_ln42_27"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln42_63 = and i1 %or_ln42_27, i1 %tmp_7710

]]></Node>
<StgValue><ssdm name="and_ln42_63"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:414 %zext_ln42_9 = zext i1 %and_ln42_63

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:415 %add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:416 %tmp_7712 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7712"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %xor_ln42_36 = xor i1 %tmp_7712, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_36"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:418 %and_ln42_64 = and i1 %tmp_7711, i1 %xor_ln42_36

]]></Node>
<StgValue><ssdm name="and_ln42_64"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:419 %tmp_2932 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2932"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:420 %icmp_ln42_37 = icmp_eq  i3 %tmp_2932, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_37"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:421 %tmp_2933 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2933"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:422 %icmp_ln42_38 = icmp_eq  i4 %tmp_2933, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_38"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:423 %icmp_ln42_39 = icmp_eq  i4 %tmp_2933, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_39"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:424 %select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39

]]></Node>
<StgValue><ssdm name="select_ln42_36"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:425 %tmp_7713 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7713"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %xor_ln42_57 = xor i1 %tmp_7713, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_57"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_57

]]></Node>
<StgValue><ssdm name="and_ln42_65"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:428 %select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38

]]></Node>
<StgValue><ssdm name="select_ln42_37"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38

]]></Node>
<StgValue><ssdm name="and_ln42_66"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:430 %xor_ln42_37 = xor i1 %select_ln42_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_37"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %or_ln42_28 = or i1 %tmp_7712, i1 %xor_ln42_37

]]></Node>
<StgValue><ssdm name="or_ln42_28"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %xor_ln42_38 = xor i1 %tmp_7708, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_38"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %and_ln42_67 = and i1 %or_ln42_28, i1 %xor_ln42_38

]]></Node>
<StgValue><ssdm name="and_ln42_67"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:434 %and_ln42_68 = and i1 %tmp_7712, i1 %select_ln42_37

]]></Node>
<StgValue><ssdm name="and_ln42_68"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:435 %or_ln42_45 = or i1 %and_ln42_66, i1 %and_ln42_68

]]></Node>
<StgValue><ssdm name="or_ln42_45"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:436 %xor_ln42_39 = xor i1 %or_ln42_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_39"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %and_ln42_69 = and i1 %tmp_7708, i1 %xor_ln42_39

]]></Node>
<StgValue><ssdm name="and_ln42_69"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:438 %select_ln42_38 = select i1 %and_ln42_67, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_38"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:439 %or_ln42_29 = or i1 %and_ln42_67, i1 %and_ln42_69

]]></Node>
<StgValue><ssdm name="or_ln42_29"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:440 %select_ln42_39 = select i1 %or_ln42_29, i13 %select_ln42_38, i13 %add_ln42_9

]]></Node>
<StgValue><ssdm name="select_ln42_39"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:442 %sext_ln73_15 = sext i13 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:443 %sext_ln73_16 = sext i13 %weights_46_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_16"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:444 %mul_ln73_10 = mul i26 %sext_ln73_15, i26 %sext_ln73_16

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:445 %tmp_7714 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7714"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:446 %trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:447 %tmp_7715 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7715"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:448 %tmp_7716 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7716"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:449 %trunc_ln42_21 = trunc i26 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="trunc_ln42_21"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:450 %icmp_ln42_40 = icmp_ne  i8 %trunc_ln42_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_40"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:451 %tmp_7717 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7717"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %or_ln42_30 = or i1 %tmp_7715, i1 %icmp_ln42_40

]]></Node>
<StgValue><ssdm name="or_ln42_30"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %and_ln42_70 = and i1 %or_ln42_30, i1 %tmp_7716

]]></Node>
<StgValue><ssdm name="and_ln42_70"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:454 %zext_ln42_10 = zext i1 %and_ln42_70

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:455 %add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:456 %tmp_7718 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7718"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %xor_ln42_40 = xor i1 %tmp_7718, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_40"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:458 %and_ln42_71 = and i1 %tmp_7717, i1 %xor_ln42_40

]]></Node>
<StgValue><ssdm name="and_ln42_71"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:459 %tmp_2934 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2934"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:460 %icmp_ln42_41 = icmp_eq  i3 %tmp_2934, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_41"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:461 %tmp_2935 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2935"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:462 %icmp_ln42_42 = icmp_eq  i4 %tmp_2935, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_42"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:463 %icmp_ln42_43 = icmp_eq  i4 %tmp_2935, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_43"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:464 %select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43

]]></Node>
<StgValue><ssdm name="select_ln42_40"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:465 %tmp_7719 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7719"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:466 %xor_ln42_58 = xor i1 %tmp_7719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_58"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:467 %and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_58

]]></Node>
<StgValue><ssdm name="and_ln42_72"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:468 %select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42

]]></Node>
<StgValue><ssdm name="select_ln42_41"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:469 %and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42

]]></Node>
<StgValue><ssdm name="and_ln42_73"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %xor_ln42_41 = xor i1 %select_ln42_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_41"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %or_ln42_31 = or i1 %tmp_7718, i1 %xor_ln42_41

]]></Node>
<StgValue><ssdm name="or_ln42_31"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:472 %xor_ln42_42 = xor i1 %tmp_7714, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_42"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:473 %and_ln42_74 = and i1 %or_ln42_31, i1 %xor_ln42_42

]]></Node>
<StgValue><ssdm name="and_ln42_74"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:474 %and_ln42_75 = and i1 %tmp_7718, i1 %select_ln42_41

]]></Node>
<StgValue><ssdm name="and_ln42_75"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %or_ln42_46 = or i1 %and_ln42_73, i1 %and_ln42_75

]]></Node>
<StgValue><ssdm name="or_ln42_46"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %xor_ln42_43 = xor i1 %or_ln42_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_43"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:477 %and_ln42_76 = and i1 %tmp_7714, i1 %xor_ln42_43

]]></Node>
<StgValue><ssdm name="and_ln42_76"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:478 %select_ln42_42 = select i1 %and_ln42_74, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_42"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:479 %or_ln42_32 = or i1 %and_ln42_74, i1 %and_ln42_76

]]></Node>
<StgValue><ssdm name="or_ln42_32"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:480 %select_ln42_43 = select i1 %or_ln42_32, i13 %select_ln42_42, i13 %add_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_43"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:481 %sext_ln73_17 = sext i13 %weights_47_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_17"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:482 %mul_ln73_11 = mul i26 %sext_ln73_15, i26 %sext_ln73_17

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_7720 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7720"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:484 %trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_10"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:485 %tmp_7721 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7721"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:486 %tmp_7722 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7722"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:487 %trunc_ln42_22 = trunc i26 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="trunc_ln42_22"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:488 %icmp_ln42_44 = icmp_ne  i8 %trunc_ln42_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_44"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:489 %tmp_7723 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21

]]></Node>
<StgValue><ssdm name="tmp_7723"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %or_ln42_33 = or i1 %tmp_7721, i1 %icmp_ln42_44

]]></Node>
<StgValue><ssdm name="or_ln42_33"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %and_ln42_77 = and i1 %or_ln42_33, i1 %tmp_7722

]]></Node>
<StgValue><ssdm name="and_ln42_77"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:492 %zext_ln42_11 = zext i1 %and_ln42_77

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:493 %add_ln42_11 = add i13 %trunc_ln42_10, i13 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:494 %tmp_7724 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7724"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %xor_ln42_44 = xor i1 %tmp_7724, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_44"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:496 %and_ln42_78 = and i1 %tmp_7723, i1 %xor_ln42_44

]]></Node>
<StgValue><ssdm name="and_ln42_78"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:497 %tmp_2936 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2936"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:498 %icmp_ln42_45 = icmp_eq  i3 %tmp_2936, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_45"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:499 %tmp_2937 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_2937"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:500 %icmp_ln42_46 = icmp_eq  i4 %tmp_2937, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_46"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:501 %icmp_ln42_47 = icmp_eq  i4 %tmp_2937, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_47"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:502 %select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47

]]></Node>
<StgValue><ssdm name="select_ln42_44"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:503 %tmp_7725 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22

]]></Node>
<StgValue><ssdm name="tmp_7725"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:504 %xor_ln42_59 = xor i1 %tmp_7725, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_59"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:505 %and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_59

]]></Node>
<StgValue><ssdm name="and_ln42_79"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:506 %select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46

]]></Node>
<StgValue><ssdm name="select_ln42_45"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:507 %and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46

]]></Node>
<StgValue><ssdm name="and_ln42_80"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:508 %xor_ln42_45 = xor i1 %select_ln42_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_45"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:509 %or_ln42_34 = or i1 %tmp_7724, i1 %xor_ln42_45

]]></Node>
<StgValue><ssdm name="or_ln42_34"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %xor_ln42_46 = xor i1 %tmp_7720, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_46"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %and_ln42_81 = and i1 %or_ln42_34, i1 %xor_ln42_46

]]></Node>
<StgValue><ssdm name="and_ln42_81"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:512 %and_ln42_82 = and i1 %tmp_7724, i1 %select_ln42_45

]]></Node>
<StgValue><ssdm name="and_ln42_82"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:513 %or_ln42_47 = or i1 %and_ln42_80, i1 %and_ln42_82

]]></Node>
<StgValue><ssdm name="or_ln42_47"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:514 %xor_ln42_47 = xor i1 %or_ln42_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_47"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %and_ln42_83 = and i1 %tmp_7720, i1 %xor_ln42_47

]]></Node>
<StgValue><ssdm name="and_ln42_83"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:516 %select_ln42_46 = select i1 %and_ln42_81, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_46"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:517 %or_ln42_35 = or i1 %and_ln42_81, i1 %and_ln42_83

]]></Node>
<StgValue><ssdm name="or_ln42_35"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:518 %select_ln42_47 = select i1 %or_ln42_35, i13 %select_ln42_46, i13 %add_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_47"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:519 %sext_ln58 = sext i13 %select_ln42_3

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:520 %sext_ln58_1 = sext i13 %select_ln42_11

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:521 %add_ln58_10 = add i13 %select_ln42_11, i13 %select_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:522 %add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:523 %tmp_7726 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7726"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:524 %tmp_7727 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7727"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %xor_ln58 = xor i1 %tmp_7726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:526 %and_ln58 = and i1 %tmp_7727, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %xor_ln58_1 = xor i1 %tmp_7727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_1"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %and_ln58_1 = and i1 %tmp_7726, i1 %xor_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %xor_ln58_2 = xor i1 %tmp_7726, i1 %tmp_7727

]]></Node>
<StgValue><ssdm name="xor_ln58_2"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln58_3 = xor i1 %xor_ln58_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_3"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:532 %select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:533 %select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:534 %select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:535 %sext_ln58_2 = sext i13 %select_ln42_7

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:536 %sext_ln58_3 = sext i13 %select_ln42_15

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:537 %add_ln58_11 = add i13 %select_ln42_15, i13 %select_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:538 %add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:539 %tmp_7728 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7728"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:540 %tmp_7729 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7729"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:541 %xor_ln58_4 = xor i1 %tmp_7728, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_4"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:542 %and_ln58_2 = and i1 %tmp_7729, i1 %xor_ln58_4

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:543 %xor_ln58_5 = xor i1 %tmp_7729, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:544 %and_ln58_3 = and i1 %tmp_7728, i1 %xor_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_3"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:545 %xor_ln58_6 = xor i1 %tmp_7728, i1 %tmp_7729

]]></Node>
<StgValue><ssdm name="xor_ln58_6"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:546 %xor_ln58_7 = xor i1 %xor_ln58_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_7"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:547 %or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:548 %select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_11

]]></Node>
<StgValue><ssdm name="select_ln58_3"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:549 %select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_11

]]></Node>
<StgValue><ssdm name="select_ln58_4"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:550 %select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4

]]></Node>
<StgValue><ssdm name="select_ln58_5"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:551 %sext_ln58_4 = sext i13 %select_ln58_2

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:552 %sext_ln58_5 = sext i13 %select_ln42_19

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:553 %add_ln58_12 = add i13 %select_ln42_19, i13 %select_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:554 %add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:555 %tmp_7730 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7730"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:556 %tmp_7731 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_12, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7731"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:557 %xor_ln58_8 = xor i1 %tmp_7730, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_8"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:558 %and_ln58_4 = and i1 %tmp_7731, i1 %xor_ln58_8

]]></Node>
<StgValue><ssdm name="and_ln58_4"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:559 %xor_ln58_9 = xor i1 %tmp_7731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_9"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:560 %and_ln58_5 = and i1 %tmp_7730, i1 %xor_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_5"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:561 %xor_ln58_10 = xor i1 %tmp_7730, i1 %tmp_7731

]]></Node>
<StgValue><ssdm name="xor_ln58_10"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln58_11 = xor i1 %xor_ln58_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_11"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11

]]></Node>
<StgValue><ssdm name="or_ln58_2"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:564 %select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_12

]]></Node>
<StgValue><ssdm name="select_ln58_6"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:565 %select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_12

]]></Node>
<StgValue><ssdm name="select_ln58_7"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:566 %select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7

]]></Node>
<StgValue><ssdm name="select_ln58_8"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:567 %sext_ln58_6 = sext i13 %select_ln58_5

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:568 %sext_ln58_7 = sext i13 %select_ln42_23

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:569 %add_ln58_13 = add i13 %select_ln42_23, i13 %select_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:570 %add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:571 %tmp_7732 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7732"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:572 %tmp_7733 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_13, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7733"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %xor_ln58_12 = xor i1 %tmp_7732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_12"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:574 %and_ln58_6 = and i1 %tmp_7733, i1 %xor_ln58_12

]]></Node>
<StgValue><ssdm name="and_ln58_6"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:575 %xor_ln58_13 = xor i1 %tmp_7733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_13"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:576 %and_ln58_7 = and i1 %tmp_7732, i1 %xor_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_7"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:577 %xor_ln58_14 = xor i1 %tmp_7732, i1 %tmp_7733

]]></Node>
<StgValue><ssdm name="xor_ln58_14"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:578 %xor_ln58_15 = xor i1 %xor_ln58_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_15"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:579 %or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15

]]></Node>
<StgValue><ssdm name="or_ln58_3"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:580 %select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_13

]]></Node>
<StgValue><ssdm name="select_ln58_9"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:581 %select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_13

]]></Node>
<StgValue><ssdm name="select_ln58_10"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:582 %select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:583 %sext_ln58_8 = sext i13 %select_ln58_8

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:584 %sext_ln58_9 = sext i13 %select_ln42_27

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:585 %add_ln58_14 = add i13 %select_ln42_27, i13 %select_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:586 %add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:587 %tmp_7734 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7734"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:588 %tmp_7735 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_14, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7735"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %xor_ln58_16 = xor i1 %tmp_7734, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_16"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:590 %and_ln58_8 = and i1 %tmp_7735, i1 %xor_ln58_16

]]></Node>
<StgValue><ssdm name="and_ln58_8"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:591 %xor_ln58_17 = xor i1 %tmp_7735, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_17"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:592 %and_ln58_9 = and i1 %tmp_7734, i1 %xor_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_9"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:593 %xor_ln58_18 = xor i1 %tmp_7734, i1 %tmp_7735

]]></Node>
<StgValue><ssdm name="xor_ln58_18"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:594 %xor_ln58_19 = xor i1 %xor_ln58_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_19"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:595 %or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19

]]></Node>
<StgValue><ssdm name="or_ln58_4"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:596 %select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_14

]]></Node>
<StgValue><ssdm name="select_ln58_12"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:597 %select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_14

]]></Node>
<StgValue><ssdm name="select_ln58_13"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:598 %select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13

]]></Node>
<StgValue><ssdm name="select_ln58_14"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:599 %sext_ln58_10 = sext i13 %select_ln58_11

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:600 %sext_ln58_11 = sext i13 %select_ln42_31

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:601 %add_ln58_15 = add i13 %select_ln42_31, i13 %select_ln58_11

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:602 %add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:603 %tmp_7736 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7736"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:604 %tmp_7737 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_15, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7737"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %xor_ln58_20 = xor i1 %tmp_7736, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_20"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:606 %and_ln58_10 = and i1 %tmp_7737, i1 %xor_ln58_20

]]></Node>
<StgValue><ssdm name="and_ln58_10"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:607 %xor_ln58_21 = xor i1 %tmp_7737, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_21"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:608 %and_ln58_11 = and i1 %tmp_7736, i1 %xor_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_11"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:609 %xor_ln58_22 = xor i1 %tmp_7736, i1 %tmp_7737

]]></Node>
<StgValue><ssdm name="xor_ln58_22"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:610 %xor_ln58_23 = xor i1 %xor_ln58_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_23"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:611 %or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23

]]></Node>
<StgValue><ssdm name="or_ln58_5"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:612 %select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_15

]]></Node>
<StgValue><ssdm name="select_ln58_15"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:613 %select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_15

]]></Node>
<StgValue><ssdm name="select_ln58_16"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:614 %select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_17"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:615 %sext_ln58_12 = sext i13 %select_ln58_14

]]></Node>
<StgValue><ssdm name="sext_ln58_12"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:616 %sext_ln58_13 = sext i13 %select_ln42_35

]]></Node>
<StgValue><ssdm name="sext_ln58_13"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:617 %add_ln58_16 = add i13 %select_ln42_35, i13 %select_ln58_14

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:618 %add_ln58_6 = add i14 %sext_ln58_13, i14 %sext_ln58_12

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:619 %tmp_7738 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7738"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:620 %tmp_7739 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_16, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7739"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %xor_ln58_24 = xor i1 %tmp_7738, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_24"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:622 %and_ln58_12 = and i1 %tmp_7739, i1 %xor_ln58_24

]]></Node>
<StgValue><ssdm name="and_ln58_12"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:623 %xor_ln58_25 = xor i1 %tmp_7739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_25"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:624 %and_ln58_13 = and i1 %tmp_7738, i1 %xor_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln58_13"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:625 %xor_ln58_26 = xor i1 %tmp_7738, i1 %tmp_7739

]]></Node>
<StgValue><ssdm name="xor_ln58_26"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:626 %xor_ln58_27 = xor i1 %xor_ln58_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_27"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:627 %or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27

]]></Node>
<StgValue><ssdm name="or_ln58_6"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:628 %select_ln58_18 = select i1 %xor_ln58_26, i13 4095, i13 %add_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_18"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:629 %select_ln58_19 = select i1 %and_ln58_13, i13 4096, i13 %add_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_19"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:630 %select_ln58_20 = select i1 %or_ln58_6, i13 %select_ln58_18, i13 %select_ln58_19

]]></Node>
<StgValue><ssdm name="select_ln58_20"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:631 %sext_ln58_14 = sext i13 %select_ln58_17

]]></Node>
<StgValue><ssdm name="sext_ln58_14"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:632 %sext_ln58_15 = sext i13 %select_ln42_39

]]></Node>
<StgValue><ssdm name="sext_ln58_15"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:633 %add_ln58_17 = add i13 %select_ln42_39, i13 %select_ln58_17

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:634 %add_ln58_7 = add i14 %sext_ln58_15, i14 %sext_ln58_14

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:635 %tmp_7740 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7740"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:636 %tmp_7741 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_17, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7741"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %xor_ln58_28 = xor i1 %tmp_7740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_28"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:638 %and_ln58_14 = and i1 %tmp_7741, i1 %xor_ln58_28

]]></Node>
<StgValue><ssdm name="and_ln58_14"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:639 %xor_ln58_29 = xor i1 %tmp_7741, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_29"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:640 %and_ln58_15 = and i1 %tmp_7740, i1 %xor_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln58_15"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:641 %xor_ln58_30 = xor i1 %tmp_7740, i1 %tmp_7741

]]></Node>
<StgValue><ssdm name="xor_ln58_30"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:642 %xor_ln58_31 = xor i1 %xor_ln58_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_31"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:643 %or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31

]]></Node>
<StgValue><ssdm name="or_ln58_7"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:644 %select_ln58_21 = select i1 %xor_ln58_30, i13 4095, i13 %add_ln58_17

]]></Node>
<StgValue><ssdm name="select_ln58_21"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:645 %select_ln58_22 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_17

]]></Node>
<StgValue><ssdm name="select_ln58_22"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:646 %select_ln58_23 = select i1 %or_ln58_7, i13 %select_ln58_21, i13 %select_ln58_22

]]></Node>
<StgValue><ssdm name="select_ln58_23"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:647 %sext_ln58_16 = sext i13 %select_ln58_20

]]></Node>
<StgValue><ssdm name="sext_ln58_16"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:648 %sext_ln58_17 = sext i13 %select_ln42_43

]]></Node>
<StgValue><ssdm name="sext_ln58_17"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:649 %add_ln58_18 = add i13 %select_ln42_43, i13 %select_ln58_20

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:650 %add_ln58_8 = add i14 %sext_ln58_17, i14 %sext_ln58_16

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:651 %tmp_7742 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7742"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:652 %tmp_7743 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7743"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %xor_ln58_32 = xor i1 %tmp_7742, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_32"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:654 %and_ln58_16 = and i1 %tmp_7743, i1 %xor_ln58_32

]]></Node>
<StgValue><ssdm name="and_ln58_16"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:655 %xor_ln58_33 = xor i1 %tmp_7743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_33"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:656 %and_ln58_17 = and i1 %tmp_7742, i1 %xor_ln58_33

]]></Node>
<StgValue><ssdm name="and_ln58_17"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:657 %xor_ln58_34 = xor i1 %tmp_7742, i1 %tmp_7743

]]></Node>
<StgValue><ssdm name="xor_ln58_34"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:658 %xor_ln58_35 = xor i1 %xor_ln58_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_35"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:659 %or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35

]]></Node>
<StgValue><ssdm name="or_ln58_8"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:660 %select_ln58_24 = select i1 %xor_ln58_34, i13 4095, i13 %add_ln58_18

]]></Node>
<StgValue><ssdm name="select_ln58_24"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:661 %select_ln58_25 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_18

]]></Node>
<StgValue><ssdm name="select_ln58_25"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:662 %select_ln58_26 = select i1 %or_ln58_8, i13 %select_ln58_24, i13 %select_ln58_25

]]></Node>
<StgValue><ssdm name="select_ln58_26"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:663 %sext_ln58_18 = sext i13 %select_ln58_23

]]></Node>
<StgValue><ssdm name="sext_ln58_18"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:664 %sext_ln58_19 = sext i13 %select_ln42_47

]]></Node>
<StgValue><ssdm name="sext_ln58_19"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:665 %add_ln58_19 = add i13 %select_ln42_47, i13 %select_ln58_23

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:666 %add_ln58_9 = add i14 %sext_ln58_19, i14 %sext_ln58_18

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:667 %tmp_7744 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13

]]></Node>
<StgValue><ssdm name="tmp_7744"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:668 %tmp_7745 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12

]]></Node>
<StgValue><ssdm name="tmp_7745"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %xor_ln58_36 = xor i1 %tmp_7744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_36"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:670 %and_ln58_18 = and i1 %tmp_7745, i1 %xor_ln58_36

]]></Node>
<StgValue><ssdm name="and_ln58_18"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:671 %xor_ln58_37 = xor i1 %tmp_7745, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_37"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:672 %and_ln58_19 = and i1 %tmp_7744, i1 %xor_ln58_37

]]></Node>
<StgValue><ssdm name="and_ln58_19"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:673 %xor_ln58_38 = xor i1 %tmp_7744, i1 %tmp_7745

]]></Node>
<StgValue><ssdm name="xor_ln58_38"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:674 %xor_ln58_39 = xor i1 %xor_ln58_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_39"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:675 %or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39

]]></Node>
<StgValue><ssdm name="or_ln58_9"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:676 %select_ln58_27 = select i1 %xor_ln58_38, i13 4095, i13 %add_ln58_19

]]></Node>
<StgValue><ssdm name="select_ln58_27"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:677 %select_ln58_28 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_19

]]></Node>
<StgValue><ssdm name="select_ln58_28"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:678 %select_ln58_29 = select i1 %or_ln58_9, i13 %select_ln58_27, i13 %select_ln58_28

]]></Node>
<StgValue><ssdm name="select_ln58_29"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:679 %mrv = insertvalue i26 <undef>, i13 %select_ln58_26

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:680 %mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_29

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="26">
<![CDATA[
entry_ifconv:681 %ret_ln68 = ret i26 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
