INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_end_image
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_select_output
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adapt_input_ouput
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Additionneur_Nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Additionneur_Nbits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/sim/c_counter_binary_detect_end_image_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_detect_end_image_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/sim/c_counter_binary_div_xAxis_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_xAxis_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/sim/c_counter_binary_div_yAxis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/sim/c_counter_binary_divideur_select_outp_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/sim/c_counter_binary_divideur_select_outp_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/sim/c_counter_binary_Counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_Counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/sim/c_counter_binary_ligne_counter_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_1
