// Seed: 3162831010
module module_0 (
    input uwire id_0,
    input tri0 id_1
    , id_12, id_13,
    input tri id_2,
    output wor id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    output wand id_10
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    input tri0 id_0,
    input wire _id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5
    , id_11,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri1 id_9
);
  logic [1 'b0 : 1  ==  1] id_12 = (1);
  or primCall (id_9, id_2, id_0, id_7, id_8);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_9,
      id_7,
      id_2,
      id_8,
      id_6,
      id_9,
      id_8,
      id_9
  );
  assign id_6 = -1;
  wire [1 : id_1] id_13 = !{"", 1'd0};
endmodule
