/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [13:0] celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  reg [7:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [11:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  reg [29:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_2z);
  assign celloutsig_0_33z = ~(celloutsig_0_13z[3] | celloutsig_0_26z[10]);
  assign celloutsig_0_37z = ~(celloutsig_0_33z | celloutsig_0_23z[2]);
  assign celloutsig_0_43z = ~(celloutsig_0_11z[0] | celloutsig_0_39z[1]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_0_83z = ~(celloutsig_0_5z | celloutsig_0_3z);
  assign celloutsig_1_1z = ~(in_data[175] | in_data[100]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[0] | in_data[142]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[2] | celloutsig_1_5z[1]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z[3] | celloutsig_1_3z[1]);
  assign celloutsig_1_17z = ~(celloutsig_1_9z[6] | celloutsig_1_6z[3]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z | celloutsig_0_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z | celloutsig_1_0z[3]);
  assign celloutsig_0_1z = ~(in_data[56] | celloutsig_0_0z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z[0] | celloutsig_0_11z[5]);
  assign celloutsig_0_17z = ~(in_data[62] | celloutsig_0_9z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_16z | celloutsig_0_0z[11]);
  assign celloutsig_0_22z = ~(celloutsig_0_3z | celloutsig_0_0z[9]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[10] | celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_8z[6] | celloutsig_0_11z[6]);
  assign celloutsig_0_27z = ~(celloutsig_0_3z | celloutsig_0_15z[0]);
  assign celloutsig_0_28z = ~(celloutsig_0_16z | celloutsig_0_5z);
  assign celloutsig_0_29z = ~(celloutsig_0_10z | celloutsig_0_22z);
  assign celloutsig_0_30z = ~(celloutsig_0_5z | celloutsig_0_28z);
  assign celloutsig_0_0z = in_data[49:38] >> in_data[44:33];
  assign celloutsig_0_35z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z } >> { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_0_39z = { celloutsig_0_12z[3], celloutsig_0_18z, celloutsig_0_29z } >> { celloutsig_0_4z[6:0], celloutsig_0_20z };
  assign celloutsig_0_41z = { celloutsig_0_9z[4:0], celloutsig_0_27z } >> { celloutsig_0_35z[3:0], celloutsig_0_16z, celloutsig_0_37z };
  assign celloutsig_0_4z = in_data[88:74] >> in_data[24:10];
  assign celloutsig_0_49z = { celloutsig_0_11z, celloutsig_0_11z } >> { in_data[75:70], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_50z = celloutsig_0_9z[12:7] >> { celloutsig_0_41z[4:3], celloutsig_0_23z };
  assign celloutsig_0_6z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_3z } >> in_data[33:31];
  assign celloutsig_0_82z = { celloutsig_0_79z[6:0], celloutsig_0_33z } >> { celloutsig_0_41z[5:4], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_43z };
  assign celloutsig_0_8z = { in_data[94:87], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z } >> { celloutsig_0_0z[11:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[110:107] >> in_data[150:147];
  assign celloutsig_1_2z = { in_data[109:103], celloutsig_1_0z } >> in_data[164:154];
  assign celloutsig_1_3z = { celloutsig_1_2z[5:2], celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[6], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } >> { celloutsig_1_3z[3:2], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_4z[9:2], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z } >> { in_data[40:30], celloutsig_0_6z };
  assign celloutsig_1_9z = { celloutsig_1_2z[7:3], celloutsig_1_0z, celloutsig_1_4z } >> in_data[123:114];
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z } >> { celloutsig_1_2z[9:1], celloutsig_1_17z };
  assign celloutsig_0_11z = { celloutsig_0_4z[14:10], celloutsig_0_7z, celloutsig_0_5z } >> { celloutsig_0_8z[5:0], celloutsig_0_10z };
  assign celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_0z[1], celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[84:83], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z } >> { celloutsig_0_0z[7:3], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_0z[10:8] >> { celloutsig_0_11z[5:4], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_14z >> celloutsig_0_6z;
  assign celloutsig_0_18z = celloutsig_0_13z >> { celloutsig_0_4z[6:4], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_8z[11:9], celloutsig_0_5z } >> celloutsig_0_13z[4:1];
  assign celloutsig_0_26z = { celloutsig_0_8z[10:6], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_1z } >> { in_data[18:8], celloutsig_0_16z };
  always_latch
    if (clkin_data[32]) celloutsig_0_79z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_79z = { celloutsig_0_49z[12], celloutsig_0_33z, celloutsig_0_50z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[176:171], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign { out_data[137:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
