.subckt 74HC00  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(2) DPWR DGND	A B   Y 	D_HC00 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC01  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(2) DPWR DGND	A B   Y 	D_HC01 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC02  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(2) DPWR DGND	A B   Y 	D_HC02 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC03  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(2) DPWR DGND	A B   Y 	D_HC03 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC04  A Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 inv DPWR DGND	A   Y 	D_H04C IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC05  A Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 inv DPWR DGND	A   Y 	D_HC05 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC08  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 and(2) DPWR DGND	A B   Y 	D_HC08 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC09  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 and(2) DPWR DGND	A B   Y 	D_HC09 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC10  A B C Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(3) DPWR DGND	A B C   Y 	D_HC10 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC11  A B C Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 and(3) DPWR DGND	A B C   Y 	D_HC11 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC14  A Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 inv DPWR DGND	A   Y 	D_HC14 IO_HC_ST MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC20  A B C D Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(4) DPWR DGND	A B C D   Y 	D_HC20 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC21  A B C D Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 and(4) DPWR DGND	A B C D   Y 	D_HC21 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC27  A B C Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(3) DPWR DGND	A B C   Y 	D_HC27 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC30  A B C D E F G H Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(8) DPWR DGND	A B C D E F G H   Y 	D_HC30 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC32  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 or(2) DPWR DGND	A B   Y 	D_HC32 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC35  A Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 buf DPWR DGND	A   Y 	D_HC35 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC36  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(2) DPWR DGND	A B   Y 	D_HC36 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC42   A_I B_I C_I D_I Y0_O Y1_O Y2_O Y3_O Y4_O Y5_O Y6_O Y7_O Y8_O Y9_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC42LOG LOGICEXP (4,14) DPWR DGND A_I B_I C_I D_I A   B   C   D Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   A    = { A_I }   B    = { B_I }   C    = { C_I }   D    = { D_I }   ABAR = { ~A }   BBAR = { ~B }   CBAR = { ~C }   DBAR = { ~D }   Y0   = { ~(DBAR & CBAR & BBAR & ABAR ) }   Y1   = { ~(DBAR & CBAR & BBAR & A    ) }   Y2   = { ~(DBAR & CBAR & B    & ABAR ) }   Y3   = { ~(DBAR & CBAR & B    & A    ) }   Y4   = { ~(DBAR & C    & BBAR & ABAR ) }   Y5   = { ~(DBAR & C    & BBAR & A    ) }   Y6   = { ~(DBAR & C    & B    & ABAR ) }   Y7   = { ~(DBAR & C    & B    & A    ) }   Y8   = { ~(D    & CBAR & BBAR & ABAR ) }   Y9   = { ~(D    & CBAR & BBAR & A    ) }
.ENDS
.subckt 74HC51  A1 B1 C1 D1 E1 F1 Y1 A2 B2 C2 D2 Y2	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 aoi(3,2) DPWR DGND	A1 B1 C1 D1 E1 F1   Y1 	D_HC51_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 aoi(2,2) DPWR DGND	A2 B2 C2 D2   Y2 	D_HC51_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC73  CLK CLRBAR J K Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	_D_HI CLRBAR CLK   J K   Q QBAR 	D_HC73 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC74  1CLRBAR 1D 1CLK 1PREBAR 1Q 1QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UFF1 dff(1) DPWR DGND	1PREBAR 1CLRBAR 1CLK   1D   1Q 1QBAR 	D_HC74 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC75  1D 2D C 1Q 1QBAR 2Q 2QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UIBUF bufa(3) DPWR DGND	1D 2D C   1D_BUF 2D_BUF C_BUF 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U12 dltch(2) DPWR DGND	_D_HI _D_HI C_BUF   1D_BUF 2D_BUF   1Q 2Q 1QBAR 2QBAR 	D_HC75_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC76  CLK PREBAR CLRBAR J K Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	PREBAR CLRBAR CLK   J K   Q QBAR 	D_HC76 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC78  CLK CLRBAR 1PREBAR 1J 1K 1Q 1QBAR 2PREBAR 2J 2K 2Q 2QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UIBUF bufa(4) DPWR DGND	CLK CLRBAR 1PREBAR 2PREBAR   CLK_BUF CLRBAR_BUF 1PREB 2PREB 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 jkff(1) DPWR DGND	1PREB CLRBAR_BUF CLK_BUF   1J 1K   1Q 1QBAR 	D_HC78 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 jkff(1) DPWR DGND	2PREB CLRBAR_BUF CLK_BUF   2J 2K   2Q 2QBAR 	D_HC78 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC85A P3_I P2_I P1_I P0_I Q3_I Q2_I Q1_I Q0_I PGQ_I PEQ_I PLQ_I YPGQ_O YPEQ_O YPLQ_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC85ALOG LOGICEXP(11,14) DPWR DGND P3_I P2_I P1_I P0_I Q3_I Q2_I Q1_I Q0_I PGQ_I PEQ_I PLQ_I P3   P2   P1   P0   Q3   Q2   Q1   Q0   PGQ   PEQ   PLQ YPGQ YPEQ YPLQ D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   P3     = { P3_I }   P2     = { P2_I }   P1     = { P1_I }   P0     = { P0_I }   Q3     = { Q3_I }   Q2     = { Q2_I }   Q1     = { Q1_I }   Q0     = { Q0_I }   PGQ    = { PGQ_I }   PEQ    = { PEQ_I }   PLQ    = { PLQ_I }   C3     = { ~(P3 & Q3) }   C2     = { ~(P2 & Q2) }   C1     = { ~(P1 & Q1) }   C0     = { ~(P0 & Q0) }   P3C3    = { P3 & C3 }   P2C2    = { P2 & C2 }   P1C1    = { P1 & C1 }   P0C0    = { P0 & C0 }   Q3C3    = { Q3 & C3 }   Q2C2    = { Q2 & C2 }   Q1C1    = { Q1 & C1 }   Q0C0    = { Q0 & C0 }   D3      = { ~(P3C3 | Q3C3) }   D2      = { ~(P2C2 | Q2C2) }   D1      = { ~(P1C1 | Q1C1) }   D0      = { ~(P0C0 | Q0C0) }   D32     = { D3 & D2 }   D31     = { D32 & D1 }   D30     = { D31 & D0 }   YPGQ  = { ~Q3C3 & ~(Q2C2 & D3) & ~(Q1C1 & D32) & ~(Q0C0 & D31) &             ~(PLQ & D30) & ~(PEQ & D30) }   YPEQ  = { D30 & PEQ }   YPLQ  = { ~(PEQ & D30) & ~(PGQ & D30) & ~(P0C0 & D31) & ~(P1C1 & D32) &             ~(P2C2 & D3) & ~P3C3 }
.ENDS
.subckt 74HC86  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 xor DPWR DGND	A B   Y 	D_HC86 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC93   CKA_I CKB_I R01_I R02_I   QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND _D_HI CLRBAR CKA   _D_HI _D_HI     QA _D_NC D0_EFF  IO_HC
U2 JKFF(1) DPWR DGND _D_HI CLRBAR CKB   _D_HI _D_HI     QB _D_NC  D0_EFF  IO_HC
U3 JKFF(1) DPWR DGND _D_HI CLRBAR QB    _D_HI _D_HI     QC _D_NC  D0_EFF  IO_HC
U4 JKFF(1) DPWR DGND _D_HI CLRBAR QC    _D_HI _D_HI     QD _D_NC  D0_EFF  IO_HC
U5 BUFA(4) DPWR DGND CKA_I CKB_I R01_I R02_I   CKA CKB R01 R02 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U6 NAND(2) DPWR DGND R01 R02   CLRBAR  D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
.ENDS
.SUBCKT 74HC95   MODE_I CLK1_I CLK2_I SER_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR   DGND=_G_DGND PARAMS:   MNTYMXDLY=0    IO_LEVEL=0
UHC95LOG LOGICEXP(11,13) DPWR DGND MODE_I CLK1_I CLK2_I SER_I A_I B_I C_I D_I QA QB QC MODE CLK1 CLK2 SER A B C D CLK DA DB DC DD D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   MODE = { MODE_I }   CLK1 = { CLK1_I }   CLK2 = { CLK2_I }   SER = { SER_I }   A   = { A_I }   B   = { B_I }   C   = { C_I }   D   = { D_I }   MODEBAR = { ~MODE }   CLK = { ~((MODEBAR  & CLK1) | (MODE  & CLK2)) }   DA  = { (MODEBAR  & SER)    | (MODE  & A) }   DB  = { (MODEBAR  & QA) | (MODE  & B) }   DC  = { (MODEBAR  & QB) | (MODE  & C) }   DD  = { (MODEBAR  & QC) | (MODE  & D) }
U1 DFF(4) DPWR DGND _D_HI _D_HI CLK DA DB DC DD QA QB QC QD _D_NC _D_NC _D_NC _D_NC D0_EFF  IO_HC
.ENDS
.subckt 74HC107  CLK CLRBAR J K Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	_D_HI CLRBAR CLK   J K   Q QBAR 	D_HC107 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC109  CLK PREBAR CLRBAR J KBAR Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	PREBAR CLRBAR CLKBAR   J K   Q QBAR 	D_HC109 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 inva(2) DPWR DGND	KBAR CLK   K CLKBAR 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC112  CLK PREBAR CLRBAR J K Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	PREBAR CLRBAR CLK   J K   Q QBAR 	D_HC112 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC113  CLK PREBAR J K Q QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 jkff(1) DPWR DGND	PREBAR _D_HI CLK   J K   Q QBAR 	D_HC113 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC114  CLK CLRBAR 1PREBAR 1J 1K 1Q 1QBAR 2PREBAR 2J 2K 2Q 2QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UIBUF bufa(4) DPWR DGND	CLK CLRBAR 1PREBAR 2PREBAR   CLK_BUF CLRBAR_BUF 1PREB 2PREB 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 jkff(1) DPWR DGND	1PREB CLRBAR_BUF CLK_BUF   1J 1K   1Q 1QBAR 	D_HC114 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 jkff(1) DPWR DGND	2PREB CLRBAR_BUF CLK_BUF   2J 2K   2Q 2QBAR 	D_HC114 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC125  A GBAR Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 buf3 DPWR DGND	A   G   Y 	D_HC125 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 inv DPWR DGND	GBAR   G 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC126  A G Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 buf3 DPWR DGND	A   G   Y 	D_HC126 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC132  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(2) DPWR DGND	A B   Y 	D_HC132 IO_HC_ST MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC133  A B C D E F G H I J K L M Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(13) DPWR DGND	A	B	C	D	E	F	G	H	I	J	K	L	M	Y	D_HC133 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC137   G1_I G2BAR_I GLBAR_I A_I B_I C_I Y0_O Y1_O Y2_O Y3_O Y4_O Y5_O Y6_O Y7_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DLTCH(3) DPWR DGND _D_HI _D_HI LATCHEN  A     B     C QA    QB    QC QABAR QBBAR QCBAR D0_GFF  IO_HC
UHC137LOG LOGICEXP (12,14) DPWR DGND G1_I G2BAR_I GLBAR_I A_I B_I C_I QA QB QC QABAR QBBAR QCBAR              GLBAR   A   B   C   LATCHEN ENABLE Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1      = { G1_I }   G2BAR   = { G2BAR_I }   GLBAR   = { GLBAR_I }   A       = { A_I }   B       = { B_I }   C       = { C_I }   LATCHEN = { ~GLBAR }   ENABLE  = { G1 & ~G2BAR }   Y0      = { ~(ENABLE & QCBAR & QBBAR & QABAR) }   Y1      = { ~(ENABLE & QCBAR & QBBAR & QA   ) }   Y2      = { ~(ENABLE & QCBAR & QB    & QABAR) }   Y3      = { ~(ENABLE & QCBAR & QB    & QA   ) }   Y4      = { ~(ENABLE & QC    & QBBAR & QABAR) }   Y5      = { ~(ENABLE & QC    & QBBAR & QA   ) }   Y6      = { ~(ENABLE & QC    & QB    & QABAR) }   Y7      = { ~(ENABLE & QC    & QB    & QA   ) }
.ENDS
.SUBCKT 74HC138   G1_I G2ABAR_I G2BBAR_I A_I B_I C_I Y0_O Y1_O Y2_O Y3_O Y4_O Y5_O Y6_O Y7_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC138LOG LOGICEXP (6,9) DPWR DGND G1_I G2ABAR_I G2BBAR_I A_I B_I C_I ENABLE Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1     = { G1_I }   G2ABAR = { G2ABAR_I }   G2BBAR = { G2BBAR_I }   A      = { A_I }   B      = { B_I }   C      = { C_I }   ABAR   = { ~A }   BBAR   = { ~B }   CBAR   = { ~C }   ENABLE = { ~G2ABAR & ~G2BBAR & G1 }   Y0     = { ~(ENABLE & CBAR & BBAR & ABAR) }   Y1     = { ~(ENABLE & CBAR & BBAR & A   ) }   Y2     = { ~(ENABLE & CBAR & B    & ABAR) }   Y3     = { ~(ENABLE & CBAR & B    & A   ) }   Y4     = { ~(ENABLE & C    & BBAR & ABAR) }   Y5     = { ~(ENABLE & C    & BBAR & A   ) }   Y6     = { ~(ENABLE & C    & B    & ABAR) }   Y7     = { ~(ENABLE & C    & B    & A   ) }
.ENDS
.SUBCKT 74HC139   GBAR_I A_I B_I   Y0_O Y1_O Y2_O Y3_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC139LOG LOGICEXP (3,7) DPWR DGND GBAR_I A_I B_I GBAR   A   B Y0 Y1 Y2 Y3 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR   = { GBAR_I }   A      = { A_I }   B      = { B_I }   ABAR   = { ~A }   BBAR   = { ~B }   ENABLE = { ~GBAR }   Y0     = { ~(ENABLE & BBAR & ABAR ) }   Y1     = { ~(ENABLE & BBAR & A    ) }   Y2     = { ~(ENABLE & B    & ABAR ) }   Y3     = { ~(ENABLE & B    & A    ) }
.ENDS
.SUBCKT 74HC147   IN1_I IN2_I IN3_I IN4_I IN5_I IN6_I IN7_I IN8_I IN9_I A_O B_O C_O D_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC147LOG LOGICEXP (9,13) DPWR DGND IN1_I IN2_I IN3_I IN4_I IN5_I IN6_I IN7_I IN8_I IN9_I IN1   IN2   IN3   IN4   IN5   IN6   IN7   IN8   IN9 A B C D D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC: IN1    = { IN1_I } IN2    = { IN2_I } IN3    = { IN3_I } IN4    = { IN4_I } IN5    = { IN5_I } IN6    = { IN6_I } IN7    = { IN7_I } IN8    = { IN8_I } IN9    = { IN9_I } IN1BAR = { ~IN1 } IN2BAR = { ~IN2 } IN3BAR = { ~IN3 } IN4BAR = { ~IN4 } IN5BAR = { ~IN5 } IN6BAR = { ~IN6 } IN7BAR = { ~IN7 } IN8BAR = { ~IN8 } IN9BAR = { ~IN9 } D      = { IN8 & IN9 } C      = { ~(D & (IN4BAR | IN5BAR | IN6BAR | IN7BAR)) } B      = { ~(D & ((IN2BAR & IN4 & IN5) |                       (IN3BAR & IN4 & IN5) | IN6BAR | IN7BAR)) } A      = { ~(IN9BAR | D & ((IN1BAR & IN2 & IN4 & IN6) |                       (IN3BAR & IN4 & IN6) | (IN5BAR & IN6) | IN7BAR)) }
.ENDS
.SUBCKT 74HC148   IN0_I IN1_I IN2_I IN3_I IN4_I IN5_I IN6_I IN7_I EI_I A0_O A1_O A2_O GS_O EO_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC148LOG LOGICEXP (9,14) DPWR DGND IN0_I IN1_I IN2_I IN3_I IN4_I IN5_I IN6_I IN7_I EI_I IN0   IN1   IN2   IN3   IN4   IN5   IN6   IN7   EI A0 A1 A2 GS EO D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC: IN0    = { IN0_I } IN1    = { IN1_I } IN2    = { IN2_I } IN3    = { IN3_I } IN4    = { IN4_I } IN5    = { IN5_I } IN6    = { IN6_I } IN7    = { IN7_I } EI     = { EI_I } IN0BAR = { ~IN0 } IN1BAR = { ~IN1 } IN2BAR = { ~IN2 } IN3BAR = { ~IN3 } IN4BAR = { ~IN4 } IN5BAR = { ~IN5 } IN6BAR = { ~IN6 } IN7BAR = { ~IN7 } EIBAR  = { ~EI } A0     = { ~(EIBAR & ((IN1BAR & IN2 & IN4 & IN6) |                       (IN3BAR & IN4 & IN6) | (IN5BAR & IN6) | IN7BAR)) } A1     = { ~(EIBAR & ((IN2BAR & IN4 & IN5) |                       (IN3BAR & IN4 & IN5) | IN6BAR | IN7BAR)) } A2     = { ~(EIBAR & (IN4BAR | IN5BAR | IN6BAR | IN7BAR)) } EO     = { ~(IN0 & IN1 & IN2 & IN3 & IN4 & IN5 & IN6 & IN7 & EIBAR) } GS     = { ~(EO & EIBAR) }
.ENDS
.SUBCKT 74HC151 GBAR_I A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I Y_O W_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC151LOG LOGICEXP(12,14) DPWR DGND GBAR_I A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I GBAR A B C D0 D1 D2 D3 D4 D5 D6 D7 W Y D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D0 = { D0_I }   D1 = { D1_I }   D2 = { D2_I }   D3 = { D3_I }   D4 = { D4_I }   D5 = { D5_I }   D6 = { D6_I }   D7 = { D7_I }   IA = { ~A }   IB = { ~B }   IC = { ~C }   IG = { ~GBAR }   ID0 = { D0 & IA & IB & IC & IG }   ID1 = { D1 & A & IB & IC & IG }   ID2 = { D2 & IA & B & IC & IG }   ID3 = { D3 & A & B & IC & IG }   ID4 = { D4 & IA & IB & C & IG }   ID5 = { D5 & A & IB & C & IG }   ID6 = { D6 & IA & B & C & IG }   ID7 = { D7 & A & B & C & IG }   W = { ~(ID0 | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 | ID7) }   Y = { ~W }
.ENDS
.SUBCKT 74HC152 A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I W_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC152LOG LOGICEXP(11,12) DPWR DGND A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I A B C D0 D1 D2 D3 D4 D5 D6 D7 W D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   A = { A_I }   B = { B_I }   C = { C_I }   D0 = { D0_I }   D1 = { D1_I }   D2 = { D2_I }   D3 = { D3_I }   D4 = { D4_I }   D5 = { D5_I }   D6 = { D6_I }   D7 = { D7_I }   IA = { ~A }   IB = { ~B }   IC = { ~C }   ID0 = { D0 & IA & IB & IC }   ID1 = { D1 & A & IB & IC }   ID2 = { D2 & IA & B & IC }   ID3 = { D3 & A & B & IC }   ID4 = { D4 & IA & IB & C }   ID5 = { D5 & A & IB & C }   ID6 = { D6 & IA & B & C }   ID7 = { D7 & A & B & C }   W = { ~(ID0 | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 | ID7) }
.ENDS
.SUBCKT 74HC153 G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I  1C3_I 2C0_I 2C1_I 2C2_I 2C3_I Y1_O Y2_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC153LOG LOGICEXP(12,14) DPWR DGND G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I 1C3_I 2C0_I 2C1_I 2C2_I 2C3_I G1BAR G2BAR A B 1C0 1C1 1C2  1C3 2C0 2C1 2C2 2C3 Y1 Y2 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR = { G1BAR_I }   G2BAR = { G2BAR_I }   A = { A_I }   B = { B_I }   1C0 = { 1C0_I }   1C1 = { 1C1_I }   1C2 = { 1C2_I }   1C3 = { 1C3_I }   2C0 = { 2C0_I }   2C1 = { 2C1_I }   2C2 = { 2C2_I }   2C3 = { 2C3_I }   G1 = { ~G1BAR }   G2 = { ~G2BAR }   ABAR = { ~A }   BBAR = { ~B }   I0 = { G1 & BBAR & ABAR & 1C0 }   I1 = { G1 & BBAR & A    & 1C1 }   I2 = { G1 & B    & ABAR & 1C2 }   I3 = { G1 & B    & A    & 1C3 }   I4 = { G2 & BBAR & ABAR & 2C0 }   I5 = { G2 & BBAR & A    & 2C1 }   I6 = { G2 & B    & ABAR & 2C2 }   I7 = { G2 & B    & A    & 2C3 }   Y1 = { I0 | I1 | I2 | I3 }   Y2 = { I4 | I5 | I6 | I7 }
.ENDS
.SUBCKT 74HC154   G1BAR_I G2BAR_I A_I B_I C_I D_I Y0_O Y1_O  Y2_O  Y3_O  Y4_O  Y5_O  Y6_O  Y7_O Y8_O Y9_O Y10_O Y11_O Y12_O Y13_O Y14_O Y15_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC154LOG LOGICEXP (6,21) DPWR DGND G1BAR_I G2BAR_I A_I B_I C_I D_I ENABLE          A   B   C   D Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR  = { G1BAR_I }   G2BAR  = { G2BAR_I }   ENABLE = { ~(G1BAR | G2BAR) }   A      = { A_I }   B      = { B_I }   C      = { C_I }   D      = { D_I }   ABAR   = { ~A }   BBAR   = { ~B }   CBAR   = { ~C }   DBAR   = { ~D }   Y0     = { ~(ENABLE & DBAR & CBAR & BBAR & ABAR) }   Y1     = { ~(ENABLE & DBAR & CBAR & BBAR & A   ) }   Y2     = { ~(ENABLE & DBAR & CBAR & B    & ABAR) }   Y3     = { ~(ENABLE & DBAR & CBAR & B    & A   ) }   Y4     = { ~(ENABLE & DBAR & C    & BBAR & ABAR) }   Y5     = { ~(ENABLE & DBAR & C    & BBAR & A   ) }   Y6     = { ~(ENABLE & DBAR & C    & B    & ABAR) }   Y7     = { ~(ENABLE & DBAR & C    & B    & A   ) }   Y8     = { ~(ENABLE & D    & CBAR & BBAR & ABAR) }   Y9     = { ~(ENABLE & D    & CBAR & BBAR & A   ) }   Y10    = { ~(ENABLE & D    & CBAR & B    & ABAR) }   Y11    = { ~(ENABLE & D    & CBAR & B    & A   ) }   Y12    = { ~(ENABLE & D    & C    & BBAR & ABAR) }   Y13    = { ~(ENABLE & D    & C    & BBAR & A   ) }   Y14    = { ~(ENABLE & D    & C    & B    & ABAR) }   Y15    = { ~(ENABLE & D    & C    & B    & A   ) }
.ENDS
.SUBCKT 74HC155   G1BAR_I G2BAR_I A_I B_I C1_I C2BAR_I 1Y0_O 1Y1_O 1Y2_O 1Y3_O 2Y0_O 2Y1_O 2Y2_O 2Y3_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC155LOG LOGICEXP (6,14) DPWR DGND G1BAR_I G2BAR_I A_I B_I C1_I C2BAR_I         G2BAR   A   B   C2BAR      ENABLE1 ENABLE2 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y2 2Y3 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR   = { G1BAR_I }   G2BAR   = { G2BAR_I }   A       = { A_I }   B       = { B_I }   C1      = { C1_I }   C2BAR   = { C2BAR_I }   ABAR    = { ~A }   BBAR    = { ~B }   ENABLE1 = { ~G1BAR &  C1 }   ENABLE2 = { ~G2BAR & ~C2BAR }   1Y0     = { ~(ENABLE1 & BBAR & ABAR) }   1Y1     = { ~(ENABLE1 & BBAR & A   ) }   1Y2     = { ~(ENABLE1 & B    & ABAR) }   1Y3     = { ~(ENABLE1 & B    & A   ) }   2Y0     = { ~(ENABLE2 & BBAR & ABAR) }   2Y1     = { ~(ENABLE2 & BBAR & A   ) }   2Y2     = { ~(ENABLE2 & B    & ABAR) }   2Y3     = { ~(ENABLE2 & B    & A   ) }
.ENDS
.SUBCKT 74HC157 GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I Y1_O Y2_O Y3_O Y4_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC157LOG LOGICEXP(10,14) DPWR DGND GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I GBAR 1A 1B 2A 2B 3A 3B 4A 4B SEL Y1 Y2 Y3 Y4 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   1A = { 1A_I }   1B = { 1B_I }   2A = { 2A_I }   2B = { 2B_I }   3A = { 3A_I }   3B = { 3B_I }   4A = { 4A_I }   4B = { 4B_I }   SEL = { SEL_I }   SEL1 = { ~GBAR & ~SEL }   SEL2 = { ~GBAR &  SEL }   Y1 = { (1A & SEL1) | (1B & SEL2) }   Y2 = { (2A & SEL1) | (2B & SEL2) }   Y3 = { (3A & SEL1) | (3B & SEL2) }   Y4 = { (4A & SEL1) | (4B & SEL2) }
.ENDS
.SUBCKT 74HC158 GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I Y1_O Y2_O Y3_O Y4_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC158LOG LOGICEXP(10,14) DPWR DGND GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I GBAR 1A 1B 2A 2B 3A 3B 4A 4B SEL Y1 Y2 Y3 Y4 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   1A = { 1A_I }   1B = { 1B_I }   2A = { 2A_I }   2B = { 2B_I }   3A = { 3A_I }   3B = { 3B_I }   4A = { 4A_I }   4B = { 4B_I }   SEL = { SEL_I }   SEL1 = { ~GBAR & ~SEL }   SEL2 = { ~GBAR &  SEL }   Y1 = { ~((1A & SEL1) | (1B & SEL2)) }   Y2 = { ~((2A & SEL1) | (2B & SEL2)) }   Y3 = { ~((3A & SEL1) | (3B & SEL2)) }   Y4 = { ~((4A & SEL1) | (4B & SEL2)) }
.ENDS
.SUBCKT 74HC160  CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O RCO_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC160LOG LOGICEXP(15,15) DPWR DGND CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA QD QABAR QBBAR QCBAR QDBAR CLK ENP ENT CLRBAR LOADBAR A B C D RCO DA DB DC DD EN D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLK = { CLK_I }                        ENP = { ENP_I }   ENT = { ENT_I }   CLRBAR = { CLRBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   LOAD = { ~LOADBAR }                  EN = { ~(ENP & ENT) }   DA = { (A & LOAD) | (LOADBAR & ~(QABAR ^ ~EN)) }   IB1 = { ~(EN | QABAR | QD) }   DB = { (B & LOAD) | (LOADBAR & ~(IB1 ^ QBBAR)) }   IC1 = { ~(EN | QABAR | QBBAR) }   DC = { (C & LOAD) | (LOADBAR & ~(IC1 ^ QCBAR)) }   ID1 = { ~(EN | QABAR | QBBAR | QCBAR) }   ID2 = { ~(EN | ~(QDBAR | QA)) }   DD = { (D & LOAD ) | ( LOADBAR & ((QDBAR & ID1) | ~(QDBAR | ID2))) }   RCO = { ENT & QA & QBBAR & QCBAR & QD }
UDFF DFF(4) DPWR DGND _D_HI CLRBAR CLK DA DB DC DD QA QB QC QD QABAR QBBAR QCBAR QDBAR D0_EFF IO_HC
.ENDS
.SUBCKT 74HC161 CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O RCO_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(4) DPWR DGND _D_HI CLRBAR CLK DA DB DC DD QA QB QC QD QABAR QBBAR QCBAR QDBAR D0_EFF IO_HC
UHC161LOG LOGICEXP(17,15) DPWR DGND CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA QB QC QD QABAR QBBAR QCBAR QDBAR CLK ENP ENT CLRBAR LOADBAR A B C D RCO DA DB DC DD IEN D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLK = { CLK_I }   ENP = { ENP_I }   ENT = { ENT_I }   CLRBAR = { CLRBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   IEN = { ~(ENT & ENP) }   ILD = { ~LOADBAR }   IA1 = { A & ILD }   IA2 = { ~(~IEN ^ QABAR) & LOADBAR }   IB1 = { B & ILD }   IB2 = { ~(~(IEN | QABAR) ^ QBBAR) & LOADBAR }   IC1 = { C & ILD }   IC2 = { (~((~(IEN | QBBAR | QABAR)) ^ QCBAR)) & LOADBAR }   ID1 = { D & ILD }   ID2 = { ~(IEN | QCBAR | QBBAR | QABAR) }   ID3 = { LOADBAR & ((ID2 & QDBAR) | ~(ID2 | QDBAR)) }   RCO = { QD & QC & QB & QA & ENT }   DA = { IA1 | IA2 }   DB = { IB1 | IB2 }   DC = { IC1 | IC2 }   DD = { ID1 | ID3 }
.ENDS
.SUBCKT 74HC162  CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O RCO_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC162LOG LOGICEXP(15,15) DPWR DGND CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA QD QABAR QBBAR QCBAR QDBAR CLK ENP ENT CLRBAR LOADBAR A B C D RCO DA DB DC DD EN D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLK = { CLK_I }                        ENP = { ENP_I }   ENT = { ENT_I }   CLRBAR = { CLRBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   LOAD = { ~(LOADBAR | ~CLRBAR) }      LOADB = { ~(LOAD | ~CLRBAR) }   EN = { ~(ENP & ENT) }   DA = { (A & LOAD) | (LOADB & ~(QABAR ^ ~EN)) }   IB1 = { ~(EN | QABAR | QD) }   DB = { (B & LOAD) | (LOADB & ~(IB1 ^ QBBAR)) }   IC1 = { ~(EN | QABAR | QBBAR) }   DC = { (C & LOAD) | (LOADB & ~(IC1 ^ QCBAR)) }   ID1 = { ~(EN | QABAR | QBBAR | QCBAR) }   ID2 = { ~(EN | ~(QDBAR | QA)) }   DD = { (D & LOAD ) | ( LOADB & ((QDBAR & ID1) | ~(QDBAR | ID2))) }   RCO = { ENT & QA & QBBAR & QCBAR & QD }
UDFF DFF(4) DPWR DGND _D_HI _D_HI CLK DA DB DC DD QA QB QC QD QABAR QBBAR QCBAR QDBAR D0_EFF IO_HC
.ENDS
.SUBCKT 74HC163 CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O RCO_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(4) DPWR DGND _D_HI _D_HI CLK DA DB DC DD QA QB QC QD QABAR QBBAR QCBAR QDBAR D0_EFF IO_HC
UHC163LOG LOGICEXP(17,15) DPWR DGND CLK_I ENP_I ENT_I CLRBAR_I LOADBAR_I A_I B_I C_I D_I QA QB QC QD  QABAR QBBAR QCBAR QDBAR CLK ENP ENT CLRBAR LOADBAR A B C D RCO DA DB DC DD IEN D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLK = { CLK_I }   ENP = { ENP_I }   ENT = { ENT_I }   CLRBAR = { CLRBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   IEN = { ~(ENT & ENP) }   ILD = { ~(LOADBAR | ~CLRBAR) }   ILC = { ~(ILD | ~CLRBAR) }   IA1 = { A & ILD }   IA2 = { ~(~IEN ^ QABAR) & ILC }   IB1 = { B & ILD }   IB2 = { ~(~(IEN | QABAR) ^ QBBAR) & ILC }   IC1 = { C & ILD }   IC2 = { (~((~(IEN | QBBAR | QABAR)) ^ QCBAR)) & ILC }   IDB = { D & ILD }   IDC = { ~(IEN | QCBAR | QBBAR | QABAR) }   IDD = { ILC & ((IDC & QDBAR) | ~(IDC | QDBAR)) }   RCO = { QD & QC & QB & QA & ENT }   DA = { IA1 | IA2 }   DB = { IB1 | IB2 }   DC = { IC1 | IC2 }   DD = { IDB | IDD }
.ENDS
.SUBCKT 74HC164  CLRBAR_I CLK_I A_I B_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O QH_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUFA(4) DPWR DGND CLRBAR_I CLK_I A_I B_I  CLRBAR CLK A B D0_GATE IO_HC  IO_LEVEL={IO_LEVEL}
U2 AND(2) DPWR DGND A B   IN D0_GATE IO_HC 
U3 DFF(8) DPWR DGND _D_HI   CLRBAR  CLK IN      QA  QB  QC  QD  QE  QF  QG QA  QB  QC  QD  QE  QF  QG  QH _D_NC   _D_NC   _D_NC   _D_NC   _D_NC   _D_NC   _D_NC   _D_NC D0_EFF IO_HC 
.ENDS
.SUBCKT 74HC165 SH_LDBAR_I CLK_INH_I CLK_I SER_I A_I B_I C_I D_I E_I F_I G_I H_I QH_O QHBAR_O OPTIONAL: DPWR = _G_DPWR   DGND = _G_DGND PARAMS:   MNTYMXDLY = 0    IO_LEVEL = 0
UHC165LOG LOGICEXP(12,29) DPWR DGND SH_LDBAR_I CLK_INH_I CLK_I SER_I A_I B_I C_I D_I E_I F_I G_I H_I SH_LDBAR CLK_INH CLK SER A B C D E F G H SA SB SC SD SE SF SG SH RA RB RC RD RE RF RG RH CK D0_GATE  IO_HC  IO_LEVEL={IO_LEVEL} LOGIC:   SH_LDBAR = { SH_LDBAR_I }   CLK_INH = { CLK_INH_I }   CLK = { CLK_I }   SER = { SER_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   E = { E_I }   F = { F_I }   G = { G_I }   H = { H_I }   LOAD = { ~SH_LDBAR }   SA = { ~(LOAD & A) }   SB = { ~(LOAD & B) }   SC = { ~(LOAD & C) }   SD = { ~(LOAD & D) }   SE = { ~(LOAD & E) }   SF = { ~(LOAD & F) }   SG = { ~(LOAD & G) }   SH = { ~(LOAD & H) }   RA = { ~(LOAD & SA) }   RB = { ~(LOAD & SB) }   RC = { ~(LOAD & SC) }   RD = { ~(LOAD & SD) }   RE = { ~(LOAD & SE) }   RF = { ~(LOAD & SF) }   RG = { ~(LOAD & SG) }   RH = { ~(LOAD & SH) }   CK = { CLK_INH | CLK }
U1 DFF(1) DPWR DGND SA RA CK SER QA _D_NC D0_EFF  IO_HC
U2 DFF(1) DPWR DGND SB RB CK QA QB _D_NC D0_EFF  IO_HC
U3 DFF(1) DPWR DGND SC RC CK QB QC _D_NC D0_EFF  IO_HC
U4 DFF(1) DPWR DGND SD RD CK QC QD _D_NC D0_EFF  IO_HC
U5 DFF(1) DPWR DGND SE RE CK QD QE _D_NC D0_EFF  IO_HC
U6 DFF(1) DPWR DGND SF RF CK QE QF _D_NC D0_EFF  IO_HC
U7 DFF(1) DPWR DGND SG RG CK QF QG _D_NC D0_EFF  IO_HC
U8 DFF(1) DPWR DGND SH RH CK QG QH QHBAR D0_EFF  IO_HC
.ENDS
.SUBCKT 74HC166 CLRBAR_I SH_LDBAR_I CLK_INH_I CLK_I SER_I A_I B_I C_I D_I E_I F_I G_I H_I QH_O OPTIONAL: DPWR=_G_DPWR    DGND=_G_DGND PARAMS:   MNTYMXDLY=0     IO_LEVEL=0
UHC166LOG LOGICEXP(20,30) DPWR DGND CLRBAR_I SH_LDBAR_I CLK_INH_I CLK_I SER_I A_I B_I C_I D_I E_I F_I G_I H_I  QA QB QC QD QE QF QG CLRBAR SH_LDBAR CLK_INH CLK SER A B C D E F G H JA JB JC JD JE JF JG JH  KA KB KC KD KE KF KG KH CK D0_GATE  IO_HC  IO_LEVEL={IO_LEVEL} LOGIC:   CLRBAR    = { CLRBAR_I }   SH_LDBAR  = { SH_LDBAR_I }   CLK_INH   = { CLK_INH_I }   CLK       = { CLK_I }   SER       = { SER_I }   A         = { A_I }   B         = { B_I }   C         = { C_I }   D         = { D_I }   E         = { E_I }   F         = { F_I }   G         = { G_I }   H         = { H_I }   LOAD = { ~SH_LDBAR }   KA = { ~((SH_LDBAR & SER) | (LOAD & A)) }   KB = { ~((SH_LDBAR & QA)  | (LOAD & B)) }   KC = { ~((SH_LDBAR & QB)  | (LOAD & C)) }   KD = { ~((SH_LDBAR & QC)  | (LOAD & D)) }   KE = { ~((SH_LDBAR & QD)  | (LOAD & E)) }   KF = { ~((SH_LDBAR & QE)  | (LOAD & F)) }   KG = { ~((SH_LDBAR & QF)  | (LOAD & G)) }   KH = { ~((SH_LDBAR & QG)  | (LOAD & H)) }   JA = { ~KA }   JB = { ~KB }   JC = { ~KC }   JD = { ~KD }   JE = { ~KE }   JF = { ~KF }   JG = { ~KG }   JH = { ~KH }   CK = { ~(CLK | CLK_INH) }
U1 JKFF(8) DPWR DGND  _D_HI CLRBAR CK JA JB JC JD JE JF JG JH KA KB KC KD KE KF KG KH QA QB QC QD QE QF QG QH _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC D0_EFF  IO_HC
.ENDS
.SUBCKT 74HC173   CLR_I CLK_I E0BAR_I E1BAR_I M_I N_I 1D_I 2D_I 3D_I 4D_I   1Q_O 2Q_O 3Q_O 4Q_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(4) DPWR DGND _D_HI CLRBAR CLK DFF1  DFF2  DFF3  DFF4 1Q    2Q    3Q    4Q _D_NC _D_NC _D_NC _D_NC D0_EFF  IO_HC
UHC173LOG LOGICEXP (14,13) DPWR DGND CLR_I  CLK_I E0BAR_I E1BAR_I M_I N_I 1D_I 2D_I 3D_I 4D_I 1Q 2Q 3Q 4Q CLR CLRBAR CLK DATEN OE 1D 2D 3D 4D DFF1 DFF2 DFF3 DFF4 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLR      = { CLR_I }   CLRBAR   = { ~CLR }   CLK      = { CLK_I }   E0BAR    = { E0BAR_I }   E1BAR    = { E1BAR_I }   M        = { M_I }   N        = { N_I }   1D       = { 1D_I }   2D       = { 2D_I }   3D       = { 3D_I }   4D       = { 4D_I }   DATENBAR = { E0BAR | E1BAR }   DATEN    = { ~DATENBAR }   OE       = { ~(M | N) }   DFF1     = { (1D & DATEN) | (1Q & DATENBAR) }   DFF2     = { (2D & DATEN) | (2Q & DATENBAR) }   DFF3     = { (3D & DATEN) | (3Q & DATENBAR) }   DFF4     = { (4D & DATEN) | (4Q & DATENBAR) }
.ENDS
.subckt 74HC174  CLRBAR CLK D1 D2 D3 D4 D5 D6 Q1 Q2 Q3 Q4 Q5 Q6	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UD dff(6) DPWR DGND	_D_HI	CLRBAR	CLK	D1	D2	D3	D4	D5	D6	Q1	Q2	Q3	Q4	Q5	Q6	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC174 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC175  CLRBAR CLK D1 D2 D3 D4 Q1 Q2 Q3 Q4 Q1BAR Q2BAR Q3BAR Q4BAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UD dff(4) DPWR DGND	_D_HI	CLRBAR	CLK	D1	D2	D3	D4	Q1	Q2	Q3	Q4	Q1BAR	Q2BAR	Q3BAR	Q4BAR	D_HC175 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC180   A_I B_I C_I D_I E_I F_I G_I H_I EIN_I OIN_I EOUT_O OOUT_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC180LOG LOGICEXP (10,4) DPWR DGND A_I B_I C_I D_I E_I F_I G_I H_I EIN_I OIN_I                                 EIN   OIN   EOUT OOUT D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   A      = { A_I }   B      = { B_I }   C      = { C_I }   D      = { D_I }   E      = { E_I }   F      = { F_I }   G      = { G_I }   H      = { H_I }   EIN    = { EIN_I }   OIN    = { OIN_I }   PARITY = { A ^ B ^ C ^ D ^ E ^ F ^ G ^ H }   EOUT   = { ~((~PARITY & OIN) | (PARITY & EIN)) }   OOUT   = { ~((~PARITY & EIN) | (PARITY & OIN)) }
.ENDS
.SUBCKT 74HC181   A0BAR_I A1BAR_I A2BAR_I A3BAR_I B0BAR_I B1BAR_I B2BAR_I B3BAR_I S0_I S1_I S2_I S3_I M_I CN_I F0BAR_O F1BAR_O F2BAR_O F3BAR_O AEQUALB_O PBAR_O GBAR_O CN+4_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC181LOG LOGICEXP (14,22) DPWR DGND A0BAR_I A1BAR_I A2BAR_I A3BAR_I B0BAR_I B1BAR_I B2BAR_I B3BAR_I S0_I S1_I S2_I S3_I M_I CN_I A0BAR   A1BAR   A2BAR   A3BAR   B0BAR   B1BAR   B2BAR   B3BAR S0   S1   S2   S3   M   CN F0BAR   F1BAR   F2BAR   F3BAR   AEQUALB PBAR    GBAR    CN+4 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   A0BAR   = { A0BAR_I }   A1BAR   = { A1BAR_I }   A2BAR   = { A2BAR_I }   A3BAR   = { A3BAR_I }   B0BAR   = { B0BAR_I }   B1BAR   = { B1BAR_I }   B2BAR   = { B2BAR_I }   B3BAR   = { B3BAR_I }   S0      = { S0_I }   S1      = { S1_I }   S2      = { S2_I }   S3      = { S3_I }   M       = { M_I }   CN      = { CN_I }   TOP3    = { ~( (A3BAR & B3BAR & S3) | (A3BAR & ~B3BAR & S2) ) }   BOT3    = { ~(        (~B3BAR & S1) |  A3BAR | (B3BAR & S0) ) }   TOP2    = { ~( (A2BAR & B2BAR & S3) | (A2BAR & ~B2BAR & S2) ) }   BOT2    = { ~(        (~B2BAR & S1) |  A2BAR | (B2BAR & S0) ) }   TOP1    = { ~( (A1BAR & B1BAR & S3) | (A1BAR & ~B1BAR & S2) ) }   BOT1    = { ~(        (~B1BAR & S1) |  A1BAR | (B1BAR & S0) ) }   TOP0    = { ~( (A0BAR & B0BAR & S3) | (A0BAR & ~B0BAR & S2) ) }   BOT0    = { ~(        (~B0BAR & S1) |  A0BAR | (B0BAR & S0) ) }   MBAR    = { ~M }   F3BAR   = { (TOP3 ^ BOT3) ^ ~( (  CN & MBAR & TOP2 & TOP1 & TOP0) |                                  (BOT0 & MBAR & TOP2 & TOP1) |                                  (BOT1 & MBAR & TOP2) |                                  (BOT2 & MBAR) ) }   F2BAR   = { (TOP2 ^ BOT2) ^ ~( (  CN & MBAR & TOP1 & TOP0) |                                  (BOT0 & MBAR & TOP1) |                                  (BOT1 & MBAR) ) }   F1BAR   = { (TOP1 ^ BOT1) ^ ~( (  CN & MBAR & TOP0) |                                  (BOT0 & MBAR) ) }   F0BAR   = { (TOP0 ^ BOT0) ^ ~(    CN & MBAR) }   AEQUALB = { F3BAR & F2BAR & F1BAR & F0BAR }   PBAR    = { ~(         TOP3 & TOP2 & TOP1 & TOP0) }   GBAR    = { ~( (BOT0 & TOP3 & TOP2 & TOP1) |                  (BOT1 & TOP3 & TOP2) |                  (BOT2 & TOP3) |                    BOT3 ) }   CN+4    = { ~GBAR | (~PBAR & CN) }
.ENDS
.SUBCKT 74HC182   G3BAR_I G2BAR_I G1BAR_I G0BAR_I P3BAR_I P2BAR_I P1BAR_I P0BAR_I CN_I GBAR_O PBAR_O CN+X_O CN+Y_O CN+Z_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC182LOG LOGICEXP (9,14) DPWR DGND G3BAR_I G2BAR_I G1BAR_I G0BAR_I P3BAR_I P2BAR_I P1BAR_I P0BAR_I CN_I G3BAR   G2BAR   G1BAR   G0BAR   P3BAR   P2BAR   P1BAR   P0BAR   CN   GBAR PBAR CN+X CN+Y CN+Z D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G3BAR = { G3BAR_I }   G2BAR = { G2BAR_I }   G1BAR = { G1BAR_I }   G0BAR = { G0BAR_I }   P3BAR = { P3BAR_I }   P2BAR = { P2BAR_I }   P1BAR = { P1BAR_I }   P0BAR = { P0BAR_I }   CN    = { CN_I }   CNBAR = { ~CN }   PBAR  = { P0BAR | P1BAR | P2BAR | P3BAR }   GBAR  = {    (        G0BAR & G1BAR & G2BAR & G3BAR) |                (P1BAR         & G1BAR & G2BAR & G3BAR) |                (P2BAR                 & G2BAR & G3BAR) |                (P3BAR                         & G3BAR) }   CN+Z  = { ~( (CNBAR & G0BAR & G1BAR & G2BAR) |                (P0BAR & G0BAR & G1BAR & G2BAR) |                (P1BAR         & G1BAR & G2BAR) |                (P2BAR                 & G2BAR) ) }   CN+Y  = { ~( (CNBAR & G0BAR & G1BAR) |                (P0BAR & G0BAR & G1BAR) |                (P1BAR         & G1BAR) ) }   CN+X  = { ~( (CNBAR & G0BAR) |                (P0BAR & G0BAR) ) }
.ENDS
.SUBCKT 74HC190 CLK_I DUBAR_I CTENBAR_I LOADBAR_I A_I B_I C_I D_I  RCOBAR_O MXMNOUT_O QA_O QB_O QC_O QD_O  OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC190 LOGICEXP (12,22) DPWR DGND CLK_I DUBAR_I CTENBAR_I LOADBAR_I A_I B_I C_I D_I QABAR QBBAR QCBAR QDBAR CLK DUBAR CTENBAR LOADBAR A B C D MXMNOUT RCOBAR  SA RA DA SB RB DB SC RC DC SD RD DD D0_GATE IO_HC IO_LEVEL={IO_LEVEL}  LOGIC:   CLK = { CLK_I }   DUBAR = { DUBAR_I }   CTENBAR = { CTENBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   DU = { ~DUBAR }   LOAD = { ~LOADBAR }   CTEN = { ~CTENBAR }   CTD = { DUBAR & CTEN }   CTU = { DU & CTEN }   MXMNOUT = { (~QABAR & ~QDBAR & DU) | (QABAR & QBBAR & QCBAR &      QDBAR & DUBAR) }   RCOBAR = { ~(MXMNOUT & CTEN & ~CLK) }   SA = { ~(A & LOAD) }   RA = { ~(~A & LOAD) }   DA = { ~QABAR ^ CTEN }   SB = { ~(B & LOAD) }   RB = { ~(~B & LOAD) }   I1DB = { ~QABAR & QDBAR }   I2DB = { QABAR & ~(QBBAR & QCBAR & QDBAR) }   I3DB = { I1DB ^ ~QBBAR }   I4DB = { I2DB ^ ~QBBAR }   I5DB = { I3DB & CTU }   I6DB = { CTENBAR & ~QBBAR }   I7DB = { I4DB & CTD }   DB = { I5DB | I6DB | I7DB }   SC = { ~(C & LOAD) }   RC = { ~(~C & LOAD) }   I1DC = { ~QABAR & ~QBBAR }   I2DC = { QABAR & QBBAR & ~(QBBAR & QCBAR & QDBAR) }   I3DC = { I1DC ^ ~QCBAR }   I4DC = { I2DC ^ ~QCBAR }   I5DC = { I3DC & CTU }   I6DC = { CTENBAR & ~QCBAR }   I7DC = { I4DC & CTD }   DC = { I5DC | I6DC | I7DC }   SD = { ~(D & LOAD) }   RD = { ~(~D & LOAD) }   I1DD = { QABAR & ~QDBAR }   I2DD = { ~QABAR & ~QBBAR & ~QCBAR & QDBAR }   I3DD = { QABAR & QBBAR & QCBAR }   I4DD = { I1DD | I2DD }   I5DD = { I3DD ^ ~QDBAR }   I6DD = { I4DD & CTU }   I7DD = { ~QDBAR & CTENBAR }   I8DD = { I5DD & CTD }   DD = { I6DD | I7DD | I8DD }
UDA DFF(1) DPWR DGND SA RA CLK DA QA QABAR D0_EFF IO_HC
UDB DFF(1) DPWR DGND SB RB CLK DB QB QBBAR D0_EFF IO_HC
UDC DFF(1) DPWR DGND SC RC CLK DC QC QCBAR D0_EFF IO_HC
UDD DFF(1) DPWR DGND SD RD CLK DD QD QDBAR D0_EFF IO_HC
.ENDS
.SUBCKT 74HC191 CLK_I DUBAR_I CTENBAR_I LOADBAR_I A_I B_I C_I D_I RCOBAR_O MXMNOUT_O QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(1) DPWR DGND SA RA CLK DA QA QABAR D0_EFF IO_HC
U2 DFF(1) DPWR DGND SB RB CLK DB QB QBBAR D0_EFF IO_HC
U3 DFF(1) DPWR DGND SC RC CLK DC QC QCBAR D0_EFF IO_HC
U4 DFF(1) DPWR DGND SD RD CLK DD QD QDBAR D0_EFF IO_HC
UHC191LOG LOGICEXP (12,22) DPWR DGND CLK_I DUBAR_I CTENBAR_I LOADBAR_I A_I B_I C_I D_I QABAR QBBAR QCBAR QDBAR CLK DUBAR CTENBAR LOADBAR A B C D MXMNOUT RCOBAR  SA RA DA SB RB DB SC RC DC SD RD DD D0_GATE IO_HC IO_LEVEL={IO_LEVEL} MNTYMXDLY={MNTYMXDLY} LOGIC:   CLK = { CLK_I }   DUBAR = { DUBAR_I }   CTENBAR = { CTENBAR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   IEN1 = { ~(~DUBAR | CTENBAR) }   IEN2 = { ~(DUBAR | CTENBAR) }   ILD = { ~LOADBAR }   IQA = { ~QABAR }   IQB = { ~QBBAR }   IQC = { ~QCBAR }   IQD = { ~QDBAR }   IM1 = { ~(IQA & IQB & IQC & IQD & ~DUBAR) }   IM2 = { ~(QABAR & QBBAR & QCBAR & QDBAR & DUBAR) }   IB1 = { ~(IEN2 & (IQA ^ IQB)) }   IB2 = { ~((IQB ^ QABAR) & IEN1) }   IC1 = { ~(IEN2 & ((IQA & IQB) ^ IQC)) }   IC2 = { ~((IQC ^ (QABAR & QBBAR)) & IEN1) }   ID1 = { ~(IEN2 & ((IQA & IQB & IQC) ^ IQD)) }   ID2 = { ~((IQD ^ (QABAR & QBBAR & QCBAR)) & IEN1) }   SA = { ~(A & ILD) }   RA = { ~(~A & ILD) }   SB = { ~(B & ILD) }   RB = { ~(~B & ILD) }   SC = { ~(C & ILD) }   RC = { ~(~C & ILD) }   SD = { ~(D & ILD) }   RD = { ~(~D & ILD) }   DA = { ~CTENBAR ^ IQA }   DB = { ~(IB1 & IB2 & ~(CTENBAR & IQB)) }   DC = { ~(IC1 & IC2 & ~(CTENBAR & IQC)) }   DD = { ~(ID1 & ID2 & ~(CTENBAR & IQD)) }   MXMNOUT = { ~(IM1 & IM2) }   RCOBAR = { ~(MXMNOUT & ~CTENBAR & ~CLK) }
.ENDS
.SUBCKT 74HC192 UP_I DOWN_I CLR_I LOADBAR_I A_I B_I C_I D_I  QA_O QB_O QC_O QD_O BOBAR_O COBAR_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(1) DPWR DGND SA RA MCLK QABAR QA QABAR D0_EFF IO_HC
U2 DFF(1) DPWR DGND SB RB MCLK DB QB QBBAR D0_EFF IO_HC
U3 DFF(1) DPWR DGND SC RC MCLK DC QC QCBAR D0_EFF IO_HC
U4 DFF(1) DPWR DGND SD RD MCLK DD QD QDBAR D0_EFF IO_HC
U5 SRFF(1) DPWR DGND UP DOWN _D_HI _D_LO _D_LO IU ID D0_GFF IO_HC
UHC192LOG LOGICEXP (14,22) DPWR DGND UP_I DOWN_I CLR_I LOADBAR_I A_I B_I C_I D_I QABAR QBBAR QCBAR QDBAR IU ID UP DOWN CLR LOADBAR A B C D BOBAR COBAR MCLK  SA RA SB RB SC RC SD RD DB DC DD D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   UP = { UP_I }   DOWN = { DOWN_I }   CLR = { CLR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   ICL = { ~CLR }   ILD = { ~LOADBAR }   MCLK = { UP & DOWN }   IN1 = { ~(QBBAR & QCBAR & QDBAR) }   IQA = { ~QABAR }   IQB = { ~QBBAR }   IQC = { ~QCBAR }   IQD = { ~QDBAR }   IB1 = { IU & ((IQA & QDBAR) ^ IQB) }   IB2 = { (IQB ^ (QABAR & IN1)) & ID }   IC1 = { IU & ((IQA & IQB) ^ IQC) }   IC2 = { (IQC ^ (QABAR & QBBAR & IN1)) & ID }   ID1 = { IU & ((QDBAR & IQC & IQB & IQA) | (QABAR & IQD)) }   ID2 = { (IQD ^ (QABAR & QBBAR & QCBAR)) & ID }   DB = { IB1 | IB2 }   DC = { IC1 | IC2 }   DD = { ID1 | ID2 }   SA = { ~(A & ICL & ILD) }   RA = { ~(~A & ILD) & ICL }   SB = { ~(B & ICL & ILD) }   RB = { ~(~B & ILD) & ICL }   SC = { ~(C & ICL & ILD) }   RC = { ~(~C & ILD) & ICL }   SD = { ~(D & ICL & ILD) }   RD = { ~(~D & ILD) & ICL }   COBAR = { ~(IQA & IQD & ~UP) }   BOBAR = { ~(QABAR & QBBAR & QCBAR & QDBAR & ~DOWN) }
.ENDS
.SUBCKT 74HC193 UP_I DOWN_I CLR_I LOADBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O BOBAR_O COBAR_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(1) DPWR DGND SA RA MCLK QABAR QA QABAR D0_EFF IO_HC
U2 DFF(1) DPWR DGND SB RB MCLK DB QB QBBAR D0_EFF IO_HC
U3 DFF(1) DPWR DGND SC RC MCLK DC QC QCBAR D0_EFF IO_HC
U4 DFF(1) DPWR DGND SD RD MCLK DD QD QDBAR D0_EFF IO_HC
U5 SRFF(1) DPWR DGND UP DOWN _D_HI _D_LO _D_LO IU ID D0_GFF IO_HC
UHC193LOG LOGICEXP (14,22) DPWR DGND UP_I DOWN_I CLR_I LOADBAR_I A_I B_I C_I D_I QABAR QBBAR QCBAR QDBAR IU ID UP DOWN CLR LOADBAR A B C D BOBAR COBAR MCLK  SA RA SB RB SC RC SD RD DB DC DD D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   UP = { UP_I }   DOWN = { DOWN_I }   CLR = { CLR_I }   LOADBAR = { LOADBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   ICL = { ~CLR }   ILD = { ~LOADBAR }   MCLK = { UP & DOWN }   IQA = { ~QABAR }   IQB = { ~QBBAR }   IQC = { ~QCBAR }   IQD = { ~QDBAR }   IB1 = { IU & (IQA ^ IQB) }   IB2 = { (IQB ^ QABAR) & ID }   IC1 = { IU & ((IQA & IQB) ^ IQC) }   IC2 = { (IQC ^ (QABAR & QBBAR)) & ID }   ID1 = { IU & ((IQA & IQB & IQC) ^ IQD) }   ID2 = { (IQD ^ (QABAR & QBBAR & QCBAR)) & ID }   DB = { IB1 | IB2 }   DC = { IC1 | IC2 }   DD = { ID1 | ID2 }   SA = { ~(A & ICL & ILD) }   RA = { ~(~A & ILD) & ICL }   SB = { ~(B & ICL & ILD) }   RB = { ~(~B & ILD) & ICL }   SC = { ~(C & ICL & ILD) }   RC = { ~(~C & ILD) & ICL }   SD = { ~(D & ICL & ILD) }   RD = { ~(~D & ILD) & ICL }   COBAR = { ~(IQA & IQB & IQC & IQD & ~UP) }   BOBAR = { ~(QABAR & QBBAR & QCBAR & QDBAR & ~DOWN) }
.ENDS
.SUBCKT 74HC194 CLK_I CLRBAR_I S1_I S0_I SL_I SR_I A_I B_I C_I D_I               QA_O QB_O QC_O QD_O       OPTIONAL: DPWR = _G_DPWR   DGND = _G_DGND       PARAMS:   MNTYMXDLY = 0    IO_LEVEL = 0
UHC194LOG LOGICEXP(14,19) DPWR DGND CLK_I CLRBAR_I S1_I S0_I SL_I SR_I A_I B_I C_I D_I QA QB QC QD CLK CLRBAR S1 S0 SL SR A B C D KA KB KC KD JA JB JC JD CLOCK D0_GATE  IO_HC  IO_LEVEL = {IO_LEVEL} LOGIC:   LOAD   = { S1_I & S0_I }   SRIGHT = { ~S1_I & S0_I }   SLEFT  = { S1_I & ~S0_I }   HOLD   = { ~S1_I & ~S0_I }   CLK = { CLK_I }   CLRBAR = { CLRBAR_I }   S1 = { S1_I }   S0 = { S0_I }   SL = { SL_I }   SR = { SR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   KA = { ~( (SR & SRIGHT) | (LOAD & A) | (SLEFT & QB) | (HOLD & QA) ) }   KB = { ~( (QA & SRIGHT) | (LOAD & B) | (SLEFT & QC) | (HOLD & QB) ) }   KC = { ~( (QB & SRIGHT) | (LOAD & C) | (SLEFT & QD) | (HOLD & QC) ) }   KD = { ~( (QC & SRIGHT) | (LOAD & D) | (SLEFT & SL) | (HOLD & QD) ) }   JA = { ~KA }   JB = { ~KB }   JC = { ~KC }   JD = { ~KD }   CLOCK = { ~CLK }
U1 JKFF(4) DPWR DGND _D_HI CLRBAR CLOCK JA JB JC JD KA KB KC KD QA QB QC QD _D_NC _D_NC _D-NC _D_NC D0_EFF  IO_HC
.ENDS
.SUBCKT 74HC195 CLK_I SH_LDBAR_I CLRBAR_I J_I KBAR_I A_I B_I C_I D_I QA_O QB_O QC_O QD_O QDBAR_O OPTIONAL: DPWR = _G_DPWR   DGND = _G_DGND PARAMS:   MNTYMXDLY = 0   IO_LEVEL = 0
UHC195LOG LOGICEXP(13,18) DPWR DGND CLK_I SH_LDBAR_I CLRBAR_I J_I KBAR_I A_I B_I C_I D_I QA QB QC QABAR CLK SH_LDBAR CLRBAR J KBAR A B C D KA KB KC KD JA JB JC JD CLKBAR D0_GATE  IO_HC  IO_LEVEL = {IO_LEVEL} LOGIC:   CLK = { CLK_I }   SH_LDBAR = { SH_LDBAR_I }   CLRBAR = { CLRBAR_I }   J = { J_I }   KBAR = { KBAR_I }   A = { A_I }   B = { B_I }   C = { C_I }   D = { D_I }   LOAD = { ~SH_LDBAR }   KA = { ~((QABAR & J & SH_LDBAR) | (SH_LDBAR & KBAR & QA) | (LOAD & A)) }   KB = { ~( (QA & SH_LDBAR) | (LOAD & B) ) }   KC = { ~( (QB & SH_LDBAR) | (LOAD & C) ) }   KD = { ~( (QC & SH_LDBAR) | (LOAD & D) ) }   JA = { ~KA }   JB = { ~KB }   JC = { ~KC }   JD = { ~KD }   CLKBAR = { ~CLK }
U1 JKFF(4) DPWR DGND _D_HI CLRBAR CLKBAR JA JB JC JD KA KB KC KD QA QB QC QD QABAR _D_NC _D_NC QDBAR D0_EFF  IO_HC
.ENDS
.SUBCKT 74HC237   GLBAR_I G1_I G2BAR_I A_I B_I C_I Y0_O Y1_O Y2_O Y3_O Y4_O Y5_O Y6_O Y7_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DLTCH(3) DPWR DGND _D_HI _D_HI LATCHEN A     B     C QA    QB    QC QABAR QBBAR QCBAR D0_GFF  IO_HC
UHC237LOG LOGICEXP (12,14) DPWR DGND GLBAR_I G1_I G2BAR_I A_I B_I C_I QA QB QC QABAR QBBAR QCBAR GLBAR                A   B   C   LATCHEN ENABLE Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GLBAR   = { GLBAR_I }   G1      = { G1_I }   G2BAR   = { G2BAR_I }   A       = { A_I }   B       = { B_I }   C       = { C_I }   LATCHEN = { ~GLBAR }   ENABLE  = { G1 & ~G2BAR }   Y0      = { ENABLE & QCBAR & QBBAR & QABAR }   Y1      = { ENABLE & QCBAR & QBBAR & QA    }   Y2      = { ENABLE & QCBAR & QB    & QABAR }   Y3      = { ENABLE & QCBAR & QB    & QA    }   Y4      = { ENABLE & QC    & QBBAR & QABAR }   Y5      = { ENABLE & QC    & QBBAR & QA    }   Y6      = { ENABLE & QC    & QB    & QABAR }   Y7      = { ENABLE & QC    & QB    & QA    }
.ENDS
.SUBCKT 74HC238   G1_I G2ABAR_I G2BBAR_I A_I B_I C_I Y0_O Y1_O Y2_O Y3_O Y4_O Y5_O Y6_O Y7_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC238LOG LOGICEXP (6,12) DPWR DGND G1_I G2ABAR_I G2BBAR_I A_I B_I C_I G1   G2ABAR   G2BBAR  ENABLE Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1     = { G1_I }   G2ABAR = { G2ABAR_I }   G2BBAR = { G2BBAR_I }   A      = { A_I }   B      = { B_I }   C      = { C_I }   ABAR   = { ~A }   BBAR   = { ~B }   CBAR   = { ~C }   ENABLE = { ~G2ABAR & ~G2BBAR & G1 }   Y0     = { ENABLE & CBAR & BBAR & ABAR }   Y1     = { ENABLE & CBAR & BBAR & A    }   Y2     = { ENABLE & CBAR & B    & ABAR }   Y3     = { ENABLE & CBAR & B    & A    }   Y4     = { ENABLE & C    & BBAR & ABAR }   Y5     = { ENABLE & C    & BBAR & A    }   Y6     = { ENABLE & C    & B    & ABAR }   Y7     = { ENABLE & C    & B    & A    }
.ENDS
.SUBCKT 74HC239   GBAR_I A_I B_I   Y0_O Y1_O Y2_O Y3_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC239LOG LOGICEXP (3,7) DPWR DGND GBAR_I A_I B_I GBAR   A   B Y0 Y1 Y2 Y3 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR   = { GBAR_I }   A      = { A_I }   B      = { B_I }   ABAR   = { ~A }   BBAR   = { ~B }   ENABLE = { ~GBAR }   Y0     = { ENABLE & BBAR & ABAR }   Y1     = { ENABLE & BBAR & A    }   Y2     = { ENABLE & B    & ABAR }   Y3     = { ENABLE & B    & A    }
.ENDS
.subckt 74HC240  1A1 1A2 1A3 1A4 2A1 2A2 2A3 2A4 G1BAR G2BAR 1Y1 1Y2 1Y3 1Y4	2Y1 2Y2 2Y3 2Y4	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UAB inva(2) DPWR DGND	G1BAR G2BAR   G1 G2 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 inv3a(4) DPWR DGND	1A1 1A2 1A3 1A4   G1   1Y1 1Y2 1Y3 1Y4 	D_HC240 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 inv3a(4) DPWR DGND	2A1 2A2 2A3 2A4   G2   2Y1 2Y2 2Y3 2Y4 	D_HC240 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC241  1A1 1A2 1A3 1A4 2A1 2A2 2A3 2A4 G1BAR G2 1Y1 1Y2 1Y3 1Y4 2Y1	2Y2 2Y3 2Y4	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA inv DPWR DGND	G1BAR   G1 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 buf3a(4) DPWR DGND	1A1 1A2 1A3 1A4   G1   1Y1 1Y2 1Y3 1Y4 	D_HC241 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(4) DPWR DGND	2A1 2A2 2A3 2A4   G2   2Y1 2Y2 2Y3 2Y4 	D_HC241 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC242  A1 A2 A3 A4 G1 G2 B1 B2 B3 B4	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UAB inva(2) DPWR DGND	G1 G2   G1A G2A 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UC or(2) DPWR DGND	G1A G2A   G1B 	D0_GATE IO_HC 
UD nand(2) DPWR DGND	G1A G2A   G2B 	D0_GATE IO_HC 
UEF nora(2,2) DPWR DGND	G1B GAB G2B GBA   GBA GAB 	D0_GATE IO_HC 
U1 inv3a(4) DPWR DGND	A1 A2 A3 A4   GAB   B1 B2 B3 B4 	D_HC242 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 inv3a(4) DPWR DGND	B1 B2 B3 B4   GBA   A1 A2 A3 A4 	D_HC242 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC243  A1 A2 A3 A4 G1 G2 B1 B2 B3 B4	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UAB inva(2) DPWR DGND	G1 G2   G1A G2A 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UC or(2) DPWR DGND	G1A G2A   G1B 	D0_GATE IO_HC 
UD nand(2) DPWR DGND	G1A G2A   G2B 	D0_GATE IO_HC 
UEF nora(2,2) DPWR DGND	G1B GAB G2B GBA   GBA GAB 	D0_GATE IO_HC 
U1 buf3a(4) DPWR DGND	A1 A2 A3 A4   GAB   B1 B2 B3 B4 	D_HC243 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(4) DPWR DGND	B1 B2 B3 B4   GBA   A1 A2 A3 A4 	D_HC243 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC244  1A1 1A2 1A3 1A4 2A1 2A2 2A3 2A4 G1BAR G2BAR 1Y1 1Y2 1Y3 1Y4	2Y1 2Y2 2Y3 2Y4	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UAB inva(2) DPWR DGND	G1BAR G2BAR   G1 G2 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 buf3a(4) DPWR DGND	1A1 1A2 1A3 1A4   G1   1Y1 1Y2 1Y3 1Y4 	D_HC244 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(4) DPWR DGND	2A1 2A2 2A3 2A4   G2   2Y1 2Y2 2Y3 2Y4 	D_HC244 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC245  DIR_I GBAR_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUFA(2) DPWR DGND DIR_I GBAR_I DIR   GBAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U2 INV DPWR DGND DIR   DIRBAR D0_GATE IO_HC
U3 NORA(2,2) DPWR DGND DIRBAR GBAR DIR GBAR ENABLEAB    ENABLEBA D0_GATE IO_HC
U4 BUF3A(8) DPWR DGND A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B ENABLEAB B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B D_HC245 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
U5 BUF3A(8) DPWR DGND B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B ENABLEBA A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B D_HC245 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC251 GBAR_I A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I Y_O W_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC251LOG LOGICEXP(12,14) DPWR DGND GBAR_I A_I B_I C_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I GBAR A B C D0 D1 D2 D3 D4 D5 D6 D7 W Y D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   A = { A_I }     B = { B_I }     C = { C_I }     D0 = { D0_I }   D1 = { D1_I }   D2 = { D2_I }   D3 = { D3_I }   D4 = { D4_I }   D5 = { D5_I }   D6 = { D6_I }   D7 = { D7_I }   IA = { ~A }   IB = { ~B }   IC = { ~C }   ID0 = { D0 & IA & IB & IC }   ID1 = { D1 & A & IB & IC }   ID2 = { D2 & IA & B & IC }   ID3 = { D3 & A & B & IC }   ID4 = { D4 & IA & IB & C }   ID5 = { D5 & A & IB & C }   ID6 = { D6 & IA & B & C }   ID7 = { D7 & A & B & C }   W = { ~(ID0 | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 | ID7) }   Y = { ~W }
.ENDS
.SUBCKT 74HC253 G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I  1C3_I 2C0_I 2C1_I 2C2_I 2C3_I Y1_O Y2_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC253LOG LOGICEXP(12,14) DPWR DGND G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I 1C3_I 2C0_I 2C1_I 2C2_I 2C3_I G1BAR G2BAR A B 1C0 1C1 1C2  1C3 2C0 2C1 2C2 2C3 Y1 Y2 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR = { G1BAR_I }   G2BAR = { G2BAR_I }   A = { A_I }   B = { B_I }   1C0 = { 1C0_I }   1C1 = { 1C1_I }   1C2 = { 1C2_I }   1C3 = { 1C3_I }   2C0 = { 2C0_I }   2C1 = { 2C1_I }   2C2 = { 2C2_I }   2C3 = { 2C3_I }   G1 = { ~G1BAR }   G2 = { ~G2BAR }   ABAR = { ~A }   BBAR = { ~B }   I0 = { G1 & BBAR & ABAR & 1C0 }   I1 = { G1 & BBAR & A    & 1C1 }   I2 = { G1 & B    & ABAR & 1C2 }   I3 = { G1 & B    & A    & 1C3 }   I4 = { G2 & BBAR & ABAR & 2C0 }   I5 = { G2 & BBAR & A    & 2C1 }   I6 = { G2 & B    & ABAR & 2C2 }   I7 = { G2 & B    & A    & 2C3 }   Y1 = { I0 | I1 | I2 | I3 }   Y2 = { I4 | I5 | I6 | I7 }
.ENDS
.SUBCKT 74HC257 GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I Y1_O Y2_O Y3_O Y4_O  OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC257LOG LOGICEXP(10,14) DPWR DGND GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I GBAR 1A 1B 2A 2B 3A 3B 4A 4B SEL Y1 Y2 Y3 Y4  D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   1A = { 1A_I }   1B = { 1B_I }   2A = { 2A_I }   2B = { 2B_I }   3A = { 3A_I }   3B = { 3B_I }   4A = { 4A_I }   4B = { 4B_I }   SEL = { SEL_I }   SELBAR = { ~SEL }   Y1 = { (1A & SELBAR) | (1B & SEL) }   Y2 = { (2A & SELBAR) | (2B & SEL) }   Y3 = { (3A & SELBAR) | (3B & SEL) }   Y4 = { (4A & SELBAR) | (4B & SEL) }
.ENDS
.SUBCKT 74HC258 GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I Y1_O Y2_O Y3_O Y4_O  OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC258LOG LOGICEXP(10,14) DPWR DGND GBAR_I 1A_I 1B_I 2A_I 2B_I 3A_I 3B_I 4A_I 4B_I SEL_I GBAR 1A 1B 2A 2B 3A 3B 4A 4B SEL Y1 Y2 Y3 Y4  D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   1A = { 1A_I }   1B = { 1B_I }   2A = { 2A_I }   2B = { 2B_I }   3A = { 3A_I }   3B = { 3B_I }   4A = { 4A_I }   4B = { 4B_I }   SEL = { SEL_I }   SELBAR = { ~SEL }   Y1 = { ~((1A & SELBAR) | (1B & SEL)) }   Y2 = { ~((2A & SELBAR) | (2B & SEL)) }   Y3 = { ~((3A & SELBAR) | (3B & SEL)) }   Y4 = { ~((4A & SELBAR) | (4B & SEL)) }
.ENDS
.subckt 74HC259  CLRBAR GBAR D S0 S1 S2 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 bufa(3) DPWR DGND	CLRBAR GBAR D   RB GB DATA 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U2 bufa(3) DPWR DGND	S0 S1 S2   SA SB SC 	D_HC259_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U3 inva(3) DPWR DGND	SA SB SC   AB BB CB 	D0_GATE IO_HC 
U4 nanda(3,8) DPWR DGND	AB	BB	CB	SA	BB	CB	AB	SB	CB	SA	SB	CB	AB	BB	SC	SA	BB	SC	AB	SB	SC	SA	SB	SC	T0	T1	T2	T3	T4	T5	T6	T7	D0_GATE IO_HC 
U5 nora(2,8) DPWR DGND	GB	T0	GB	T1	GB	T2	GB	T3	GB	T4	GB	T5	GB	T6	GB	T7	G0	G1	G2	G3	G4	G5	G6	G7	D0_GATE IO_HC 
U6 ora(2,8) DPWR DGND	G0	RB	G1	RB	G2	RB	G3	RB	G4	RB	G5	RB	G6	RB	G7	RB	R0	R1	R2	R3	R4	R5	R6	R7	D0_GATE IO_HC 
U7 dltch(1) DPWR DGND	_D_HI R0 G0   DATA   Q0 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U8 dltch(1) DPWR DGND	_D_HI R1 G1   DATA   Q1 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U9 dltch(1) DPWR DGND	_D_HI R2 G2   DATA   Q2 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U10 dltch(1) DPWR DGND	_D_HI R3 G3   DATA   Q3 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U11 dltch(1) DPWR DGND	_D_HI R4 G4   DATA   Q4 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U12 dltch(1) DPWR DGND	_D_HI R5 G5   DATA   Q5 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U13 dltch(1) DPWR DGND	_D_HI R6 G6   DATA   Q6 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U14 dltch(1) DPWR DGND	_D_HI R7 G7   DATA   Q7 _D_NC 	D_HC259_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC266  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nxor DPWR DGND	A B   Y 	D_HC266 IO_HC_OC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC273  CLRBAR CLK D1 D2 D3 D4 D5 D6 D7 D8 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UD dff(8) DPWR DGND	_D_HI	CLRBAR	CLK	D1	D2	D3	D4	D5	D6	D7	D8	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC273 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC279  1RBAR 1S1BAR 1S2BAR 2RBAR 2SBAR 1Q 2Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 bufa(2) DPWR DGND	1RBAR 2RBAR   1RB 2RB 	D_HC279_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 nanda(3,2) DPWR DGND	1RB Q1 _D_HI 1S1BAR 1S2BAR Q1B   Q1B Q1 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U3 nanda(2,2) DPWR DGND	2RB Q2 2SBAR Q2B   Q2B Q2 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U4 wdthck(5) DPWR DGND	1RBAR	1S1BAR	1S2BAR	2RBAR	2SBAR	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	1RLO	1S1LO	1S2LO	2RLO	2SLO	D_HC279_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
U5 ora(3,2) DPWR DGND	1RLO 1S1LO 1S2LO 2RLO 2SLO _D_LO   X1 X2 	D0_GATE IO_HC 
U6 inva(2) DPWR DGND	X1 X2   T1 T2 	D0_GATE IO_HC 
U7 buf3 DPWR DGND	_D_X   X1   1Q 	D_HC279_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U8 buf3 DPWR DGND	_D_X   X2   2Q 	D_HC279_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U9 buf3 DPWR DGND	Q1   T1   1Q 	D_HC279_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U10 buf3 DPWR DGND	Q2   T2   2Q 	D_HC279_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC280   A_I B_I C_I D_I E_I F_I G_I H_I I_I EOUT_O OOUT_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC280LOG LOGICEXP (9,2) DPWR DGND A_I B_I C_I D_I E_I F_I G_I H_I I_I EOUT OOUT D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   A    = { A_I }   B    = { B_I }   C    = { C_I }   D    = { D_I }   E    = { E_I }   F    = { F_I }   G    = { G_I }   H    = { H_I }   I    = { I_I }   ABC  = { (A & ~B & ~C) | (~A & B & ~C) | (~A & ~B & C) | (A & B & C) }   DEF  = { (D & ~E & ~F) | (~D & E & ~F) | (~D & ~E & F) | (D & E & F) }   GHI  = { (G & ~H & ~I) | (~G & H & ~I) | (~G & ~H & I) | (G & H & I) }   EOUT = { (~ABC &  DEF &  GHI) | (ABC & ~DEF & GHI) | (ABC & DEF & ~GHI) |            (~ABC & ~DEF & ~GHI) }   OOUT = { ~EOUT }
.ENDS
.SUBCKT 74HC283 C0_I A1_I A2_I A3_I A4_I B1_I B2_I B3_I B4_I C4_O             SUM1_O SUM2_O SUM3_O SUM4_O OPTIONAL: DPWR = _G_DPWR DGND = _G_DGND PARAMS:   MNTYMXDLY = 0  IO_LEVEL = 0
UHC283LOG LOGICEXP(9,14) DPWR DGND C0_I A1_I A2_I A3_I A4_I B1_I B2_I B3_I B4_I C0 A1 A2 A3 A4 B1 B2 B3 B4 C4 SUM1 SUM2 SUM3 SUM4 D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   C0 = { C0_I }   A1 = { A1_I }   A2 = { A2_I }   A3 = { A3_I }   A4 = { A4_I }   B1 = { B1_I }   B2 = { B2_I }   B3 = { B3_I }   B4 = { B4_I }   NAND4 = { ~(A4 & B4) }   NAND3 = { ~(A3 & B3) }   NAND2 = { ~(A2 & B2) }   NAND1 = { ~(A1 & B1) }   NOR4 = { ~(A4 | B4) }   NOR3 = { ~(A3 | B3) }   NOR2 = { ~(A2 | B2) }   NOR1 = { ~(A1 | B1) }   C0BAR = { ~C0 }   SUM1 = { (NAND1 & ~NOR1) ^ C0 }   SUM2 = { (NAND2 & ~NOR2) ^ (~(NOR1 | (NAND1 & C0BAR))) }   SUM3 = { (NAND3 & ~NOR3) ^ (~(NOR2 | (NOR1 & NAND2) |            (NAND2 & NAND1 & C0BAR))) }   SUM4 = { (NAND4 & ~NOR4) ^ (~(NOR3 | (NOR2 & NAND3) |            (NOR1 & NAND3 & NAND2) | (NAND3 & NAND2 & NAND1 & C0BAR))) }   C4 = { ~( NOR4 | (NOR3 & NAND4) | (NOR2 & NAND4 & NAND3) |             (NOR1 & NAND4 & NAND3 & NAND2) |             (NAND4 & NAND3 & NAND2 & NAND1 & C0BAR) ) }
.ENDS
.SUBCKT 74HC298 WS_I CLK_I A1_I A2_I B1_I B2_I C1_I C2_I D1_I D2_I QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(4) DPWR DGND _D_HI _D_HI CLK JA JB JC JD KA KB KC KD QA QB QC QD _D_NC _D_NC _D_NC _D_NC D0_EFF IO_HC
UHC298LOG LOGICEXP(10,18) DPWR DGND WS_I CLK_I A1_I A2_I B1_I B2_I C1_I C2_I D1_I D2_I WS CLK A1 A2 B1 B2 C1 C2 D1 D2 JA JB JC JD KA KB KC KD D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   WS = { WS_I }   CLK = { CLK_I }   A1 = { A1_I }   A2 = { A2_I }   B1 = { B1_I }   B2 = { B2_I }   C1 = { C1_I }   C2 = { C2_I }   D1 = { D1_I }   D2 = { D2_I }   IWS = { ~WS }   KA = { ~((A1 & IWS) | (WS & A2)) }   KB = { ~((B1 & IWS) | (WS & B2)) }   KC = { ~((C1 & IWS) | (WS & C2)) }   KD = { ~((D1 & IWS) | (WS & D2)) }   JA = { ~KA }   JB = { ~KB }   JC = { ~KC }   JD = { ~KD }
.ENDS
.SUBCKT 74HC299  CLK_I CLRBAR_I S1_I S0_I G1BAR_I G2BAR_I SL_I SR_I A_QA_B B_QB_B C_QC_B D_QD_B E_QE_B F_QF_B G_QG_B H_QH_B QAP_O QHP_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC299LOG LOGICEXP(32,25) DPWR DGND CLK_I CLRBAR_I S1_I S0_I G1BAR_I G2BAR_I SL_I SR_I A_QA_B B_QB_B C_QC_B D_QD_B E_QE_B F_QF_B G_QG_B H_QH_B  LA_QA LB_QB LC_QC LD_QD LE_QE LF_QF LG_QG LH_QH A_QA B_QB C_QC D_QD E_QE F_QF G_QG H_QH   CLK CLRBAR S1 S0 G1BAR G2BAR SL SR A_QA B_QB C_QC D_QD E_QE F_QF G_QG H_QH D1A D1B D1C D1D D1E D1F D1G D1H OE D0_GATE  IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLK      = { CLK_I }   CLRBAR   = { CLRBAR_I }   S1       = { S1_I }   S0       = { S0_I }   G1BAR    = { G1BAR_I }   G2BAR    = { G2BAR_I }   SL       = { SL_I }   SR       = { SR_I }   A_QA     = { A_QA_B }   B_QB     = { B_QB_B }   C_QC     = { C_QC_B }   D_QD     = { D_QD_B }   E_QE     = { E_QE_B }   F_QF     = { F_QF_B }   G_QG     = { G_QG_B }   H_QH     = { H_QH_B }   S0S1   = { S0  & S1 }   S0_S1  = { S0  & ~S1 }   _S0S1  = { ~S0 & S1 }   _S0_S1 = { ~S0 & ~S1 }   D1A = { (S0_S1 & SR )   | (_S0S1 & LB_QB)  |           (S0S1 & A_QA)   | (_S0_S1 & LA_QA) }   D1B = { (S0_S1 & LA_QA) | (_S0S1 & LC_QC)  |           (S0S1 & B_QB)   | (_S0_S1 & LB_QB) }   D1C = { (S0_S1 & LB_QB) | (_S0S1 & LD_QD)  |           (S0S1 & C_QC)   | (_S0_S1 & LC_QC) }   D1D = { (S0_S1 & LC_QC) | (_S0S1 & LE_QE)  |           (S0S1 & D_QD)   | (_S0_S1 & LD_QD) }   D1E = { (S0_S1 & LD_QD) | (_S0S1 & LF_QF)  |           (S0S1 & E_QE)   | (_S0_S1 & LE_QE) }   D1F = { (S0_S1 & LE_QE) | (_S0S1 & LG_QG)  |           (S0S1 & F_QF)   | (_S0_S1 & LF_QF) }   D1G = { (S0_S1 & LF_QF) | (_S0S1 & LH_QH)  |           (S0S1 & G_QG)   | (_S0_S1 & LG_QG) }   D1H = { (S0_S1 & LG_QG) | (_S0S1 & SL )    |           (S0S1 & H_QH)   | (_S0_S1 & LH_QH) }   OE  = { G1BAR | G2BAR | (S1 & S0) }
U1 DFF(8) DPWR DGND _D_HI CLRBAR CLK D1A       D1B       D1C        D1D       D1E        D1F       D1G      D1H LA_QA    LB_QB      LC_QC      LD_QD     LE_QE      LF_QF     LG_QG    LH_QH _D_NC    _D_NC      _D_NC      _D_NC     _D_NC      _D_NC     _D_NC    _D_NC D0_EFF  IO_HC
.ENDS
.SUBCKT 74HC352 G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I  1C3_I 2C0_I 2C1_I 2C2_I 2C3_I Y1_O Y2_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC352LOG LOGICEXP(12,14) DPWR DGND G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I 1C3_I 2C0_I 2C1_I 2C2_I 2C3_I G1BAR G2BAR A B 1C0 1C1 1C2  1C3 2C0 2C1 2C2 2C3 Y1 Y2 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR = { G1BAR_I }   G2BAR = { G2BAR_I }   A = { A_I }   B = { B_I }   1C0 = { 1C0_I }   1C1 = { 1C1_I }   1C2 = { 1C2_I }   1C3 = { 1C3_I }   2C0 = { 2C0_I }   2C1 = { 2C1_I }   2C2 = { 2C2_I }   2C3 = { 2C3_I }   G1 = { ~G1BAR }   G2 = { ~G2BAR }   ABAR = { ~A }   BBAR = { ~B }   I0 = { G1 & BBAR & ABAR & 1C0 }   I1 = { G1 & BBAR & A    & 1C1 }   I2 = { G1 & B    & ABAR & 1C2 }   I3 = { G1 & B    & A    & 1C3 }   I4 = { G2 & BBAR & ABAR & 2C0 }   I5 = { G2 & BBAR & A    & 2C1 }   I6 = { G2 & B    & ABAR & 2C2 }   I7 = { G2 & B    & A    & 2C3 }   Y1 = { ~(I0 | I1 | I2 | I3) }   Y2 = { ~(I4 | I5 | I6 | I7) }
.ENDS
.SUBCKT 74HC353 G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I  1C3_I 2C0_I 2C1_I 2C2_I 2C3_I Y1_O Y2_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC353LOG LOGICEXP(12,14) DPWR DGND G1BAR_I G2BAR_I A_I B_I 1C0_I 1C1_I 1C2_I 1C3_I 2C0_I 2C1_I 2C2_I 2C3_I G1BAR G2BAR A B 1C0 1C1 1C2  1C3 2C0 2C1 2C2 2C3 Y1 Y2 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   G1BAR = { G1BAR_I }   G2BAR = { G2BAR_I }   A = { A_I }   B = { B_I }   1C0 = { 1C0_I }   1C1 = { 1C1_I }   1C2 = { 1C2_I }   1C3 = { 1C3_I }   2C0 = { 2C0_I }   2C1 = { 2C1_I }   2C2 = { 2C2_I }   2C3 = { 2C3_I }   G1 = { ~G1BAR }   G2 = { ~G2BAR }   ABAR = { ~A }   BBAR = { ~B }   I0 = { G1 & BBAR & ABAR & 1C0 }   I1 = { G1 & BBAR & A    & 1C1 }   I2 = { G1 & B    & ABAR & 1C2 }   I3 = { G1 & B    & A    & 1C3 }   I4 = { G2 & BBAR & ABAR & 2C0 }   I5 = { G2 & BBAR & A    & 2C1 }   I6 = { G2 & B    & ABAR & 2C2 }   I7 = { G2 & B    & A    & 2C3 }   Y1 = { ~(I0 | I1 | I2 | I3) }   Y2 = { ~(I4 | I5 | I6 | I7) }
.ENDS
.SUBCKT 74HC354 G1BAR_I G2BAR_I G3_I SCBAR_I S0_I S1_I S2_I DCBAR_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I Y_O W_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC354LOG LOGICEXP(30,21) DPWR DGND G1BAR_I G2BAR_I G3_I SCBAR_I S0_I S1_I S2_I DCBAR_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I QS2 QS2BAR QS1 QS1BAR QS0 QS0BAR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 G1BAR G2BAR G3 SCBAR S0 S1 S2 DCBAR D0 D1 D2 D3 D4 D5 D6 D7 Y W ENABLE13 DC SC D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   D0     = { D0_I }   D1     = { D1_I }   D2     = { D2_I }   D3     = { D3_I }   D4     = { D4_I }   D5     = { D5_I }   D6     = { D6_I }   D7     = { D7_I }   G1BAR  = { G1BAR_I }   G2BAR  = { G2BAR_I }   G3     = { G3_I }   SCBAR  = { SCBAR_I }   SC     = { ~SCBAR }   S0     = { S0_I }   S1     = { S1_I }   S2     = { S2_I }   DCBAR  = { DCBAR_I }   DC     = { ~DCBAR }   ENABLE13 = { ~G1BAR & ~G2BAR & G3 }   Y      = { (QS2BAR & QS1BAR & QS0BAR & Q0) |              (QS2BAR & QS1BAR & QS0    & Q1) |              (QS2BAR & QS1    & QS0BAR & Q2) |              (QS2BAR & QS1    & QS0    & Q3) |              (QS2    & QS1BAR & QS0BAR & Q4) |              (QS2    & QS1BAR & QS0    & Q5) |              (QS2    & QS1    & QS0BAR & Q6) |              (QS2    & QS1    & QS0    & Q7) }   W      = { ~Y }
U1 DLTCH(8) DPWR DGND _D_HI _D_HI DC D0 D1 D2 D3 D4 D5 D6 D7 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 _D_NC _D_NC  _D_NC  _D_NC  _D_NC  _D_NC  _D_NC  _D_NC D0_GFF IO_HC
U2 DLTCH(3) DPWR DGND _D_HI _D_HI SC S0 S1 S2 QS0 QS1 QS2 QS0BAR QS1BAR QS2BAR D0_GFF IO_HC
.ENDS
.SUBCKT 74HC356 G1BAR_I G2BAR_I G3_I SCBAR_I S0_I S1_I S2_I CLK_I D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I Y_O W_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC356LOG LOGICEXP(30,20) DPWR DGND G1BAR_I G2BAR_I G3_I SCBAR_I S0_I S1_I S2_I CLK_I  D0_I D1_I D2_I D3_I D4_I D5_I D6_I D7_I  QS2 QS2BAR QS1 QS1BAR QS0 QS0BAR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 G1BAR G2BAR G3 SCBAR S0 S1 S2 CLK  D0 D1 D2 D3 D4 D5 D6 D7 Y W ENABLE13 SC D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   D0     = { D0_I }   D1     = { D1_I }   D2     = { D2_I }   D3     = { D3_I }   D4     = { D4_I }   D5     = { D5_I }   D6     = { D6_I }   D7     = { D7_I }   G1BAR  = { G1BAR_I }   G2BAR  = { G2BAR_I }   G3     = { G3_I }   SCBAR  = { SCBAR_I }   SC     = { ~SCBAR }   S0     = { S0_I }   S1     = { S1_I }   S2     = { S2_I }   CLK  = { CLK_I }   ENABLE13 = { ~G1BAR & ~G2BAR & G3 }   Y      = { (QS2BAR & QS1BAR & QS0BAR & Q0) |              (QS2BAR & QS1BAR & QS0    & Q1) |              (QS2BAR & QS1    & QS0BAR & Q2) |              (QS2BAR & QS1    & QS0    & Q3) |              (QS2    & QS1BAR & QS0BAR & Q4) |              (QS2    & QS1BAR & QS0    & Q5) |              (QS2    & QS1    & QS0BAR & Q6) |              (QS2    & QS1    & QS0    & Q7) }   W      = { ~Y }
U1 DFF(8) DPWR DGND _D_HI _D_HI CLK     D0 D1 D2 D3 D4 D5 D6 D7 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC D0_EFF IO_HC
U2 DLTCH(3) DPWR DGND _D_HI _D_HI SC    S0 S1 S2 QS0 QS1 QS2 QS0BAR QS1BAR QS2BAR D0_GFF IO_HC
.ENDS
.subckt 74HC365  A1 A2 A3 A4 A5 A6 G1BAR G2BAR Y1 Y2 Y3 Y4 Y5 Y6	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA nor(2) DPWR DGND	G1BAR G2BAR   E 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 buf3a(6) DPWR DGND	A1	A2	A3	A4	A5	A6	E	Y1	Y2	Y3	Y4	Y5	Y6	D_HC365 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC366  A1 A2 A3 A4 A5 A6 G1BAR G2BAR Y1 Y2 Y3 Y4 Y5 Y6	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA nor(2) DPWR DGND	G1BAR G2BAR   E 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 inv3a(6) DPWR DGND	A1	A2	A3	A4	A5	A6	E	Y1	Y2	Y3	Y4	Y5	Y6	D_HC366 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC367  1A1 1A2 1A3 1A4 2A1 2A2 G1BAR G2BAR 1Y1 1Y2 1Y3 1Y4 2Y1 2Y2	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UINV inva(2) DPWR DGND	G1BAR G2BAR   G1 G2 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 buf3a(4) DPWR DGND	1A1 1A2 1A3 1A4   G1   1Y1 1Y2 1Y3 1Y4 	D_HC367 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(2) DPWR DGND	2A1 2A2   G2   2Y1 2Y2 	D_HC367 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC368  1A1 1A2 1A3 1A4 2A1 2A2 G1BAR G2BAR 1Y1 1Y2 1Y3 1Y4 2Y1 2Y2	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UINV inva(2) DPWR DGND	G1BAR G2BAR   G1 G2 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UA inv DPWR DGND	G1BAR   G1 	D0_GATE IO_HC 
UB inv DPWR DGND	G2BAR   G2 	D0_GATE IO_HC 
U1 inv3a(4) DPWR DGND	1A1 1A2 1A3 1A4   G1   1Y1 1Y2 1Y3 1Y4 	D_HC368 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 inv3a(2) DPWR DGND	2A1 2A2   G2   2Y1 2Y2 	D_HC368 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC373  OCBAR C 1D 2D 3D 4D 5D 6D 7D 8D 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 dltch(8) DPWR DGND	_D_HI	_D_HI	C	1D	2D	3D	4D	5D	6D	7D	8D	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC373_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(8) DPWR DGND	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	OC	1Q	2Q	3Q	4Q	5Q	6Q	7Q	8Q	D_HC373_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC374  OCBAR CLK D1 D2 D3 D4 D5 D6 D7 D8 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UOC inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UD dff(8) DPWR DGND	_D_HI	_D_HI	CLK	D1	D2	D3	D4	D5	D6	D7	D8	SQ1	SQ2	SQ3	SQ4	SQ5	SQ6	SQ7	SQ8	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC374_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UQS buf3a(8) DPWR DGND	SQ1	SQ2	SQ3	SQ4	SQ5	SQ6	SQ7	SQ8	OC	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	D_HC374_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC375  1D 2D C 1Q 1QBAR 2Q 2QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
X1  1D 2D C 1Q 1QBAR 2Q 2QBAR  DPWR DGND  74HC75	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ends
.subckt 74HC377  GBAR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UBUF bufa(2) DPWR DGND	GBAR CLK   GBBUF CLKBUF 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
X1Q  GBBUF CLKBUF 1D 1Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X2Q  GBBUF CLKBUF 2D 2Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X3Q  GBBUF CLKBUF 3D 3Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X4Q  GBBUF CLKBUF 4D 4Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X5Q  GBBUF CLKBUF 5D 5Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X6Q  GBBUF CLKBUF 6D 6Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X7Q  GBBUF CLKBUF 7D 7Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X8Q  GBBUF CLKBUF 8D 8Q  DPWR DGND  HC377DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ends
.subckt HC377DAT  GB CLK D Q DPWR DGND	params: MNTYMXDLY=0 IO_LEVEL=0
USET inva(2) DPWR DGND	GB D   G2 DBAR 	D_HC377_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UNXOR nxor DPWR DGND	GB G2   EN 	D0_GATE IO_HC 
UIN buf3 DPWR DGND	_D_X   EN   IN 	D0_TGATE IO_HC 
UINV inva(2) DPWR DGND	GB DBAR   G DD 	D0_GATE IO_HC 
UAO ao(2,2) DPWR DGND	G DD GB QBUF   IN 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UDFF dff(1) DPWR DGND	_D_HI _D_HI CLK   IN   QBUF _D_NC 	D_HC377_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
UQOUT buf DPWR DGND	QBUF   Q 	D_HC377_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC378  CLK GBAR 1D 2D 3D 4D 5D 6D 1Q 2Q 3Q 4Q 5Q 6Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UBUF bufa(2) DPWR DGND	GBAR CLK   GBBUF CLKBUF 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
X1Q  GBBUF CLKBUF 1D 1Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X2Q  GBBUF CLKBUF 2D 2Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X3Q  GBBUF CLKBUF 3D 3Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X4Q  GBBUF CLKBUF 4D 4Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X5Q  GBBUF CLKBUF 5D 5Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X6Q  GBBUF CLKBUF 6D 6Q  DPWR DGND  HC378DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ends
.subckt HC378DAT  GB CLK D Q DPWR DGND	params: MNTYMXDLY=0 IO_LEVEL=0
USET inva(2) DPWR DGND	GB D   G2 DBAR 	D_HC378_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UNXOR nxor DPWR DGND	GB G2   EN 	D0_GATE IO_HC 
UIN buf3 DPWR DGND	_D_X   EN   IN 	D0_TGATE IO_HC 
UINV inva(2) DPWR DGND	GB DBAR   G DD 	D0_GATE IO_HC 
UAO ao(2,2) DPWR DGND	G DD GB QBUF   IN 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UDFF dff(1) DPWR DGND	_D_HI _D_HI CLK   IN   QBUF _D_NC 	D_HC378_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
UQOUT buf DPWR DGND	QBUF   Q 	D_HC378_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC379  CLK GBAR 1D 2D 3D 4D 1Q 1QBAR 2Q 2QBAR 3Q 3QBAR 4Q 4QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UBUF bufa(2) DPWR DGND	GBAR CLK   GBBUF CLKBUF 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
X1Q  GBBUF CLKBUF 1D 1Q 1QBAR  DPWR DGND  HC379DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X2Q  GBBUF CLKBUF 2D 2Q 2QBAR  DPWR DGND  HC379DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X3Q  GBBUF CLKBUF 3D 3Q 3QBAR  DPWR DGND  HC379DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
X4Q  GBBUF CLKBUF 4D 4Q 4QBAR  DPWR DGND  HC379DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ends
.subckt HC379DAT  GB CLK D Q QB DPWR DGND	params: MNTYMXDLY=0 IO_LEVEL=0
USET inva(2) DPWR DGND	GB D   G2 DBAR 	D_HC379_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UNXOR nxor DPWR DGND	GB G2   EN 	D0_GATE IO_HC 
UIN buf3 DPWR DGND	_D_X   EN   IN 	D0_TGATE IO_HC 
UINV inva(2) DPWR DGND	GB DBAR   G DD 	D0_GATE IO_HC 
UAO ao(2,2) DPWR DGND	G DD GB QBUF   IN 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UDFF dff(1) DPWR DGND	_D_HI _D_HI CLK   IN   QBUF QBBUF 	D_HC379_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
UQOUT bufa(2) DPWR DGND	QBUF QBBUF   Q QB 	D_HC379_3 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC386  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UY xor DPWR DGND	A B   Y 	D_HC386 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC390   CKA_I CKB_I CLR_I   QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND _D_HI CLRBAR CKA      _D_HI _D_HI   QA _D_NC D0_EFF IO_HC
U2 JKFF(1) DPWR DGND _D_HI CLRBAR CLOCK2   _D_HI _D_HI   QB QBBAR  D0_EFF IO_HC
U3 JKFF(1) DPWR DGND _D_HI CLRBAR QB       _D_HI _D_HI   QC QCBAR  D0_EFF IO_HC
U4 JKFF(1) DPWR DGND _D_HI CLRBAR CLOCK4   _D_HI _D_HI   QD QDBAR  D0_EFF IO_HC
UHC390LOG LOGICEXP (6,6) DPWR DGND CKA_I CKB_I CLR_I    QBBAR QCBAR QDBAR CKA   CKB   CLR   CLRBAR   CLOCK2 CLOCK4 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CKA    = { CKA_I }   CKB    = { CKB_I }   CLR    = { CLR_I }   CLRBAR = { ~CLR }   CLOCK2 = { CKB & QDBAR }   CLOCK4 = { ~((QBBAR & QDBAR) | (QCBAR & QDBAR)) & CKB }
.ENDS
.SUBCKT 74HC393   A_I CLR_I   QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND _D_HI CLRBAR A    _D_HI _D_HI     QA _D_NC D0_EFF  IO_HC
U2 JKFF(1) DPWR DGND _D_HI CLRBAR QA   _D_HI _D_HI     QB _D_NC  D0_EFF  IO_HC
U3 JKFF(1) DPWR DGND _D_HI CLRBAR QB   _D_HI _D_HI     QC _D_NC  D0_EFF  IO_HC
U4 JKFF(1) DPWR DGND _D_HI CLRBAR QC   _D_HI _D_HI     QD _D_NC  D0_EFF  IO_HC
U5 BUFA(2) DPWR DGND A_I     CLR_I A	  CLR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U6 INV DPWR DGND CLR   CLRBAR  D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
.ENDS
.SUBCKT 74HC490   CLR_I SET9_I CLK_I   QA_O QB_O QC_O QD_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND SET9BAR CLRBAR   CLK      _D_HI _D_HI    QA _D_NC D0_EFF  IO_HC
U2 JKFF(1) DPWR DGND _D_HI   CLRBAR23 CLOCK2   _D_HI _D_HI    QB QBBAR  D0_EFF  IO_HC
U3 JKFF(1) DPWR DGND _D_HI   CLRBAR23 QB       _D_HI _D_HI    QC QCBAR  D0_EFF  IO_HC
U4 JKFF(1) DPWR DGND SET9BAR CLRBAR   CLOCK4   _D_HI _D_HI    QD QDBAR  D0_EFF  IO_HC
UHC490LOG LOGICEXP (7,8) DPWR DGND CLR_I  SET9_I  CLK_I QA QBBAR QCBAR QDBAR CLR    SET9    CLK   CLRBAR23 CLOCK2 CLOCK4 CLRBAR SET9BAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLR      = { CLR_I }   CLRBAR   = { ~CLR }   SET9     = { SET9_I }   SET9BAR  = { ~SET9 }   CLK      = { CLK_I }   CLRBAR23 = { CLRBAR & SET9BAR }   CLOCK2   = { QA & QDBAR }   CLOCK4   = { ~( (QBBAR & QDBAR) | (QCBAR & QDBAR) ) & QA }
.ENDS
.subckt 74HC533  OCBAR C 1D 2D 3D 4D 5D 6D 7D 8D 1QBAR 2QBAR 3QBAR 4QBAR 5QBAR	6QBAR 7QBAR 8QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UOC inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UQI dltch(8) DPWR DGND	_D_HI	_D_HI	C	1D	2D	3D	4D	5D	6D	7D	8D	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	D_HC533_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UQBAR buf3a(8) DPWR DGND	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	OC	1QBAR	2QBAR	3QBAR	4QBAR	5QBAR	6QBAR	7QBAR	8QBAR	D_HC533_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC534  OCBAR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1QBAR 2QBAR 3QBAR 4QBAR 5QBAR	6QBAR 7QBAR 8QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UOC inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UDFF dff(8) DPWR DGND	_D_HI	_D_HI	CLK	1D	2D	3D	4D	5D	6D	7D	8D	1QQ	2QQ	3QQ	4QQ	5QQ	6QQ	7QQ	8QQ	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC534_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UOCQ inv3a(8) DPWR DGND	1QQ	2QQ	3QQ	4QQ	5QQ	6QQ	7QQ	8QQ	OC	1QBAR	2QBAR	3QBAR	4QBAR	5QBAR	6QBAR	7QBAR	8QBAR	D_HC534_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC540  A1 A2 A3 A4 A5 A6 A7 A8 G1BAR G2BAR Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA nor(2) DPWR DGND	G1BAR G2BAR   E 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 inv3a(8) DPWR DGND	A1	A2	A3	A4	A5	A6	A7	A8	E	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	D_HC540 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC541  A1 A2 A3 A4 A5 A6 A7 A8 G1BAR G2BAR Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UA nor(2) DPWR DGND	G1BAR G2BAR   E 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 buf3a(8) DPWR DGND	A1	A2	A3	A4	A5	A6	A7	A8	E	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	D_HC541 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC563  OCBAR C 1D 2D 3D 4D 5D 6D 7D 8D 1QBAR 2QBAR 3QBAR 4QBAR 5QBAR	6QBAR 7QBAR 8QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UINV inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UQBUF dltch(8) DPWR DGND	_D_HI	_D_HI	C	1D	2D	3D	4D	5D	6D	7D	8D	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	1QB	2QB	3QB	4QB	5QB	6QB	7QB	8QB	D_HC563_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UQOUT buf3a(8) DPWR DGND	1QB	2QB	3QB	4QB	5QB	6QB	7QB	8QB	OC	1QBAR	2QBAR	3QBAR	4QBAR	5QBAR	6QBAR	7QBAR	8QBAR	D_HC563_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC564  OCBAR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1QBAR 2QBAR 3QBAR 4QBAR 5QBAR	6QBAR 7QBAR 8QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UOC inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UDFF dff(8) DPWR DGND	_D_HI	_D_HI	CLK	1D	2D	3D	4D	5D	6D	7D	8D	1QQ	2QQ	3QQ	4QQ	5QQ	6QQ	7QQ	8QQ	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC564_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UOCQ inv3a(8) DPWR DGND	1QQ	2QQ	3QQ	4QQ	5QQ	6QQ	7QQ	8QQ	OC	1QBAR	2QBAR	3QBAR	4QBAR	5QBAR	6QBAR	7QBAR	8QBAR	D_HC564_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC573  OCBAR C 1D 2D 3D 4D 5D 6D 7D 8D 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U0 inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 dltch(8) DPWR DGND	_D_HI	_D_HI	C	1D	2D	3D	4D	5D	6D	7D	8D	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC573_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 buf3a(8) DPWR DGND	1QI	2QI	3QI	4QI	5QI	6QI	7QI	8QI	OC	1Q	2Q	3Q	4Q	5Q	6Q	7Q	8Q	D_HC573_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC574  OCBAR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UOC inv DPWR DGND	OCBAR   OC 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UD dff(8) DPWR DGND	_D_HI	_D_HI	CLK	1D	2D	3D	4D	5D	6D	7D	8D	SQ1	SQ2	SQ3	SQ4	SQ5	SQ6	SQ7	SQ8	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	_D_NC	D_HC574_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UQS buf3a(8) DPWR DGND	SQ1	SQ2	SQ3	SQ4	SQ5	SQ6	SQ7	SQ8	OC	1Q	2Q	3Q	4Q	5Q	6Q	7Q	8Q	D_HC574_2 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC590A GBAR_I CCK_I RCK_I CCKENBAR_I CCLRBAR_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O QH_O RCOBAR_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTA _D_HI _D_HI JA KA D0_EFF IO_HC
U2 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTB _D_HI _D_HI JB KB D0_EFF IO_HC
U3 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTC _D_HI _D_HI JC KC D0_EFF IO_HC
U4 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTD _D_HI _D_HI JD KD D0_EFF IO_HC
U5 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTE _D_HI _D_HI JE KE D0_EFF IO_HC
U6 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTF _D_HI _D_HI JF KF D0_EFF IO_HC
U7 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTG _D_HI _D_HI JG KG D0_EFF IO_HC
U8 JKFF(1) DPWR DGND _D_HI CCLRBAR CNTH _D_HI _D_HI JH KH D0_EFF IO_HC
U9 JKFF(8) DPWR DGND _D_HI _D_HI MCLK JA JB JC JD JE JF JG JH KA KB KC KD KE KF KG KH QA QB QC QD QE QF QG QH _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC D0_EFF IO_HC
UHC590ALOG LOGICEXP(14,15) DPWR DGND GBAR_I RCK_I CCKENBAR_I CCK_I CCLRBAR_I JA JB JC JD JE JF JG JH CNTA GBAR RCK CCKENBAR CCK CCLRBAR CNTA CNTB CNTC CNTD CNTE CNTF CNTG CNTH  MCLK RCOBAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   RCK = { RCK_I }   CCKENBAR = { CCKENBAR_I }   CCK = { CCK_I }   CCLRBAR = { CCLRBAR_I }   CNTA = { ~((~(CNTA & CCKENBAR) & CCK) & CCK) }   CNTB = { JA & CNTA }   CNTC = { JB & CNTB }   CNTD = { JC & CNTC }   CNTE = { JD & CNTD }   CNTF = { JE & CNTE }   CNTG = { JF & CNTF }   CNTH = { JG & CNTG }   MCLK = { ~RCK }   RCOBAR = { ~(JH & JG & JF & JE & JD & JC & JB & JA) }
.ENDS
.SUBCKT 74HC594  SRCK_I RCK_I SRCLRBAR_I  RCLRBAR_I SER_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O QH_O QHP_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUFA(5) DPWR DGND SRCK_I RCK_I SRCLRBAR_I RCLRBAR_I SER_I SRCK   RCK   SRCLRBAR   RCLRBAR   SER D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U2 DFF(8) DPWR DGND _D_HI SRCLRBAR  SRCK SER    Q1A      Q1B      Q1C      Q1D      Q1E      Q1F      Q1G Q1A    Q1B      Q1C      Q1D      Q1E      Q1F      Q1G      QHP _D_NC  _D_NC    _D_NC    _D_NC    _D_NC    _D_NC    _D_NC    _D_NC D0_EFF IO_HC
U3 DFF(8) DPWR DGND _D_HI RCLRBAR  RCK Q1A     Q1B     Q1C     Q1D     Q1E     Q1F     Q1G    QHP QA      QB      QC      QD      QE      QF      QG     QH _D_NC   _D_NC   _D_NC   _D_NC   _D_NC   _D_NC   _D_NC  _D_NC D0_EFF IO_HC
.ENDS
.SUBCKT 74HC595  GBAR_I SRCK_I RCK_I SRCLRBAR_I  SER_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O QH_O QHP_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUFA(5) DPWR DGND SRCK_I  RCK_I  SRCLRBAR_I  GBAR_I  SER_I SRCK    RCK    SRCLRBAR    GBAR    SER D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U2 DFF(8) DPWR DGND _D_HI SRCLRBAR  SRCK SER   Q1A      Q1B      Q1C      Q1D      Q1E      Q1F      Q1G Q1A   Q1B      Q1C      Q1D      Q1E      Q1F      Q1G      QHP _D_NC  _D_NC     _D_NC    _D_NC    _D_NC    _D_NC    _D_NC    _D_NC D0_EFF IO_HC
U3 DFF(8) DPWR DGND _D_HI _D_HI  RCK Q1A    Q1B    Q1C    Q1D    Q1E    Q1F    Q1G    QHP QA     QB     QC     QD     QE     QF     QG     QH _D_NC  _D_NC  _D_NC  _D_NC  _D_NC  _D_NC  _D_NC  _D_NC D0_EFF IO_HC
.ENDS
.subckt 74HC604  A_BBAR CLK A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 A8 B8	Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UBUF bufa(2) DPWR DGND	A_BBAR CLK   A_BB CK 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UAB_B inv DPWR DGND	A_BB   AB_B 	D0_GATE IO_HC 
XY1  A_BB AB_B CK A1 B1 Y1  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY2  A_BB AB_B CK A2 B2 Y2  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY3  A_BB AB_B CK A3 B3 Y3  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY4  A_BB AB_B CK A4 B4 Y4  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY5  A_BB AB_B CK A5 B5 Y5  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY6  A_BB AB_B CK A6 B6 Y6  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY7  A_BB AB_B CK A7 B7 Y7  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
XY8  A_BB AB_B CK A8 B8 Y8  DPWR DGND  HC604DAT	params: MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ends
.subckt HC604DAT  A_BB AB_B CK D1 D2 Y DPWR DGND	params: MNTYMXDLY=0 IO_LEVEL=0
UAB dff(2) DPWR DGND	_D_HI _D_HI CK   D1 D2   A B _D_NC _D_NC 	D_HC604_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UYI ao(2,2) DPWR DGND	A_BB A AB_B B   YI 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
UY buf3 DPWR DGND	YI   CK   Y 	D_HC604_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
.ends
.SUBCKT 74HC620  GBABAR_I GAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUF DPWR DGND GAB_I   GAB D0_GATE   IO_HC   IO_LEVEL={IO_LEVEL}
U2 INV DPWR DGND GBABAR_I   GBA D0_GATE   IO_HC   IO_LEVEL={IO_LEVEL}
U3 INV3A(8) DPWR DGND A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B GAB B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B D_HC620   IO_HC MNTYMXDLY={MNTYMXDLY}   IO_LEVEL={IO_LEVEL}
U4 INV3A(8) DPWR DGND B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B GBA A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B D_HC620   IO_HC MNTYMXDLY={MNTYMXDLY}   IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC623  GBABAR_I GAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUF DPWR DGND GAB_I   GAB D0_GATE   IO_HC   IO_LEVEL={IO_LEVEL}
U2 INV DPWR DGND GBABAR_I   GBA D0_GATE   IO_HC   IO_LEVEL={IO_LEVEL}
U3 BUF3A(8) DPWR DGND A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B GAB B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B D_HC623   IO_HC MNTYMXDLY={MNTYMXDLY}   IO_LEVEL={IO_LEVEL}
U4 BUF3A(8) DPWR DGND B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B GBA A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B D_HC623   IO_HC MNTYMXDLY={MNTYMXDLY}   IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC640  GBAR_I DIR_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 BUFA(2) DPWR DGND GBAR_I DIR_I GBAR   DIR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U2 INV DPWR DGND DIR   DIRBAR D0_GATE IO_HC
U3 NORA(2,2) DPWR DGND DIRBAR GBAR DIR GBAR ENABLEAB    ENABLEBA D0_GATE IO_HC
U4 INV3A(8) DPWR DGND A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B ENABLEAB B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B D_HC640 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
U5 INV3A(8) DPWR DGND B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B ENABLEBA A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B D_HC640 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC643  GBAR DIR A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UBUF BUF DPWR DGND DIR DR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
UINV INVA(2) DPWR DGND DR GBAR DRB G D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
UEN ANDA(2,2) DPWR DGND DR G DRB G EAB EBA D0_GATE IO_HC
UA BUF3A(8) DPWR DGND B1 B2 B3 B4 B5 B6 B7 B8 EBA A1 A2 A3 A4 A5 A6 A7 A8 D_HC643 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
UB INV3A(8) DPWR DGND A1 A2 A3 A4 A5 A6 A7 A8 EAB B1 B2 B3 B4 B5 B6 B7 B8 D_HC643 IO_HC_BUS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC645  GBAR DIR A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UBUFF BUFA(2) DPWR DGND GBAR DIR   GBAR_BUF DIR_BUF D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
UA NOR(2) DPWR DGND GBAR_BUF DIR_BUF   T1 D0_GATE IO_HC
UB INV DPWR DGND GBAR_BUF   RE1 D0_GATE IO_HC
UC AND(2) DPWR DGND RE1 DIR_BUF   T2 D0_GATE IO_HC
U1 BUF3A(8) DPWR DGND A1 A2 A3 A4 A5 A6 A7 A8 T2 B1 B2 B3 B4 B5 B6 B7 B8 D_HC645 IO_HC_ST MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
U2 BUF3A(8) DPWR DGND B1 B2 B3 B4 B5 B6 B7 B8 T1 A1 A2 A3 A4 A5 A6 A7 A8 D_HC645 IO_HC_ST MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC646 GBAR_I DIR_I CBA_I SBA_I CAB_I SAB_I  A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B  B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B  OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC646LOG1 LOGICEXP(38,40) DPWR DGND GBAR_I DIR_I CBA_I SBA_I CAB_I SAB_I  A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B  B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B  QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8  QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8  GBAR DIR CBA SBA CAB SAB A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8  A1_OUT A2_OUT A3_OUT A4_OUT A5_OUT A6_OUT A7_OUT A8_OUT  B1_OUT B2_OUT B3_OUT B4_OUT B5_OUT B6_OUT B7_OUT B8_OUT ENA ENB   D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   DIR = { DIR_I }   CBA = { CBA_I }   SBA = { SBA_I }   SBABAR = { ~SBA }   CAB = { CAB_I }   SAB = { SAB_I }   SABBAR = { ~SAB }   ENA = { ~DIR & ~GBAR }   ENB = {  DIR & ~GBAR }   A1 = { A1_B }   B1 = { B1_B }   A2 = { A2_B }   B2 = { B2_B }   A3 = { A3_B }   B3 = { B3_B }   A4 = { A4_B }   B4 = { B4_B }   A5 = { A5_B }   B5 = { B5_B }   A6 = { A6_B }   B6 = { B6_B }   A7 = { A7_B }   B7 = { B7_B }   A8 = { A8_B }   B8 = { B8_B }   A1_OUT = { ~((~B1 & SBABAR) | (SBA & QB1)) }   B1_OUT = { ~((~A1 & SABBAR) | (SAB & QA1)) }   A2_OUT = { ~((~B2 & SBABAR) | (SBA & QB2)) }   B2_OUT = { ~((~A2 & SABBAR) | (SAB & QA2)) }   A3_OUT = { ~((~B3 & SBABAR) | (SBA & QB3)) }   B3_OUT = { ~((~A3 & SABBAR) | (SAB & QA3)) }   A4_OUT = { ~((~B4 & SBABAR) | (SBA & QB4)) }   B4_OUT = { ~((~A4 & SABBAR) | (SAB & QA4)) }   A5_OUT = { ~((~B5 & SBABAR) | (SBA & QB5)) }   B5_OUT = { ~((~A5 & SABBAR) | (SAB & QA5)) }   A6_OUT = { ~((~B6 & SBABAR) | (SBA & QB6)) }   B6_OUT = { ~((~A6 & SABBAR) | (SAB & QA6)) }   A7_OUT = { ~((~B7 & SBABAR) | (SBA & QB7)) }   B7_OUT = { ~((~A7 & SABBAR) | (SAB & QA7)) }   A8_OUT = { ~((~B8 & SBABAR) | (SBA & QB8)) }   B8_OUT = { ~((~A8 & SABBAR) | (SAB & QA8)) }
UAREG DFF(8) DPWR DGND _D_HI _D_HI CAB  A1 A2 A3 A4 A5 A6 A7 A8 _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8 D0_EFF IO_HC
UBREG DFF(8) DPWR DGND _D_HI _D_HI CBA  B1 B2 B3 B4 B5 B6 B7 B8 _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8 D0_EFF IO_HC
.ENDS
.SUBCKT 74HC648 GBAR_I DIR_I CBA_I SBA_I CAB_I SAB_I  A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B  B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B  OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC648LOG1 LOGICEXP(38,40) DPWR DGND GBAR_I DIR_I CBA_I SBA_I CAB_I SAB_I  A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B  B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B  QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8  QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8  GBAR DIR CBA SBA CAB SAB A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8  A1_OUT A2_OUT A3_OUT A4_OUT A5_OUT A6_OUT A7_OUT A8_OUT  B1_OUT B2_OUT B3_OUT B4_OUT B5_OUT B6_OUT B7_OUT B8_OUT ENA ENB   D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBAR = { GBAR_I }   DIR = { DIR_I }   CBA = { CBA_I }   SBA = { SBA_I }   SBABAR = { ~SBA }   CAB = { CAB_I }   SAB = { SAB_I }   SABBAR = { ~SAB }   ENA = { ~DIR & ~GBAR }   ENB = {  DIR & ~GBAR }   A1 = { A1_B }   B1 = { B1_B }   A2 = { A2_B }   B2 = { B2_B }   A3 = { A3_B }   B3 = { B3_B }   A4 = { A4_B }   B4 = { B4_B }   A5 = { A5_B }   B5 = { B5_B }   A6 = { A6_B }   B6 = { B6_B }   A7 = { A7_B }   B7 = { B7_B }   A8 = { A8_B }   B8 = { B8_B }   A1_OUT = { ~((B1 & SBABAR) | (SBA & QB1)) }   B1_OUT = { ~((A1 & SABBAR) | (SAB & QA1)) }   A2_OUT = { ~((B2 & SBABAR) | (SBA & QB2)) }   B2_OUT = { ~((A2 & SABBAR) | (SAB & QA2)) }   A3_OUT = { ~((B3 & SBABAR) | (SBA & QB3)) }   B3_OUT = { ~((A3 & SABBAR) | (SAB & QA3)) }   A4_OUT = { ~((B4 & SBABAR) | (SBA & QB4)) }   B4_OUT = { ~((A4 & SABBAR) | (SAB & QA4)) }   A5_OUT = { ~((B5 & SBABAR) | (SBA & QB5)) }   B5_OUT = { ~((A5 & SABBAR) | (SAB & QA5)) }   A6_OUT = { ~((B6 & SBABAR) | (SBA & QB6)) }   B6_OUT = { ~((A6 & SABBAR) | (SAB & QA6)) }   A7_OUT = { ~((B7 & SBABAR) | (SBA & QB7)) }   B7_OUT = { ~((A7 & SABBAR) | (SAB & QA7)) }   A8_OUT = { ~((B8 & SBABAR) | (SBA & QB8)) }   B8_OUT = { ~((A8 & SABBAR) | (SAB & QA8)) }
UAREG DFF(8) DPWR DGND _D_HI _D_HI CAB  A1 A2 A3 A4 A5 A6 A7 A8 QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8  _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  D0_EFF IO_HC
UBREG DFF(8) DPWR DGND _D_HI _D_HI CBA  B1 B2 B3 B4 B5 B6 B7 B8 QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8  _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  D0_EFF IO_HC
.ENDS
.SUBCKT 74HC651 GBABAR_I GAB_I CBA_I SBA_I CAB_I SAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(8) DPWR DGND _D_HI _D_HI CAB A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO  QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8 _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  D0_EFF IO_HC
U2 DFF(8) DPWR DGND _D_HI _D_HI CBA B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO  QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8 _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC  D0_EFF IO_HC
U3 BUF3A(8) DPWR DGND A1_O A2_O A3_O A4_O A5_O A6_O A7_O A8_O IGBABAR A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO D0_TGATE IO_HC
U4 BUF3A(8) DPWR DGND B1_O B2_O B3_O B4_O B5_O B6_O B7_O B8_O GAB B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO D0_TGATE IO_HC
U5 BUF3A(8) DPWR DGND A1 A2 A3 A4 A5 A6 A7 A8 GBABAR A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO D0_TGATE IO_HC
U6 BUF3A(8) DPWR DGND B1 B2 B3 B4 B5 B6 B7 B8 IGAB B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO D0_TGATE IO_HC
UHC651LOG LOGICEXP(38,40) DPWR DGND GBABAR_I GAB_I CBA_I SBA_I CAB_I SAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8 QB1 QB2 QB3 QB4 QB5 QB6 QB7 QB8 GBABAR GAB CBA SBA CAB SAB A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 A1_O A2_O A3_O A4_O A5_O A6_O A7_O A8_O B1_O B2_O B3_O B4_O B5_O B6_O B7_O B8_O IGAB IGBABAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBABAR = { GBABAR_I }   GAB = { GAB_I }   CBA = { CBA_I }   SBA = { SBA_I }   CAB = { CAB_I }   SAB = { SAB_I }   A1 = { A1_B }   A2 = { A2_B }   A3 = { A3_B }   A4 = { A4_B }   A5 = { A5_B }   A6 = { A6_B }   A7 = { A7_B }   A8 = { A8_B }   B1 = { B1_B }   B2 = { B2_B }   B3 = { B3_B }   B4 = { B4_B }   B5 = { B5_B }   B6 = { B6_B }   B7 = { B7_B }   B8 = { B8_B }   ISAB = { ~SAB }   ISBA = { ~SBA }   IGAB = { ~GAB }   IGBABAR = { ~GBABAR }   A1_O = { ~((SBA & QA1) | (ISBA & B1)) }   A2_O = { ~((SBA & QA2) | (ISBA & B2)) }   A3_O = { ~((SBA & QA3) | (ISBA & B3)) }   A4_O = { ~((SBA & QA4) | (ISBA & B4)) }   A5_O = { ~((SBA & QA5) | (ISBA & B5)) }   A6_O = { ~((SBA & QA6) | (ISBA & B6)) }   A7_O = { ~((SBA & QA7) | (ISBA & B7)) }   A8_O = { ~((SBA & QA8) | (ISBA & B8)) }   B1_O = { ~((SAB & QB1) | (ISAB & A1)) }   B2_O = { ~((SAB & QB2) | (ISAB & A2)) }   B3_O = { ~((SAB & QB3) | (ISAB & A3)) }   B4_O = { ~((SAB & QB4) | (ISAB & A4)) }   B5_O = { ~((SAB & QB5) | (ISAB & A5)) }   B6_O = { ~((SAB & QB6) | (ISAB & A6)) }   B7_O = { ~((SAB & QB7) | (ISAB & A7)) }   B8_O = { ~((SAB & QB8) | (ISAB & A8)) }
.ENDS
.SUBCKT 74HC652 GBABAR_I GAB_I CBA_I SBA_I CAB_I SAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DFF(8) DPWR DGND _D_HI _D_HI CAB A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC QB1BAR QB2BAR QB3BAR QB4BAR QB5BAR QB6BAR QB7BAR QB8BAR D0_EFF IO_HC
U2 DFF(8) DPWR DGND _D_HI _D_HI CBA B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC _D_NC QA1BAR QA2BAR QA3BAR QA4BAR QA5BAR QA6BAR QA7BAR QA8BAR D0_EFF IO_HC
U3 BUF3A(8) DPWR DGND A1_O A2_O A3_O A4_O A5_O A6_O A7_O A8_O IGBABAR A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO D0_TGATE IO_HC
U4 BUF3A(8) DPWR DGND B1_O B2_O B3_O B4_O B5_O B6_O B7_O B8_O GAB B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO D0_TGATE IO_HC
U5 BUF3A(8) DPWR DGND A1 A2 A3 A4 A5 A6 A7 A8 GBABAR A1_IO A2_IO A3_IO A4_IO A5_IO A6_IO A7_IO A8_IO D0_TGATE IO_HC
U6 BUF3A(8) DPWR DGND B1 B2 B3 B4 B5 B6 B7 B8 IGAB B1_IO B2_IO B3_IO B4_IO B5_IO B6_IO B7_IO B8_IO D0_TGATE IO_HC
UHC652LOG LOGICEXP(38,40) DPWR DGND GBABAR_I GAB_I CBA_I SBA_I CAB_I SAB_I A1_B A2_B A3_B A4_B A5_B A6_B A7_B A8_B B1_B B2_B B3_B B4_B B5_B B6_B B7_B B8_B QA1BAR QA2BAR QA3BAR QA4BAR QA5BAR QA6BAR QA7BAR QA8BAR QB1BAR QB2BAR QB3BAR QB4BAR QB5BAR QB6BAR QB7BAR QB8BAR GBABAR GAB CBA SBA CAB SAB A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 A1_O A2_O A3_O A4_O A5_O A6_O A7_O A8_O B1_O B2_O B3_O B4_O B5_O B6_O B7_O B8_O IGAB IGBABAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   GBABAR = { GBABAR_I }   GAB = { GAB_I }   CBA = { CBA_I }   SBA = { SBA_I }   CAB = { CAB_I }   SAB = { SAB_I }   A1 = { A1_B }   A2 = { A2_B }   A3 = { A3_B }   A4 = { A4_B }   A5 = { A5_B }   A6 = { A6_B }   A7 = { A7_B }   A8 = { A8_B }   B1 = { B1_B }   B2 = { B2_B }   B3 = { B3_B }   B4 = { B4_B }   B5 = { B5_B }   B6 = { B6_B }   B7 = { B7_B }   B8 = { B8_B }   ISAB = { ~SAB }   ISBA = { ~SBA }   IGAB = { ~GAB }   IGBABAR = { ~GBABAR }   A1_O = { ~((SBA & QA1BAR) | (ISBA & ~B1)) }   A2_O = { ~((SBA & QA2BAR) | (ISBA & ~B2)) }   A3_O = { ~((SBA & QA3BAR) | (ISBA & ~B3)) }   A4_O = { ~((SBA & QA4BAR) | (ISBA & ~B4)) }   A5_O = { ~((SBA & QA5BAR) | (ISBA & ~B5)) }   A6_O = { ~((SBA & QA6BAR) | (ISBA & ~B6)) }   A7_O = { ~((SBA & QA7BAR) | (ISBA & ~B7)) }   A8_O = { ~((SBA & QA8BAR) | (ISBA & ~B8)) }   B1_O = { ~((SAB & QB1BAR) | (ISAB & ~A1)) }   B2_O = { ~((SAB & QB2BAR) | (ISAB & ~A2)) }   B3_O = { ~((SAB & QB3BAR) | (ISAB & ~A3)) }   B4_O = { ~((SAB & QB4BAR) | (ISAB & ~A4)) }   B5_O = { ~((SAB & QB5BAR) | (ISAB & ~A5)) }   B6_O = { ~((SAB & QB6BAR) | (ISAB & ~A6)) }   B7_O = { ~((SAB & QB7BAR) | (ISAB & ~A7)) }   B8_O = { ~((SAB & QB8BAR) | (ISAB & ~A8)) }
.ENDS
.SUBCKT 74HC670   WEBAR_I REBAR_I WA_I WB_I RA_I RB_I D0_I D1_I D2_I D3_I Q0_O Q1_O Q2_O Q3_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UA DLTCH(4) DPWR DGND _D_HI _D_HI GATEA    D0    D1    D2    D3   AQ0   AQ1   AQ2   AQ3 _D_NC _D_NC _D_NC _D_NC D0_GFF  IO_HC
UB DLTCH(4) DPWR DGND _D_HI _D_HI GATEB    D0    D1    D2    D3   BQ0   BQ1   BQ2   BQ3 _D_NC _D_NC _D_NC _D_NC D0_GFF  IO_HC
UC DLTCH(4) DPWR DGND _D_HI _D_HI GATEC    D0    D1    D2    D3   CQ0   CQ1   CQ2   CQ3 _D_NC _D_NC _D_NC _D_NC D0_GFF  IO_HC
UD DLTCH(4) DPWR DGND _D_HI _D_HI GATED    D0    D1    D2    D3   DQ0   DQ1   DQ2   DQ3 _D_NC _D_NC _D_NC _D_NC D0_GFF  IO_HC
UHC670LOG LOGICEXP (26,18) DPWR DGND WEBAR_I REBAR_I WA_I WB_I RA_I RB_I D0_I D1_I D2_I D3_I AQ0 AQ1 AQ2 AQ3   BQ0 BQ1 BQ2 BQ3   CQ0 CQ1 CQ2 CQ3   DQ0 DQ1 DQ2 DQ3 WEBAR   REBAR   WA   WB   RA   RB   D0   D1   D2   D3 GATEA GATEB GATEC GATED Q0 Q1 Q2 Q3 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   WEBAR   = { WEBAR_I }   REBAR   = { REBAR_I }   WA      = { WA_I }   WB      = { WB_I }   RA      = { RA_I }   RB      = { RB_I }   D0      = { D0_I }   D1      = { D1_I }   D2      = { D2_I }   D3      = { D3_I }   ENABLE2 = { ~(WEBAR | WB) }   ENABLE1 = { ~(WEBAR | ENABLE2) }   GATEA   = { ENABLE2 & ~WA }   GATEB   = { ENABLE2 &  WA }   GATEC   = { ENABLE1 & ~WA }   GATED   = { ENABLE1 &  WA }   Q0      = { (AQ0 & ~RA & ~RB) |               (BQ0 &  RA & ~RB) |               (CQ0 & ~RA &  RB) |               (DQ0 &  RA &  RB)             }   Q1      = { (AQ1 & ~RA & ~RB) |               (BQ1 &  RA & ~RB) |               (CQ1 & ~RA &  RB) |               (DQ1 &  RA &  RB)             }   Q2      = { (AQ2 & ~RA & ~RB) |               (BQ2 &  RA & ~RB) |               (CQ2 & ~RA &  RB) |               (DQ2 &  RA &  RB)             }   Q3      = { (AQ3 & ~RA & ~RB) |               (BQ3 &  RA & ~RB) |               (CQ3 & ~RA &  RB) |               (DQ3 &  RA &  RB)             }
.ENDS
.SUBCKT 74HC677 A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I A13_I A14_I A15_I A16_I GBAR_I P3_I P2_I P1_I P0_I Y_O OPTIONAL: DPWR = _G_DPWR DGND = _G_DGND PARAMS: MNTYMXDLY = 0 IO_LEVEL = 0
UHC677LOG LOGICEXP(21,22) DPWR DGND A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I A13_I A14_I  A15_I A16_I P0_I P1_I P2_I P3_I GBAR_I A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 P0 P1 P2 P3 GBAR Y D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   A1   = { A1_I }   A2   = { A2_I }   A3   = { A3_I }   A4   = { A4_I }   A5   = { A5_I }   A6   = { A6_I }   A7   = { A7_I }   A8   = { A8_I }   A9   = { A9_I }   A10  = { A10_I }   A11  = { A11_I }   A12  = { A12_I }   A13  = { A13_I }   A14  = { A14_I }   A15  = { A15_I }   A16  = { A16_I }   P0   = { P0_I }   P1   = { P1_I }   P2   = { P2_I }   P3   = { P3_I }   GBAR = { GBAR_I }   P0BAR = { ~P0 }   P1BAR = { ~P1 }   P2BAR = { ~P2 }   P3BAR = { ~P3 }   ZERO  = { P2BAR & P1BAR & P0BAR }   ONE   = { P2BAR & P1BAR & P0 }   TWO   = { P2BAR & P1 & P0BAR }   THREE = { P2BAR & P1 & P0 }   FOUR  = { P2 & P1BAR & P0BAR }   FIVE  = { P2 & P1BAR & P0 }   SIX   = { P2 & P1 & P0BAR }   SEVEN = { P2 & P1 & P0 }   OUT1  = { ~(P3BAR & ZERO) }   OUT2  = { ~(P3BAR & ONE) & OUT1 }   OUT3  = { ~(P3BAR & TWO) & OUT2 }   OUT4  = { ~(P3BAR & THREE) & OUT3 }   OUT5  = { ~(P3BAR & FOUR) & OUT4 }   OUT6  = { ~(P3BAR & FIVE) & OUT5 }   OUT7  = { ~(P3BAR & SIX) & OUT6 }   OUT8  = { ~(P3BAR & SEVEN) & OUT7 }   OUT9  = { ~(P3 & ZERO) & P3 & OUT8 }   OUT10 = { ~(P3 & ONE) & OUT9 }   OUT11 = { ~(P3 & TWO) & OUT10 }   OUT12 = { ~(P3 & THREE) & OUT11 }   OUT13 = { ~(P3 & FOUR) & OUT12 }   OUT14 = { ~(P3 & FIVE) & OUT13 }   OUT15 = { ~(P3 & SIX) & OUT14 }   AND1_2   = { ~GBAR & (OUT1 ^ A1) & (OUT2 ^ A2) }   AND3_5   = { (OUT3 ^ A3) & (OUT4 ^ A4) & (OUT5 ^ A5) }   AND6_8   = { (OUT6 ^ A6) & (OUT7 ^ A7) & (OUT8 ^ A8) }   AND9_11  = { (OUT9 ^ A9) & (OUT10 ^ A10) & (OUT11 ^ A11) }   AND12_14 = { (OUT12 ^ A12) & (OUT13 ^ A13) & (OUT14 ^ A14) }   AND15_16 = { (OUT15 ^ A15) & A16 }   Y = { ~(AND1_2 & AND3_5 & AND6_8 & AND9_11 & AND12_14 & AND15_16) }
.ENDS
.SUBCKT 74HC678 A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I A13_I A14_I A15_I A16_I C_I P3_I P2_I P1_I P0_I Y_O OPTIONAL: DPWR = _G_DPWR DGND = _G_DGND PARAMS: MNTYMXDLY = 0 IO_LEVEL = 0
UHC678LOG LOGICEXP(21,22) DPWR DGND A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I A13_I A14_I  A15_I A16_I P0_I P1_I P2_I P3_I C_I A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 P0 P1 P2 P3 C DY D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   A1   = { A1_I }   A2   = { A2_I }   A3   = { A3_I }   A4   = { A4_I }   A5   = { A5_I }   A6   = { A6_I }   A7   = { A7_I }   A8   = { A8_I }   A9   = { A9_I }   A10  = { A10_I }   A11  = { A11_I }   A12  = { A12_I }   A13  = { A13_I }   A14  = { A14_I }   A15  = { A15_I }   A16  = { A16_I }   P0   = { P0_I }   P1   = { P1_I }   P2   = { P2_I }   P3   = { P3_I }   C = { C_I }   P0BAR = { ~P0 }   P1BAR = { ~P1 }   P2BAR = { ~P2 }   P3BAR = { ~P3 }   ZERO  = { P2BAR & P1BAR & P0BAR }   ONE   = { P2BAR & P1BAR & P0 }   TWO   = { P2BAR & P1 & P0BAR }   THREE = { P2BAR & P1 & P0 }   FOUR  = { P2 & P1BAR & P0BAR }   FIVE  = { P2 & P1BAR & P0 }   SIX   = { P2 & P1 & P0BAR }   SEVEN = { P2 & P1 & P0 }   OUT1  = { ~(P3BAR & ZERO) }   OUT2  = { ~(P3BAR & ONE) & OUT1 }   OUT3  = { ~(P3BAR & TWO) & OUT2 }   OUT4  = { ~(P3BAR & THREE) & OUT3 }   OUT5  = { ~(P3BAR & FOUR) & OUT4 }   OUT6  = { ~(P3BAR & FIVE) & OUT5 }   OUT7  = { ~(P3BAR & SIX) & OUT6 }   OUT8  = { ~(P3BAR & SEVEN) & OUT7 }   OUT9  = { ~(P3 & ZERO) & P3 & OUT8 }   OUT10 = { ~(P3 & ONE) & OUT9 }   OUT11 = { ~(P3 & TWO) & OUT10 }   OUT12 = { ~(P3 & THREE) & OUT11 }   OUT13 = { ~(P3 & FOUR) & OUT12 }   OUT14 = { ~(P3 & FIVE) & OUT13 }   OUT15 = { ~(P3 & SIX) & OUT14 }   AND1_2   = { (OUT1 ^ A1) & (OUT2 ^ A2) }   AND3_5   = { (OUT3 ^ A3) & (OUT4 ^ A4) & (OUT5 ^ A5) }   AND6_8   = { (OUT6 ^ A6) & (OUT7 ^ A7) & (OUT8 ^ A8) }   AND9_11  = { (OUT9 ^ A9) & (OUT10 ^ A10) & (OUT11 ^ A11) }   AND12_14 = { (OUT12 ^ A12) & (OUT13 ^ A13) & (OUT14 ^ A14) }   AND15_16 = { (OUT15 ^ A15) & A16 }   DY = { (AND1_2 & AND3_5 & AND6_8 & AND9_11 & AND12_14 & AND15_16) }
U1 DLTCH(1) DPWR DGND _D_HI _D_HI C DY _D_NC Y D0_GFF IO_HC
.ENDS
.SUBCKT 74HC679 A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I               P0_I P1_I P2_I P3_I GBAR_I Y_O OPTIONAL:  DPWR = _G_DPWR   DGND = _G_DGND PARAMS:    MNTYMXDLY = 0    IO_LEVEL = 0
UHC679LOG LOGICEXP(17,18) DPWR DGND A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I P0_I P1_I  P2_I P3_I GBAR_I A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 P0 P1 P2 P3 GBAR Y D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   A1   = { A1_I }   A2   = { A2_I }   A3   = { A3_I }   A4   = { A4_I }   A5   = { A5_I }   A6   = { A6_I }   A7   = { A7_I }   A8   = { A8_I }   A9   = { A9_I }   A10  = { A10_I }   A11  = { A11_I }   A12  = { A12_I }   P0   = { P0_I }   P1   = { P1_I }   P2   = { P2_I }   P3   = { P3_I }   GBAR = { GBAR_I }   P0BAR = { ~P0 }   P1BAR = { ~P1 }   P2BAR = { ~P2 }   P3BAR = { ~P3 }   ZERO  = { P2BAR & P1BAR & P0BAR }   ONE   = { P2BAR & P1BAR & P0 }   TWO   = { P2BAR & P1 & P0BAR }   THREE = { P2BAR & P1 & P0 }   FOUR  = { P2 & P1BAR & P0BAR }   FIVE  = { P2 & P1BAR & P0 }   SIX   = { P2 & P1 & P0BAR }   SEVEN = { P2 & P1 & P0 }   OUT1  = { ~(P3BAR & ZERO) }   OUT2  = { ~(P3BAR & ONE) & OUT1 }   OUT3  = { ~(P3BAR & TWO) & OUT2 }   OUT4  = { ~(P3BAR & THREE) & OUT3 }   OUT5  = { ~(P3BAR & FOUR) & OUT4 }   OUT6  = { ~(P3BAR & FIVE) & OUT5 }   OUT7  = { ~(P3BAR & SIX) & OUT6 }   OUT8  = { ~(P3BAR & SEVEN) & OUT7 }   OUT9  = { ~(P3 & ZERO) & P3 & OUT8 }   OUT10 = { ~(P3 & ONE) & OUT9 }   OUT11 = { ~(P3 & TWO) & OUT10 }   OUT12 = { ~(P3 & THREE) & OUT11 }   OUT13 = { ~(P3 & FOUR) & OUT12 }   OUT14 = { ~(P3 & FIVE) & OUT13 }   OUT15 = { ~(P3 & SIX) & OUT14 }   OUT16 = { ~(P3 & SEVEN) }   AND1_2  = { ~GBAR & (OUT1 ^ A1) & (OUT2 ^ A2) }   AND3_5  = { (OUT3 ^ A3) & (OUT4 ^ A4) & (OUT5 ^ A5) }   AND6_8  = { (OUT6 ^ A6) & (OUT7 ^ A7) & (OUT8 ^ A8) }   AND9_11 = { (OUT9 ^ A9) & (OUT10 ^ A10) & (OUT11 ^ A11) }   AND12   = { (OUT12 ^ A12) & (OUT13 ^ OUT16) & (OUT14 ^ OUT16) }   Y = { ~( (AND1_2 & AND3_5 & AND6_8) & (AND9_11 & AND12 & (OUT15 ^ OUT16)) ) }
.ENDS
.SUBCKT 74HC680 A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I               P0_I P1_I P2_I P3_I C_I Y_O OPTIONAL:  DPWR = _G_DPWR DGND = _G_DGND PARAMS:    MNTYMXDLY = 0 IO_LEVEL = 0
UHC680LOG LOGICEXP(17,18) DPWR DGND A1_I A2_I A3_I A4_I A5_I A6_I A7_I A8_I A9_I A10_I A11_I A12_I P0_I P1_I  P2_I P3_I C_I A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 P0 P1 P2 P3 C DY D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   A1   = { A1_I }   A2   = { A2_I }   A3   = { A3_I }   A4   = { A4_I }   A5   = { A5_I }   A6   = { A6_I }   A7   = { A7_I }   A8   = { A8_I }   A9   = { A9_I }   A10  = { A10_I }   A11  = { A11_I }   A12  = { A12_I }   P0   = { P0_I }   P1   = { P1_I }   P2   = { P2_I }   P3   = { P3_I }   C = { C_I }   P0BAR = { ~P0 }   P1BAR = { ~P1 }   P2BAR = { ~P2 }   P3BAR = { ~P3 }   ZERO  = { P2BAR & P1BAR & P0BAR }   ONE   = { P2BAR & P1BAR & P0 }   TWO   = { P2BAR & P1 & P0BAR }   THREE = { P2BAR & P1 & P0 }   FOUR  = { P2 & P1BAR & P0BAR }   FIVE  = { P2 & P1BAR & P0 }   SIX   = { P2 & P1 & P0BAR }   SEVEN = { P2 & P1 & P0 }   OUT1  = { ~(P3BAR & ZERO) }   OUT2  = { ~(P3BAR & ONE) & OUT1 }   OUT3  = { ~(P3BAR & TWO) & OUT2 }   OUT4  = { ~(P3BAR & THREE) & OUT3 }   OUT5  = { ~(P3BAR & FOUR) & OUT4 }   OUT6  = { ~(P3BAR & FIVE) & OUT5 }   OUT7  = { ~(P3BAR & SIX) & OUT6 }   OUT8  = { ~(P3BAR & SEVEN) & OUT7 }   OUT9  = { ~(P3 & ZERO) & P3 & OUT8 }   OUT10 = { ~(P3 & ONE) & OUT9 }   OUT11 = { ~(P3 & TWO) & OUT10 }   OUT12 = { ~(P3 & THREE) & OUT11 }   OUT13 = { ~(P3 & FOUR) & OUT12 }   OUT14 = { ~(P3 & FIVE) & OUT13 }   OUT15 = { ~(P3 & SIX) & OUT14 }   OUT16 = { ~(P3 & SEVEN) }   AND1_2  = { (OUT1 ^ A1) & (OUT2 ^ A2) }   AND3_5  = { (OUT3 ^ A3) & (OUT4 ^ A4) & (OUT5 ^ A5) }   AND6_8  = { (OUT6 ^ A6) & (OUT7 ^ A7) & (OUT8 ^ A8) }   AND9_11 = { (OUT9 ^ A9) & (OUT10 ^ A10) & (OUT11 ^ A11) }   AND12   = { (OUT12 ^ A12) & (OUT13 ^ OUT16) & (OUT14 ^ OUT16) }   DY = { ((AND1_2 & AND3_5 & AND6_8) & (AND9_11 & AND12 & (OUT15 ^ OUT16))) }
U1 DLTCH(1) DPWR DGND _D_HI _D_HI C DY _D_NC Y D0_GFF IO_HC
.ENDS
.SUBCKT 74HC684 P7_I P6_I P5_I P4_I P3_I P2_I P1_I P0_I Q7_I Q6_I Q5_I Q4_I Q3_I Q2_I Q1_I Q0_I  PEQBAR_O PGQBAR_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
UHC684LOG LOGICEXP(16,18) DPWR DGND P7_I P6_I P5_I P4_I P3_I P2_I P1_I P0_I Q7_I Q6_I Q5_I Q4_I Q3_I Q2_I Q1_I Q0_I P7 P6 P5 P4 P3 P2 P1 P0  Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0  PEQBAR PGQBAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   P7 = { P7_I }   P6 = { P6_I }   P5 = { P5_I }   P4 = { P4_I }   P3 = { P3_I }   P2 = { P2_I }   P1 = { P1_I }   P0 = { P0_I }   Q7 = { Q7_I }   Q6 = { Q6_I }   Q5 = { Q5_I }   Q4 = { Q4_I }   Q3 = { Q3_I }   Q2 = { Q2_I }   Q1 = { Q1_I }   Q0 = { Q0_I }   PQ7    = { ~(P7 ^ Q7) }   PQ6    = { ~(P6 ^ Q6) }   PQ5    = { ~(P5 ^ Q5) }   PQ4    = { ~(P4 ^ Q4) }   PQ3    = { ~(P3 ^ Q3) }   PQ2    = { ~(P2 ^ Q2) }   PQ1    = { ~(P1 ^ Q1) }   PQ0    = { ~(P0 ^ Q0) }   PQ67   = { PQ6 & PQ7  }   PQ57   = { PQ5 & PQ67 }   PQ47   = { PQ4 & PQ57 }   PQ37   = { PQ3 & PQ47 }   PQ27   = { PQ2 & PQ37 }   PQ17   = { PQ1 & PQ27 }   PEQBAR = { ~(PQ7 & PQ6 & PQ5 & PQ4 & PQ3 & PQ2 & PQ1 & PQ0) }   PGQBAR = { ~((PQ17 & ~Q0 & P0) | (PQ27 & ~Q1 & P1) | (PQ37 & ~Q2 & P2) |                (PQ47 & ~Q3 & P3) | (PQ57 & ~Q4 & P4) | (PQ67 & ~Q5 & P5) |                (PQ7 & ~Q6 & P6)  | (~Q7 & P7)) }
.ENDS
.SUBCKT 74HC688 P7_I P6_I P5_I P4_I P3_I P2_I P1_I P0_I Q7_I Q6_I Q5_I Q4_I Q3_I Q2_I Q1_I Q0_I GBAR_I PEQBAR_O OPTIONAL: DPWR =  _G_DPWR DGND = _G_DGND PARAMS: MNTYMXDLY = 0 IO_LEVEL = 0
UHC688LOG LOGICEXP(17,18) DPWR DGND P7_I P6_I P5_I P4_I P3_I P2_I P1_I P0_I   Q7_I Q6_I Q5_I Q4_I Q3_I Q2_I Q1_I Q0_I GBAR_I P7 P6 P5 P4 P3 P2 P1 P0 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 GBAR PEQBAR D0_GATE IO_HC IO_LEVEL = {IO_LEVEL} LOGIC:   P7 = { P7_I }   P6 = { P6_I }   P5 = { P5_I }   P4 = { P4_I }   P3 = { P3_I }   P2 = { P2_I }   P1 = { P1_I }   P0 = { P0_I }   Q7 = { Q7_I }   Q6 = { Q6_I }   Q5 = { Q5_I }   Q4 = { Q4_I }   Q3 = { Q3_I }   Q2 = { Q2_I }   Q1 = { Q1_I }   Q0 = { Q0_I }   GBAR = { GBAR_I }   PEQ7 = { ~(P7 ^ Q7) }   PEQ6 = { ~(P6 ^ Q6) }   PEQ5 = { ~(P5 ^ Q5) }   PEQ4 = { ~(P4 ^ Q4) }   PEQ3 = { ~(P3 ^ Q3) }   PEQ2 = { ~(P2 ^ Q2) }   PEQ1 = { ~(P1 ^ Q1) }   PEQ0 = { ~(P0 ^ Q0) }   AND0_2 = { PEQ0 & PEQ1 & PEQ2 }   AND3_5 = { PEQ3 & PEQ4 & PEQ5 }   AND6_7 = { PEQ6 & PEQ7 }   PEQBAR = { ~(AND0_2 & AND3_5 & AND6_7 & ~GBAR) }
.ENDS
.subckt 74HC804  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nand(2) DPWR DGND	A B   Y 	D_HC804 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC805  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(2) DPWR DGND	A B   Y 	D_HC805 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC808  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 and(2) DPWR DGND	A B   Y 	D_HC808 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC832  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 or(2) DPWR DGND	A B   Y 	D_HC832 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC4002  A B C D Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nor(4) DPWR DGND	A B C D   Y 	D_HC4002 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC4020   CLR_I CLK_I QA_O QD_O QE_O QF_O QG_O QH_O QI_O QJ_O QK_O QL_O QM_O QN_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1  JKFF(1) DPWR DGND _D_HI CLRBAR CLK   _D_HI _D_HI   QA _D_NC D0_EFF  IO_HC
U2  JKFF(1) DPWR DGND _D_HI CLRBAR QA    _D_HI _D_HI   QB _D_NC D0_EFF  IO_HC
U3  JKFF(1) DPWR DGND _D_HI CLRBAR QB    _D_HI _D_HI   QC _D_NC D0_EFF  IO_HC
U4  JKFF(1) DPWR DGND _D_HI CLRBAR QC    _D_HI _D_HI   QD _D_NC D0_EFF  IO_HC
U5  JKFF(1) DPWR DGND _D_HI CLRBAR QD    _D_HI _D_HI   QE _D_NC D0_EFF  IO_HC
U6  JKFF(1) DPWR DGND _D_HI CLRBAR QE    _D_HI _D_HI   QF _D_NC D0_EFF  IO_HC
U7  JKFF(1) DPWR DGND _D_HI CLRBAR QF    _D_HI _D_HI   QG _D_NC D0_EFF  IO_HC
U8  JKFF(1) DPWR DGND _D_HI CLRBAR QG    _D_HI _D_HI   QH _D_NC D0_EFF  IO_HC
U9  JKFF(1) DPWR DGND _D_HI CLRBAR QH    _D_HI _D_HI   QI _D_NC D0_EFF  IO_HC
U10 JKFF(1) DPWR DGND _D_HI CLRBAR QI    _D_HI _D_HI   QJ _D_NC D0_EFF  IO_HC
U11 JKFF(1) DPWR DGND _D_HI CLRBAR QJ    _D_HI _D_HI   QK _D_NC D0_EFF  IO_HC
U12 JKFF(1) DPWR DGND _D_HI CLRBAR QK    _D_HI _D_HI   QL _D_NC D0_EFF  IO_HC
U13 JKFF(1) DPWR DGND _D_HI CLRBAR QL    _D_HI _D_HI   QM _D_NC D0_EFF  IO_HC
U14 JKFF(1) DPWR DGND _D_HI CLRBAR QM    _D_HI _D_HI   QN _D_NC D0_EFF  IO_HC
U15 BUFA(2) DPWR DGND CLK_I CLR_I CLK   CLR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U16 INV     DPWR DGND CLR CLRBAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
.ENDS
.SUBCKT 74HC4024 CLR_I CLK_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 JKFF(1) DPWR DGND _D_HI MR TA _D_HI _D_HI QA _D_NC D0_EFF IO_HC
U2 JKFF(1) DPWR DGND _D_HI MR QA _D_HI _D_HI QB _D_NC D0_EFF IO_HC
U3 JKFF(1) DPWR DGND _D_HI MR QB _D_HI _D_HI QC _D_NC D0_EFF IO_HC
U4 JKFF(1) DPWR DGND _D_HI MR QC _D_HI _D_HI QD _D_NC D0_EFF IO_HC
U5 JKFF(1) DPWR DGND _D_HI MR QD _D_HI _D_HI QE _D_NC D0_EFF IO_HC
U6 JKFF(1) DPWR DGND _D_HI MR QE _D_HI _D_HI QF _D_NC D0_EFF IO_HC
U7 JKFF(1) DPWR DGND _D_HI MR QF _D_HI _D_HI QG _D_NC D0_EFF IO_HC
UHC4024LOG LOGICEXP(2,4) DPWR DGND CLR_I CLK_I CLR CLK MR TA D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   CLR = { CLR_I }   CLK = { CLK_I }   MR = { ~CLR }   TA = { MR & CLK }
.ENDS
.SUBCKT 74HC4040   CLR_I CLK_I QA_O QB_O QC_O QD_O QE_O QF_O QG_O QH_O QI_O QJ_O QK_O QL_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1  JKFF(1) DPWR DGND _D_HI CLRBAR CLK   _D_HI _D_HI   QA _D_NC D0_EFF  IO_HC
U2  JKFF(1) DPWR DGND _D_HI CLRBAR QA    _D_HI _D_HI   QB _D_NC D0_EFF  IO_HC
U3  JKFF(1) DPWR DGND _D_HI CLRBAR QB    _D_HI _D_HI   QC _D_NC D0_EFF  IO_HC
U4  JKFF(1) DPWR DGND _D_HI CLRBAR QC    _D_HI _D_HI   QD _D_NC D0_EFF  IO_HC
U5  JKFF(1) DPWR DGND _D_HI CLRBAR QD    _D_HI _D_HI   QE _D_NC D0_EFF  IO_HC
U6  JKFF(1) DPWR DGND _D_HI CLRBAR QE    _D_HI _D_HI   QF _D_NC D0_EFF  IO_HC
U7  JKFF(1) DPWR DGND _D_HI CLRBAR QF    _D_HI _D_HI   QG _D_NC D0_EFF  IO_HC
U8  JKFF(1) DPWR DGND _D_HI CLRBAR QG    _D_HI _D_HI   QH _D_NC D0_EFF  IO_HC
U9  JKFF(1) DPWR DGND _D_HI CLRBAR QH    _D_HI _D_HI   QI _D_NC D0_EFF  IO_HC
U10 JKFF(1) DPWR DGND _D_HI CLRBAR QI    _D_HI _D_HI   QJ _D_NC D0_EFF  IO_HC
U11 JKFF(1) DPWR DGND _D_HI CLRBAR QJ    _D_HI _D_HI   QK _D_NC D0_EFF  IO_HC
U12 JKFF(1) DPWR DGND _D_HI CLRBAR QK    _D_HI _D_HI   QL _D_NC D0_EFF  IO_HC
U13 BUFA(2) DPWR DGND CLK_I CLR_I CLK   CLR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
U14 INV     DPWR DGND CLR CLRBAR D0_GATE IO_HC IO_LEVEL={IO_LEVEL}
.ENDS
.subckt 74HC4075  A B C Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 or(3) DPWR DGND	A B C   Y 	D_HC4075 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC4078A  A B C D E F G H Y W	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 or(8) DPWR DGND	A B C D E F G H   Y1 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U2 buf DPWR DGND	Y1   Y 	D_HC4078A IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U3 inv DPWR DGND	Y1   W 	D_HC4078A IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.SUBCKT 74HC4514   LE_I GBAR_I A_I B_I C_I D_I Y0_O  Y1_O  Y2_O  Y3_O  Y4_O  Y5_O Y6_O Y7_O Y8_O Y9_O Y10_O Y11_O Y12_O Y13_O Y14_O Y15_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DLTCH(4) DPWR DGND _D_HI _D_HI LE  A     B     C     D QA    QB    QC    QD QABAR QBBAR QCBAR QDBAR D0_GFF  IO_HC
UHC4514LOG LOGICEXP (14,22) DPWR DGND LE_I GBAR_I A_I B_I C_I D_I QA QB QC QD QABAR QBBAR QCBAR QDBAR LE   GBAR   A   B   C   D Y0  Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   LE      = { LE_I }   GBAR    = { GBAR_I }   G       = { ~GBAR }   A       = { A_I }   B       = { B_I }   C       = { C_I }   D       = { D_I }   Y0      = { G & QDBAR & QCBAR & QBBAR & QABAR }   Y1      = { G & QDBAR & QCBAR & QBBAR & QA    }   Y2      = { G & QDBAR & QCBAR & QB    & QABAR }   Y3      = { G & QDBAR & QCBAR & QB    & QA    }   Y4      = { G & QDBAR & QC    & QBBAR & QABAR }   Y5      = { G & QDBAR & QC    & QBBAR & QA    }   Y6      = { G & QDBAR & QC    & QB    & QABAR }   Y7      = { G & QDBAR & QC    & QB    & QA    }   Y8      = { G & QD    & QCBAR & QBBAR & QABAR }   Y9      = { G & QD    & QCBAR & QBBAR & QA    }   Y10     = { G & QD    & QCBAR & QB    & QABAR }   Y11     = { G & QD    & QCBAR & QB    & QA    }   Y12     = { G & QD    & QC    & QBBAR & QABAR }   Y13     = { G & QD    & QC    & QBBAR & QA    }   Y14     = { G & QD    & QC    & QB    & QABAR }   Y15     = { G & QD    & QC    & QB    & QA    }
.ENDS
.SUBCKT 74HC4515   LE_I GBAR_I A_I B_I C_I D_I  Y0_O  Y1_O  Y2_O  Y3_O  Y4_O  Y5_O Y6_O Y7_O Y8_O Y9_O Y10_O Y11_O Y12_O Y13_O Y14_O Y15_O OPTIONAL: DPWR=_G_DPWR DGND=_G_DGND PARAMS: MNTYMXDLY=0 IO_LEVEL=0
U1 DLTCH(4) DPWR DGND _D_HI _D_HI LE  A     B     C     D QA    QB    QC    QD QABAR QBBAR QCBAR QDBAR D0_GFF  IO_HC
UHC4515LOG LOGICEXP (14,22) DPWR DGND LE_I GBAR_I A_I B_I C_I D_I QA QB QC QD QABAR QBBAR QCBAR QDBAR LE   GBAR   A   B   C   D Y0  Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 D0_GATE IO_HC IO_LEVEL={IO_LEVEL} LOGIC:   LE      = { LE_I }   GBAR    = { GBAR_I }   A       = { A_I }   B       = { B_I }   C       = { C_I }   D       = { D_I }   G       = { ~GBAR }   Y0      = { ~(G & QDBAR & QCBAR & QBBAR & QABAR) }   Y1      = { ~(G & QDBAR & QCBAR & QBBAR & QA   ) }   Y2      = { ~(G & QDBAR & QCBAR & QB    & QABAR) }   Y3      = { ~(G & QDBAR & QCBAR & QB    & QA   ) }   Y4      = { ~(G & QDBAR & QC    & QBBAR & QABAR) }   Y5      = { ~(G & QDBAR & QC    & QBBAR & QA   ) }   Y6      = { ~(G & QDBAR & QC    & QB    & QABAR) }   Y7      = { ~(G & QDBAR & QC    & QB    & QA   ) }   Y8      = { ~(G & QD    & QCBAR & QBBAR & QABAR) }   Y9      = { ~(G & QD    & QCBAR & QBBAR & QA   ) }   Y10     = { ~(G & QD    & QCBAR & QB    & QABAR) }   Y11     = { ~(G & QD    & QCBAR & QB    & QA   ) }   Y12     = { ~(G & QD    & QC    & QBBAR & QABAR) }   Y13     = { ~(G & QD    & QC    & QBBAR & QA   ) }   Y14     = { ~(G & QD    & QC    & QB    & QABAR) }   Y15     = { ~(G & QD    & QC    & QB    & QA   ) }
.ENDS
.subckt 74HC4724  GBAR CLR S0 S1 S2 D Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U10 bufa(6) DPWR DGND	GBAR	CLR	S0	S1	S2	D	GB	CLRD	S0D	S1D	S2D	DD	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U11 anda(3,9) DPWR DGND	ED0	G	CLRD	ED1	G	CLRD	ED2	G	CLRD	ED3	G	CLRD	ED4	G	CLRD	ED5	G	CLRD	ED6	G	CLRD	ED7	G	CLRD	GB	CLRDD	_D_HI	CE0	CE1	CE2	CE3	CE4	CE5	CE6	CE7	XXEN	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U12 ora(2,8) DPWR DGND	CE0	CLRB	CE1	CLRB	CE2	CLRB	CE3	CLRB	CE4	CLRB	CE5	CLRB	CE6	CLRB	CE7	CLRB	CLR0	CLR1	CLR2	CLR3	CLR4	CLR5	CLR6	CLR7	D_HC4734_1 IO_HC MNTYMXDLY={MNTYMXDLY} 
U13 buf DPWR DGND	CLRD   CLRDD 	D_HC4734_2 IO_HC MNTYMXDLY={MNTYMXDLY} 
UD1 inva(6) DPWR DGND	GB	CLRD	S0D	S1D	S2D	XXEN	G	CLRB	S0B	S1B	S2B	XEN	D0_GATE IO_HC 
UD2 anda(3,8) DPWR DGND	S2B	S1B	S0B	S2B	S1B	S0D	S2B	S1D	S0B	S2B	S1D	S0D	S2D	S1B	S0B	S2D	S1B	S0D	S2D	S1D	S0B	S2D	S1D	S0D	E0	E1	E2	E3	E4	E5	E6	E7	D_HC4734_3 IO_HC MNTYMXDLY={MNTYMXDLY} 
UD3 anda(2,8) DPWR DGND	E0	G	E1	G	E2	G	E3	G	E4	G	E5	G	E6	G	E7	G	EN0	EN1	EN2	EN3	EN4	EN5	EN6	EN7	D_HC4734_4 IO_HC MNTYMXDLY={MNTYMXDLY} 
UD4 bufa(8) DPWR DGND	E0	E1	E2	E3	E4	E5	E6	E7	ED0	ED1	ED2	ED3	ED4	ED5	ED6	ED7	D_HC4734_5 IO_HC MNTYMXDLY={MNTYMXDLY} 
UL0 dltch(1) DPWR DGND	PREB CLR0 EN0   DD   Q0 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL1 dltch(1) DPWR DGND	PREB CLR1 EN1   DD   Q1 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL2 dltch(1) DPWR DGND	PREB CLR2 EN2   DD   Q2 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL3 dltch(1) DPWR DGND	PREB CLR3 EN3   DD   Q3 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL4 dltch(1) DPWR DGND	PREB CLR4 EN4   DD   Q4 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL5 dltch(1) DPWR DGND	PREB CLR5 EN5   DD   Q5 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL6 dltch(1) DPWR DGND	PREB CLR6 EN6   DD   Q6 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL7 dltch(1) DPWR DGND	PREB CLR7 EN7   DD   Q7 _D_NC 	D_HC4734_6 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
UL8 buf DPWR DGND	_D_HI   PREB 	D0_GATE IO_HC 
UL9 bufa(3) DPWR DGND	G G1 G2   GD G2 G3 	D_HC4734_7 IO_HC MNTYMXDLY={MNTYMXDLY} 
UL10 and(2) DPWR DGND	GBAR GD   G1 	D0_GATE IO_HC 
UL11 or(2) DPWR DGND	G1 G3   CLK 	D0_GATE IO_HC 
UL12 suhdck(3) DPWR DGND	CLK	S0D	S1D	S2D	SU0	SU1	SU2	HD0	HD1	HD2	D_HC4734_8 IO_HC MNTYMXDLY={MNTYMXDLY} 
UL13 or(6) DPWR DGND	SU0 SU1 SU2 HD0 HD1 HD2   ENX 	D0_GATE IO_HC 
UL14 and(2) DPWR DGND	XEN ENX   ENCX 	D0_GATE IO_HC 
UL15 buf3a(9) DPWR DGND	_D_X	_D_X	_D_X	_D_X	_D_X	_D_X	_D_X	_D_X	_D_X	ENCX	PREB	CLR0	CLR1	CLR2	CLR3	CLR4	CLR5	CLR6	CLR7	D0_TGATE IO_HC 
.ends
.subckt 74HC7074  1A 2A 3A 3B 6A 6B 1Y 2Y 3Y 6Y 4CLK 4PREBAR 4CLRBAR 4D 4Q 4QBAR	5CLK 5PREBAR 5CLRBAR 5D 5Q 5QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U0 bufa(4) DPWR DGND	4PREBAR 4CLRBAR 5PREBAR 5CLRBAR   4PREB 4CLRB 5PREB 5CLRB 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U1 inva(2) DPWR DGND	1A 2A   1Y 2Y 	D_HC7074_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U2 nand(2) DPWR DGND	3A 3B   3Y 	D_HC7074_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U3 nor(2) DPWR DGND	6A 6B   6Y 	D_HC7074_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U4 dff(1) DPWR DGND	4PREB 4CLRB 4CLK   4D   4Q 4QBAR 	D_HC7074_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U5 dff(1) DPWR DGND	5PREB 5CLRB 5CLK   5D   5Q 5QBAR 	D_HC7074_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC7075  1A 2A 3A 3B 6A 6B 1Y 2Y 3Y 6Y 4CLK 4PREBAR 4CLRBAR 4D 4Q 4QBAR	5CLK 5PREBAR 5CLRBAR 5D 5Q 5QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 bufa(4) DPWR DGND	4PREBAR 4CLRBAR 5PREBAR 5CLRBAR   4PREB 4CLRB 5PREB 5CLRB 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U2 inva(2) DPWR DGND	1A 2A   1Y 2Y 	D_HC7075_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U3 nanda(2,2) DPWR DGND	3A 3B 6A 6B   3Y 6Y 	D_HC7075_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U4 dff(1) DPWR DGND	4PREB 4CLRB 4CLK   4D   4Q 4QBAR 	D_HC7075_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U5 dff(1) DPWR DGND	5PREB 5CLRB 5CLK   5D   5Q 5QBAR 	D_HC7075_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC7076  1A 2A 3A 3B 6A 6B 1Y 2Y 3Y 6Y 4CLK 4PREBAR 4CLRBAR 4D 4Q 4QBAR	5CLK 5PREBAR 5CLRBAR 5D 5Q 5QBAR	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 bufa(4) DPWR DGND	4PREBAR 4CLRBAR 5PREBAR 5CLRBAR   4PREB 4CLRB 5PREB 5CLRB 	D0_GATE IO_HC IO_LEVEL={IO_LEVEL} 
U2 inva(2) DPWR DGND	1A 2A   1Y 2Y 	D_HC7076_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U3 nora(2,2) DPWR DGND	3A 3B 6A 6B   3Y 6Y 	D_HC7076_1 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U4 dff(1) DPWR DGND	4PREB 4CLRB 4CLK   4D   4Q 4QBAR 	D_HC7076_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
U5 dff(1) DPWR DGND	5PREB 5CLRB 5CLK   5D   5Q 5QBAR 	D_HC7076_2 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends
.subckt 74HC7266  A B Y	optional: DPWR=_G_DPWR DGND=_G_DGND	params: MNTYMXDLY=0 IO_LEVEL=0
U1 nxor DPWR DGND	A B   Y 	D_HC7266 IO_HC MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} 
.ends