Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed May 11 12:24:48 2022
| Host             : DESKTOP-3K9NM8F running 64-bit major release  (build 9200)
| Command          : report_power -file PARTE_F_power_routed.rpt -pb PARTE_F_power_summary_routed.pb -rpx PARTE_F_power_routed.rpx
| Design           : PARTE_F
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.907        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.679        |
| Device Static (W)        | 0.229        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 39.9         |
| Junction Temperature (C) | 70.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.342 |      374 |       --- |             --- |
|   LUT as Logic          |     0.201 |      127 |     53200 |            0.24 |
|   CARRY4                |     0.113 |       44 |     13300 |            0.33 |
|   Register              |     0.013 |      152 |    106400 |            0.14 |
|   BUFG                  |     0.009 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.006 |        3 |     17400 |            0.02 |
|   Others                |     0.000 |       27 |       --- |             --- |
| Signals                 |     0.353 |      339 |       --- |             --- |
| I/O                     |     2.984 |       11 |       200 |            5.50 |
| Static Power            |     0.229 |          |           |                 |
| Total                   |     3.907 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.765 |       0.723 |      0.042 |
| Vccaux    |       1.800 |     0.135 |       0.108 |      0.027 |
| Vcco33    |       3.300 |     0.838 |       0.837 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.072 |       0.000 |      0.072 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| PARTE_F             |     3.679 |
|   counter           |     0.426 |
|   freq              |     0.139 |
|     sinc0           |     0.006 |
|       sinc[0].if2.u |     0.003 |
|       sinc[1].if1.u |     0.001 |
|     sinc1           |     0.053 |
|       sinc[0].if2.u |     0.049 |
|       sinc[1].if1.u |     0.001 |
|     sinc2           |     0.025 |
|       sinc[0].if2.u |     0.021 |
|       sinc[1].if1.u |     0.002 |
|   reset             |     0.051 |
|   s[0].sinc         |     0.009 |
|     sinc[0].if2.u   |     0.008 |
|     sinc[1].if1.u   |     0.002 |
|   s[1].sinc         |     0.008 |
|     sinc[0].if2.u   |     0.006 |
|     sinc[1].if1.u   |     0.002 |
|   s[2].sinc         |     0.002 |
|     sinc[0].if2.u   |     0.002 |
|   s[3].sinc         |     0.002 |
|     sinc[0].if2.u   |     0.002 |
|   s[4].sinc         |     0.002 |
|     sinc[0].if2.u   |     0.002 |
+---------------------+-----------+


