Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 16 13:24:11 2021
| Host         : BZ-ECE-7F8ZR33 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   164 |
|    Minimum number of control sets                        |   164 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   467 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   164 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1096 |          292 |
| No           | No                    | Yes                    |              65 |           16 |
| No           | Yes                   | No                     |             899 |          320 |
| Yes          | No                    | No                     |             314 |           89 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1336 |          421 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_0[2]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
| ~RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |         1.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/bank_sel_reg0                                                                                                                                                                                                                   | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/flag_enable                                                                                                                                                                                                                     | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/E[1]                                                                                                                                                                                                                            | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/errinj_ego0                                                                                                                                                                                                                                       | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
| ~RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                  | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                       | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                     | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                               |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1_n_0                                                                                                                                                                        |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | RECON_01/MB_01/mb_pr_01_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                3 |              7 |         2.33 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_0[0]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_3[0]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_0[1]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_3[1]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sel_logical                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/instruction[17]                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                    |                                                                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              8 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/monitor_txwrite                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/memory_enable                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/end_ptr[7]                                                                                                                                                                                                                     | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MONITOR_0/RX_SIPO/w_fifo_write                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/sel                                                                                                                                                                                                                                               | RECON_01/fecc_syndromevalid                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
| ~RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/E[0]                                                                                                                                                                                                                            | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/sel_arith                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/not_t_state                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |         5.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_ns                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_dbuffer/controller_dbuffer_mem/playback_reg[0]                                                                                                                                                                                         | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/SS[0]                                                                                                                                                                                                                                |                9 |             12 |         1.33 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MONITOR_0/RX_SIPO/eqOp                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sz_i0                                                                                                                                                                                                     |                9 |             12 |         1.33 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                4 |             13 |         3.25 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             13 |         2.60 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                6 |             13 |         2.17 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/write_strobe_flop_1[0]                                                                                                                                                                                                          | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                5 |             15 |         3.00 |
|  CLK_01/inst/o_clk_8MHz                                                   |                                                                                                                                                                                                                                                                              | CNTR/r_count[15]_i_2_n_0                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_kcpsm3/register_enable                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                   | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/gen_scrub_ctr.scrub_ctr[0]_i_1_n_0                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |         4.25 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/long_gap                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/s_axi_aresetn_0[0]                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/fecc_syndromevalid                                                                                                                                                                                                                                                  | RECON_01/SEM_DEVICE_0/inst/long_gap                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                               | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                6 |             19 |         3.17 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             20 |         2.86 |
|  i_clk_IBUF                                                               |                                                                                                                                                                                                                                                                              | i_reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                7 |             21 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             21 |         2.63 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                      | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                6 |             22 |         3.67 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                8 |             24 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                6 |             24 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             25 |         3.13 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/fecc_syndromevalid                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | RECON_01/MB_01/mb_pr_01_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                5 |             26 |         5.20 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |               10 |             27 |         2.70 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | RECON_01/MB_01/mb_pr_01_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             30 |         3.75 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/E[0]                                                                                                                                                                                | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MONITOR_0/RX_SIPO/eqOp                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                                         | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |         3.20 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                      | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             37 |         4.63 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                     |               15 |             43 |         2.87 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             47 |         4.27 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |               22 |             51 |         2.32 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/prelatch                                                                                                                                                                                                                       | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/controller_cbuffer/scrub_latch                                                                                                                                                                                                                    | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |               20 |             65 |         3.25 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/SEM_DEVICE_0/inst/first_ecc_event                                                                                                                                                                                                                                   | RECON_01/SEM_DEVICE_0/inst/orig.controller_instrom/sync_init                                                                                                                                                                                                                            |               26 |             69 |         2.65 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             75 |         7.50 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               21 |             79 |         3.76 |
|  RECON_01/MB_01/mb_pr_01_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               27 |             80 |         2.96 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/axi_hwicap_0/U0/ICAP_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |               27 |             83 |         3.07 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               28 |             84 |         3.00 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               67 |            150 |         2.24 |
|  CLK_01/inst/o_clk_16MHz                                                  | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | RECON_01/MB_01/mb_pr_01_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               80 |            218 |         2.72 |
|  CLK_01/inst/o_clk_16MHz                                                  |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |              267 |           1030 |         3.86 |
+---------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


