<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "embsysregview.dtd">
<model chipname="EFM32G230F32">
  <chip_description>Product Features
  • ARM Cortex-M3 CPU platform
     • High Performance 32-bit processor @ up to 32 MHz
     • Memory Protection Unit
     • Wake-up Interrupt Controller
  • Flexible Energy Management System
     • 20 nA @ 3 V Shutoff Mode
     • 0.6 μA @ 3 V Stop Mode, including Power-on Reset, Brown-out
       Detector, RAM and CPU retention
     • 0.9 μA @ 3 V Deep Sleep Mode, including Real Time Clock with
       32.768 kHz oscillator, Power-on Reset, Brown-out Detector, RAM
       and CPU retention
     • 45 μA/MHz @ 3 V Sleep Mode
     • 180 μA/MHz @ 3 V Run Mode, with code executed from flash
  • 128/64/32 KB Flash
  • 16/16/8 KB RAM
  • 90 General Purpose I/O pins
     • Configurable Push-pull, Open-drain, pull-up/down, input filter,
       drive strength
     • Configurable peripheral I/O locations
     • 16 asynchronous external interrupts
  • 8 Channel DMA Controller
  • 8 Channel Peripheral Reflex System for autonomous inter-peripheral
    signaling
  • Hardware AES with 128/256-bit keys in 54/75 cycles
  • Timers/Counters
     • 3× 16-bit Timer/Counter
        • 3×3 Compare/Capture/PWM channels
        • Dead-Time Insertion on TIMER0
     • 16-bit Low Energy Timer
     • 24-bit Real-Time Counter
     • 3× 8-bit Pulse Counter
        • Asynchronous pulse counting/quadrature decoding
     • Watchdog Timer with dedicated RC oscillator @ 50 nA
  • Integrated LCD Controller for up to 4×40 segments
     • Voltage boost, adjustable contrast adjustment and autonomous
       animation feature
  • External Bus Interface for up to 64 MB of external
    memory mapped space
  • Communication interfaces
     • 3× Universal Synchronous/Asynchronous Receiver/
       Transmitter
        • UART/SPI/SmartCard (ISO 7816)/IrDA
        • Triple buffered full/half-duplex operation
        • 4-16 data bits
     • Universal Asynchronous Receiver/Transmitter
        • Triple buffered full/half-duplex operation
        • 8-9 data bits
     • 2× Low Energy UART
        • Autonomous operation with DMA in Deep Sleep
          Mode
     • I2C Interface with SMBus support
        • Address recognition in Stop Mode
  • Ultra low power precision analog peripherals
     • 12-bit 1 Msamples/s Analog to Digital Converter
        • 8 single ended channels/4 differential channels
        • On-chip temperature sensor
        • Conversion tailgating for predictable latency
     • 12-bit 500 ksamples/s Digital to Analog Converter
        • 2 single ended channels/1 differential channel
     • 2× Analog Comparator
        • Programmable speed/current
        • Capacitive sensing with up to 8 inputs
     • Supply Voltage Comparator
  • Ultra efficient Power-on Reset and Brown-Out Detector
  • 2-pin Serial Wire Debug interface
     • 1-pin Serial Wire Viewer
  • Pre-Programmed Serial Bootloader
  • Temperature range -40 to 85 ºC
  • Single power supply 1.8 to 3.8 V
  • BGA112/QFN32/QFN64/QFP100 packages
Copyright © 2010 Energy Micro AS. All rights reserved.
  </chip_description>
  <group name="MSC" description="">
    <registergroup name="MSC" description="">
      <register name="CTRL" address="0x400c0000" access="RW" resetvalue="0x00000001">
        <description>Memory System Control Register</description>
        <field name="BUSFAULT" bitoffset="0" bitlength="1">
          <description>Bus Fault Response Enable</description>
        </field>
      </register>
      <register name="READCTRL" address="0x400c0004" access="RW" resetvalue="0x00000001">
        <description>Read Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="3">
          <description>
        Read Mode
        -
        Value, Description
        0x00, WS0 - Zero wait-states inserted in fetch or read transfers
        0x01, WS1 - One wait-state inserted for each fetch or read transfer. This mode is required for a core                                                                  frequency above 16 MHz.
        0x02, WS0SCBTP - Zero wait-states inserted with the Suppressed Conditional Branch Target Prefetch (SCBTP)                                                                  function enabled. SCBTP saves energy by delaying Cortex-M3 conditional branch target                                                                  prefetches until the conditional branch instruction is in the execute stage. When the instruction                                                                  reaches this stage, the evaluation of the branch condition is completed and the core                                                                  does not perform a speculative prefetch of both the branch target address and the next                                                                  sequential address. With the SCBTP function enabled, one instruction fetch is saved for each                                                                  branch not taken, with a negligible performance penalty.
        0x03, WS1SCBTP - One wait-state access with SCBTP enabled.
          </description>
        </field>
      </register>
      <register name="WRITECTRL" address="0x400c0008" access="RW" resetvalue="0x00000000">
        <description>Write Control Register</description>
        <field name="WREN" bitoffset="0" bitlength="1">
          <description>Enable Write/Erase Controller </description>
        </field>
        <field name="IRQERASEABORT" bitoffset="1" bitlength="1">
          <description>Abort Page Erase on Interrupt</description>
        </field>
      </register>
      <register name="WRITECMD" address="0x400c000c" access="WO" resetvalue="0x00000000">
        <description>Write Command Register</description>
        <field name="LADDRIM" bitoffset="0" bitlength="1">
          <description>Load MSC_ADDRB into ADDR</description>
        </field>
        <field name="ERASEPAGE" bitoffset="1" bitlength="1">
          <description>Erase Page</description>
        </field>
        <field name="WRITEEND" bitoffset="2" bitlength="1">
          <description>End Write Mode</description>
        </field>
        <field name="WRITEONCE" bitoffset="3" bitlength="1">
          <description>Word Write-Once Trigger</description>
        </field>
        <field name="WRITETRIG" bitoffset="4" bitlength="1">
          <description>Word Write Sequence Trigger</description>
        </field>
      </register>
      <register name="ADDRB" address="0x400c0010" access="RW" resetvalue="0x00000000">
        <description>Page Erase/Write Address Buffer</description>
        <field name="ADDRB" bitoffset="0" bitlength="32">
          <description>
        Page Erase or Write Address Buffer
          </description>
        </field>
      </register>
      <register name="WDATA" address="0x400c0018" access="RW" resetvalue="0x00000000">
        <description>Write Data Register</description>
        <field name="WDATA" bitoffset="0" bitlength="32">
          <description>
        Write Data
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x400c001c" access="RO" resetvalue="0x00000008">
        <description>Status Register</description>
        <field name="BUSY" bitoffset="0" bitlength="1">
          <description>Erase/Write Busy</description>
        </field>
        <field name="LOCKED" bitoffset="1" bitlength="1">
          <description>Access Locked</description>
        </field>
        <field name="INVADDR" bitoffset="2" bitlength="1">
          <description>Invalid Write Address or Erase Page</description>
        </field>
        <field name="WDATAREADY" bitoffset="3" bitlength="1">
          <description>WDATA Write Ready</description>
        </field>
        <field name="WORDTIMEOUT" bitoffset="4" bitlength="1">
          <description>Flash Write Word Timeout</description>
        </field>
        <field name="ERASEABORTED" bitoffset="5" bitlength="1">
          <description>The Current Flash Erase Operation Aborted</description>
        </field>
      </register>
      <register name="IF" address="0x400c002c" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="ERASE" bitoffset="0" bitlength="1">
          <description>Erase Done Interrupt Read Flag</description>
        </field>
        <field name="WRITE" bitoffset="1" bitlength="1">
          <description>Write Done Interrupt Read Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x400c0030" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="ERASE" bitoffset="0" bitlength="1">
          <description>Erase Done Interrupt Set</description>
        </field>
        <field name="WRITE" bitoffset="1" bitlength="1">
          <description>Write Done Interrupt Set</description>
        </field>
      </register>
      <register name="IFC" address="0x400c0034" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="ERASE" bitoffset="0" bitlength="1">
          <description>Erase Done Interrupt Clear</description>
        </field>
        <field name="WRITE" bitoffset="1" bitlength="1">
          <description>Write Done Interrupt Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x400c0038" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="ERASE" bitoffset="0" bitlength="1">
          <description>Erase Done Interrupt Enable</description>
        </field>
        <field name="WRITE" bitoffset="1" bitlength="1">
          <description>Write Done Interrupt Enable</description>
        </field>
      </register>
      <register name="LOCK" address="0x400c003c" access="RW" resetvalue="0x00000000">
        <description>Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        Configuration Lock
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x01B71, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="EMU" description="">
    <registergroup name="EMU" description="">
      <register name="CTRL" address="0x400c6000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="EMVREG" bitoffset="0" bitlength="1">
          <description>Energy Mode Voltage Regulator Control</description>
        </field>
        <field name="EM2BLOCK" bitoffset="1" bitlength="1">
          <description>Energy Mode 2 Block</description>
        </field>
        <field name="EM4CTRL" bitoffset="2" bitlength="2">
          <description>
        Energy Mode 4 Control
          </description>
        </field>
      </register>
      <register name="MEMCTRL" address="0x400c6004" access="RW" resetvalue="0x00000000">
        <description>Memory Control Register</description>
        <field name="POWERDOWN" bitoffset="0" bitlength="3">
          <description>
        RAM block power-down
        -
        Value, Description
        0x04, BLK3 - Power down RAM block 3 (address range 0x20003000-0x20003FFF)
        0x06, BLK23 - Power down RAM blocks 2-3 (address range 0x20002000-0x20003FFF)
        0x07, BLK123 - Power down RAM blocks 1-3 (address range 0x20001000-0x20003FFF)
          </description>
        </field>
      </register>
      <register name="LOCK" address="0x400c6008" access="RW" resetvalue="0x00000000">
        <description>Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        Configuration Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0ADE8, UNLOCK -
          </description>
        </field>
      </register>
      <register name="AUXCTRL" address="0x400c6024" access="RW" resetvalue="0x00000000">
        <description>Auxiliary Control Register</description>
        <field name="HRCCLR" bitoffset="0" bitlength="1">
          <description>Hard Reset Cause Clear</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="RMU" description="">
    <registergroup name="RMU" description="">
      <register name="CTRL" address="0x400ca000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="LOCKUPRDIS" bitoffset="0" bitlength="1">
          <description>Lockup Reset Disable</description>
        </field>
      </register>
      <register name="RSTCAUSE" address="0x400ca004" access="RO" resetvalue="0x00000000">
        <description>Reset Cause Register</description>
        <field name="PORST" bitoffset="0" bitlength="1">
          <description>Power On Reset</description>
        </field>
        <field name="BODUNREGRST" bitoffset="1" bitlength="1">
          <description>Brown Out Detector Unregulated Domain Reset</description>
        </field>
        <field name="BODREGRST" bitoffset="2" bitlength="1">
          <description>Brown Out Detector Regulated Domain Reset</description>
        </field>
        <field name="EXTRST" bitoffset="3" bitlength="1">
          <description>External Pin Reset</description>
        </field>
        <field name="WDOGRST" bitoffset="4" bitlength="1">
          <description>Watchdog Reset</description>
        </field>
        <field name="LOCKUPRST" bitoffset="5" bitlength="1">
          <description>LOCKUP Reset</description>
        </field>
        <field name="SYSREQRST" bitoffset="6" bitlength="1">
          <description>System Request Reset</description>
        </field>
      </register>
      <register name="CMD" address="0x400ca008" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RCCLR" bitoffset="0" bitlength="1">
          <description>Reset Cause Clear</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="CMU" description="">
    <registergroup name="CMU" description="">
      <register name="CTRL" address="0x400c8000" access="RW" resetvalue="0x000C262C">
        <description>CMU Control Register</description>
        <field name="HFXOMODE" bitoffset="0" bitlength="2">
          <description>
        HFXO Mode
        -
        Value, Description
        0x00, XTAL - 4-32 MHz crystal oscillator
        0x01, BUFEXTCLK - An AC coupled buffer is coupled in series with HFXTAL_N, suitable for external sine wave (4-32 MHz). The sine wave                                                                                should have a minimum of 200mV peak to peak.
        0x02, DIGEXTCLK - Digital external clock on HFXTAL_N pin. Oscillator is effectively bypassed.
          </description>
        </field>
        <field name="HFXOBOOST" bitoffset="2" bitlength="2">
          <description>
        HFXO Start-up Boost Current
        -
        Value, Description
        0x00, 50PCENT - 50 %
        0x01, 70PCENT - 70 %
        0x02, 80PCENT - 80 %
        0x03, 100PCENT - 100 % (default)
          </description>
        </field>
        <field name="HFXOBUFCUR" bitoffset="5" bitlength="2">
          <description>
        HFXO Boost Buffer Current
          </description>
        </field>
        <field name="HFXOGLITCHDETEN" bitoffset="7" bitlength="1">
          <description>HFXO Glitch Detector Enable</description>
        </field>
        <field name="HFXOTIMEOUT" bitoffset="9" bitlength="2">
          <description>
        HFXO Timeout
        -
        Value, Description
        0x00, 8CYCLES - Timeout period of 8 cycles
        0x01, 256CYCLES - Timeout period of 256 cycles
        0x02, 1KCYCLES - Timeout period of 1024 cycles
        0x03, 16KCYCLES - Timeout period of 16384 cycles
          </description>
        </field>
        <field name="LFXOMODE" bitoffset="11" bitlength="2">
          <description>
        LFXO Mode
        -
        Value, Description
        0x00, XTAL - 32.768 kHz crystal oscillator
        0x01, BUFEXTCLK - An AC coupled buffer is coupled in series with LFXTAL_N pin, suitable for external sinus wave (32.768 kHz).
        0x02, DIGEXTCLK - Digital external clock on LFXTAL_N pin. Oscillator is effectively bypassed.
          </description>
        </field>
        <field name="LFXOBOOST" bitoffset="13" bitlength="1">
          <description>LFXO Start-up Boost Current</description>
        </field>
        <field name="LFXOBUFCUR" bitoffset="17" bitlength="1">
          <description>LFXO Boost Buffer Current</description>
        </field>
        <field name="LFXOTIMEOUT" bitoffset="18" bitlength="2">
          <description>
        LFXO Timeout
        -
        Value, Description
        0x00, 8CYCLES - Timeout period of 8 cycles
        0x01, 1KCYCLES - Timeout period of 1024 cycles
        0x02, 16KCYCLES - Timeout period of 16384 cycles
        0x03, 32KCYCLES - Timeout period of 32768 cycles
          </description>
        </field>
        <field name="CLKOUTSEL0" bitoffset="20" bitlength="3">
          <description>
        Clock Output Select 0
        -
        Value, Description
        0x00, HFRCO - HFRCO (directly from oscillator)
        0x01, HFXO - HFXO (directly from oscillator)
        0x02, HFCLK2 - HFCLK/2
        0x03, HFCLK4 - HFCLK/4
        0x04, HFCLK8 - HFCLK/8
        0x05, HFCLK16 - HFCLK/16
        0x06, ULFRCO - ULFRCO (directly from oscillator)
          </description>
        </field>
        <field name="CLKOUTSEL1" bitoffset="23" bitlength="1">
          <description>Clock Output Select 1</description>
        </field>
      </register>
      <register name="HFCORECLKDIV" address="0x400c8004" access="RW" resetvalue="0x00000000">
        <description>High Frequency Core Clock Division Register</description>
        <field name="HFCORECLKDIV" bitoffset="0" bitlength="4">
          <description>
        HFCORECLK Divider
        -
        Value, Description
        0x00, HFCLK - HFCORECLK = HFCLK
        0x01, HFCLK2 - HFCORECLK = HFCLK/2
        0x02, HFCLK4 - HFCORECLK = HFCLK/4
        0x03, HFCLK8 - HFCORECLK = HFCLK/8
        0x04, HFCLK16 - HFCORECLK = HFCLK/16
        0x05, HFCLK32 - HFCORECLK = HFCLK/32
        0x06, HFCLK64 - HFCORECLK = HFCLK/64
        0x07, HFCLK128 - HFCORECLK = HFCLK/128
        0x08, HFCLK256 - HFCORECLK = HFCLK/256
        0x09, HFCLK512 - HFCORECLK = HFCLK/512
          </description>
        </field>
      </register>
      <register name="HFPERCLKDIV" address="0x400c8008" access="RW" resetvalue="0x00000100">
        <description>High Frequency Peripheral Clock Division Register</description>
        <field name="HFPERCLKDIV" bitoffset="0" bitlength="4">
          <description>
        HFPERCLK Divider
        -
        Value, Description
        0x00, HFCLK - HFPERCLK = HFCLK
        0x01, HFCLK2 - HFPERCLK = HFCLK/2
        0x02, HFCLK4 - HFPERCLK = HFCLK/4
        0x03, HFCLK8 - HFPERCLK = HFCLK/8
        0x04, HFCLK16 - HFPERCLK = HFCLK/16
        0x05, HFCLK32 - HFPERCLK = HFCLK/32
        0x06, HFCLK64 - HFPERCLK = HFCLK/64
        0x07, HFCLK128 - HFPERCLK = HFCLK/128
        0x08, HFCLK256 - HFPERCLK = HFCLK/256
        0x09, HFCLK512 - HFPERCLK = HFCLK/512
          </description>
        </field>
        <field name="HFPERCLKEN" bitoffset="8" bitlength="1">
          <description>HFPERCLK Enable</description>
        </field>
      </register>
      <register name="HFRCOCTRL" address="0x400c800c" access="RW" resetvalue="0x00000380">
        <description>HFRCO Control Register</description>
        <field name="TUNING" bitoffset="0" bitlength="8">
          <description>
        HFRCO Tuning Value
          </description>
        </field>
        <field name="BAND" bitoffset="8" bitlength="3">
          <description>
        HFRCO Band Select
        -
        Value, Description
        0x00, 1MHZ - 1 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
        0x01, 7MHZ - 7 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
        0x02, 11MHZ - 11 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
        0x03, 14MHZ - 14 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
        0x04, 21MHZ - 21 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
        0x05, 28MHZ - 28 MHz. NOTE: Also set the TUNING value (bits 7:0) when changing band.
          </description>
        </field>
        <field name="SUDELAY" bitoffset="12" bitlength="5">
          <description>
        HFRCO Start-up Delay
          </description>
        </field>
      </register>
      <register name="LFRCOCTRL" address="0x400c8010" access="RW" resetvalue="0x00000040">
        <description>LFRCO Control Register</description>
        <field name="TUNING" bitoffset="0" bitlength="7">
          <description>
        LFRCO Tuning Value
          </description>
        </field>
      </register>
      <register name="AUXHFRCOCTRL" address="0x400c8014" access="RW" resetvalue="0x00000080">
        <description>AUXHFRCO Control Register</description>
        <field name="TUNING" bitoffset="0" bitlength="8">
          <description>
        AUXHFRCO Tuning Value
          </description>
        </field>
      </register>
      <register name="CALCTRL" address="0x400c8018" access="RW" resetvalue="0x00000000">
        <description>Calibration Control Register</description>
        <field name="UPSEL" bitoffset="0" bitlength="3">
          <description>
        Calibration Up-counter Select
        -
        Value, Description
        0x00, HFXO - Select HFXO as up-counter
        0x01, LFXO - Select LFXO as up-counter
        0x02, HFRCO - Select HFRCO as up-counter
        0x03, LFRCO - Select LFRCO as up-counter
        0x04, AUXHFRCO - Select AUXHFRCO as up-counter
          </description>
        </field>
      </register>
      <register name="CALCNT" address="0x400c801c" access="RW" resetvalue="0x00000000">
        <description>Calibration Counter Register</description>
        <field name="CALCNT" bitoffset="0" bitlength="20">
          <description>
        Calibration Counter
          </description>
        </field>
      </register>
      <register name="OSCENCMD" address="0x400c8020" access="WO" resetvalue="0x00000000">
        <description>Oscillator Enable/Disable Command Register</description>
        <field name="HFRCOEN" bitoffset="0" bitlength="1">
          <description>HFRCO Enable</description>
        </field>
        <field name="HFRCODIS" bitoffset="1" bitlength="1">
          <description>HFRCO Disable</description>
        </field>
        <field name="HFXOEN" bitoffset="2" bitlength="1">
          <description>HFXO Enable</description>
        </field>
        <field name="HFXODIS" bitoffset="3" bitlength="1">
          <description>HFXO Disable</description>
        </field>
        <field name="AUXHFRCOEN" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Enable</description>
        </field>
        <field name="AUXHFRCODIS" bitoffset="5" bitlength="1">
          <description>AUXHFRCO Disable</description>
        </field>
        <field name="LFRCOEN" bitoffset="6" bitlength="1">
          <description>LFRCO Enable</description>
        </field>
        <field name="LFRCODIS" bitoffset="7" bitlength="1">
          <description>LFRCO Disable</description>
        </field>
        <field name="LFXOEN" bitoffset="8" bitlength="1">
          <description>LFXO Enable</description>
        </field>
        <field name="LFXODIS" bitoffset="9" bitlength="1">
          <description>LFXO Disable</description>
        </field>
      </register>
      <register name="CMD" address="0x400c8024" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="HFCLKSEL" bitoffset="0" bitlength="3">
          <description>
        HFCLK Select
        -
        Value, Description
        0x01, HFRCO - Select HFRCO as HFCLK
        0x02, HFXO - Select HFXO as HFCLK
        0x03, LFRCO - Select LFRCO as HFCLK
        0x04, LFXO - Select LFXO as HFCLK
          </description>
        </field>
        <field name="CALSTART" bitoffset="3" bitlength="1">
          <description>Calibration Start</description>
        </field>
      </register>
      <register name="LFCLKSEL" address="0x400c8028" access="RW" resetvalue="0x00000005">
        <description>Low Frequency Clock Select Register</description>
        <field name="LFA" bitoffset="0" bitlength="2">
          <description>
        Clock Select for LFA
        -
        Value, Description
        0x00, DISABLED - LFACLK is disabled
        0x01, LFRCO - LFRCO selected as LFACLK
        0x02, LFXO - LFXO selected as LFACLK
        0x03, HFCORECLKLEDIV2 - HFCORECLKLE divided by two is selected as LFACLK
          </description>
        </field>
        <field name="LFB" bitoffset="2" bitlength="2">
          <description>
        Clock Select for LFB
        -
        Value, Description
        0x00, DISABLED - LFBCLK is disabled
        0x01, LFRCO - LFRCO selected as LFBCLK
        0x02, LFXO - LFXO selected as LFBCLK
        0x03, HFCORECLKLEDIV2 - HFCORECLKLE divided by two is selected as LFBCLK
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x400c802c" access="RO" resetvalue="0x00000403">
        <description>Status Register</description>
        <field name="HFRCOENS" bitoffset="0" bitlength="1">
          <description>HFRCO Enable Status</description>
        </field>
        <field name="HFRCORDY" bitoffset="1" bitlength="1">
          <description>HFRCO Ready</description>
        </field>
        <field name="HFXOENS" bitoffset="2" bitlength="1">
          <description>HFXO Enable Status</description>
        </field>
        <field name="HFXORDY" bitoffset="3" bitlength="1">
          <description>HFXO Ready</description>
        </field>
        <field name="AUXHFRCOENS" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Enable Status</description>
        </field>
        <field name="AUXHFRCORDY" bitoffset="5" bitlength="1">
          <description>AUXHFRCO Ready</description>
        </field>
        <field name="LFRCOENS" bitoffset="6" bitlength="1">
          <description>LFRCO Enable Status</description>
        </field>
        <field name="LFRCORDY" bitoffset="7" bitlength="1">
          <description>LFRCO Ready</description>
        </field>
        <field name="LFXOENS" bitoffset="8" bitlength="1">
          <description>LFXO Enable Status</description>
        </field>
        <field name="LFXORDY" bitoffset="9" bitlength="1">
          <description>LFXO Ready</description>
        </field>
        <field name="HFRCOSEL" bitoffset="10" bitlength="1">
          <description>HFRCO Selected</description>
        </field>
        <field name="HFXOSEL" bitoffset="11" bitlength="1">
          <description>HFXO Selected</description>
        </field>
        <field name="LFRCOSEL" bitoffset="12" bitlength="1">
          <description>LFRCO Selected</description>
        </field>
        <field name="LFXOSEL" bitoffset="13" bitlength="1">
          <description>LFXO Selected</description>
        </field>
        <field name="CALBSY" bitoffset="14" bitlength="1">
          <description>Calibration Busy</description>
        </field>
      </register>
      <register name="IF" address="0x400c8030" access="RO" resetvalue="0x00000001">
        <description>Interrupt Flag Register</description>
        <field name="HFRCORDY" bitoffset="0" bitlength="1">
          <description>HFRCO Ready Interrupt Flag</description>
        </field>
        <field name="HFXORDY" bitoffset="1" bitlength="1">
          <description>HFXO Ready Interrupt Flag</description>
        </field>
        <field name="LFRCORDY" bitoffset="2" bitlength="1">
          <description>LFRCO Ready Interrupt Flag</description>
        </field>
        <field name="LFXORDY" bitoffset="3" bitlength="1">
          <description>LFXO Ready Interrupt Flag</description>
        </field>
        <field name="AUXHFRCORDY" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Ready Interrupt Flag</description>
        </field>
        <field name="CALRDY" bitoffset="5" bitlength="1">
          <description>Calibration Ready Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x400c8034" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="HFRCORDY" bitoffset="0" bitlength="1">
          <description>HFRCO Ready Interrupt Flag Set</description>
        </field>
        <field name="HFXORDY" bitoffset="1" bitlength="1">
          <description>HFXO Ready Interrupt Flag Set</description>
        </field>
        <field name="LFRCORDY" bitoffset="2" bitlength="1">
          <description>LFRCO Ready Interrupt Flag Set</description>
        </field>
        <field name="LFXORDY" bitoffset="3" bitlength="1">
          <description>LFXO Ready Interrupt Flag Set</description>
        </field>
        <field name="AUXHFRCORDY" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Ready Interrupt Flag Set</description>
        </field>
        <field name="CALRDY" bitoffset="5" bitlength="1">
          <description>Calibration Ready Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x400c8038" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="HFRCORDY" bitoffset="0" bitlength="1">
          <description>HFRCO Ready Interrupt Flag Clear</description>
        </field>
        <field name="HFXORDY" bitoffset="1" bitlength="1">
          <description>HFXO Ready Interrupt Flag Clear</description>
        </field>
        <field name="LFRCORDY" bitoffset="2" bitlength="1">
          <description>LFRCO Ready Interrupt Flag Clear</description>
        </field>
        <field name="LFXORDY" bitoffset="3" bitlength="1">
          <description>LFXO Ready Interrupt Flag Clear</description>
        </field>
        <field name="AUXHFRCORDY" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Ready Interrupt Flag Clear</description>
        </field>
        <field name="CALRDY" bitoffset="5" bitlength="1">
          <description>Calibration Ready Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x400c803c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="HFRCORDY" bitoffset="0" bitlength="1">
          <description>HFRCO Ready Interrupt Enable</description>
        </field>
        <field name="HFXORDY" bitoffset="1" bitlength="1">
          <description>HFXO Ready Interrupt Enable</description>
        </field>
        <field name="LFRCORDY" bitoffset="2" bitlength="1">
          <description>LFRCO Ready Interrupt Enable</description>
        </field>
        <field name="LFXORDY" bitoffset="3" bitlength="1">
          <description>LFXO Ready Interrupt Enable</description>
        </field>
        <field name="AUXHFRCORDY" bitoffset="4" bitlength="1">
          <description>AUXHFRCO Ready Interrupt Enable</description>
        </field>
        <field name="CALRDY" bitoffset="5" bitlength="1">
          <description>Calibration Ready Interrupt Enable</description>
        </field>
      </register>
      <register name="HFCORECLKEN0" address="0x400c8040" access="RW" resetvalue="0x00000000">
        <description>High Frequency Core Clock Enable Register 0</description>
        <field name="AES" bitoffset="0" bitlength="1">
          <description>Advanced Encryption Standard Accelerator Clock Enable</description>
        </field>
        <field name="DMA" bitoffset="1" bitlength="1">
          <description>Direct Memory Access Controller Clock Enable</description>
        </field>
        <field name="LE" bitoffset="2" bitlength="1">
          <description>Low Energy Peripheral Interface Clock Enable</description>
        </field>
      </register>
      <register name="HFPERCLKEN0" address="0x400c8044" access="RW" resetvalue="0x00000000">
        <description>High Frequency Peripheral Clock Enable Register 0</description>
        <field name="USART0" bitoffset="0" bitlength="1">
          <description>Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable</description>
        </field>
        <field name="USART1" bitoffset="1" bitlength="1">
          <description>Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable</description>
        </field>
        <field name="USART2" bitoffset="2" bitlength="1">
          <description>Universal Synchronous/Asynchronous Receiver/Transmitter 2 Clock Enable</description>
        </field>
        <field name="TIMER0" bitoffset="4" bitlength="1">
          <description>Timer 0 Clock Enable</description>
        </field>
        <field name="TIMER1" bitoffset="5" bitlength="1">
          <description>Timer 1 Clock Enable</description>
        </field>
        <field name="TIMER2" bitoffset="6" bitlength="1">
          <description>Timer 2 Clock Enable</description>
        </field>
        <field name="ACMP0" bitoffset="7" bitlength="1">
          <description>Analog Comparator 0 Clock Enable</description>
        </field>
        <field name="ACMP1" bitoffset="8" bitlength="1">
          <description>Analog Comparator 1 Clock Enable</description>
        </field>
        <field name="PRS" bitoffset="10" bitlength="1">
          <description>Peripheral Reflex System Clock Enable</description>
        </field>
        <field name="DAC0" bitoffset="11" bitlength="1">
          <description>Digital to Analog Converter 0 Clock Enable</description>
        </field>
        <field name="GPIO" bitoffset="12" bitlength="1">
          <description>General purpose Input/Output Clock Enable</description>
        </field>
        <field name="VCMP" bitoffset="13" bitlength="1">
          <description>Voltage Comparator Clock Enable</description>
        </field>
        <field name="ADC0" bitoffset="14" bitlength="1">
          <description>Analog to Digital Converter 0 Clock Enable</description>
        </field>
        <field name="I2C0" bitoffset="15" bitlength="1">
          <description>I2C 0 Clock Enable</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x400c8050" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="LFACLKEN0" bitoffset="0" bitlength="1">
          <description>Low Frequency A Clock Enable 0 Busy</description>
        </field>
        <field name="LFAPRESC0" bitoffset="2" bitlength="1">
          <description>Low Frequency A Prescaler 0 Busy</description>
        </field>
        <field name="LFBCLKEN0" bitoffset="4" bitlength="1">
          <description>Low Frequency B Clock Enable 0 Busy</description>
        </field>
        <field name="LFBPRESC0" bitoffset="6" bitlength="1">
          <description>Low Frequency B Prescaler 0 Busy</description>
        </field>
      </register>
      <register name="FREEZE" address="0x400c8054" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="LFACLKEN0" address="0x400c8058" access="RW" resetvalue="0x00000000">
        <description>Low Frequency A Clock Enable Register 0  (Async Reg)</description>
        <field name="RTC" bitoffset="0" bitlength="1">
          <description>Real-Time Counter Clock Enable</description>
        </field>
        <field name="LETIMER0" bitoffset="1" bitlength="1">
          <description>Low Energy Timer 0 Clock Enable</description>
        </field>
      </register>
      <register name="LFBCLKEN0" address="0x400c8060" access="RW" resetvalue="0x00000000">
        <description>Low Frequency B Clock Enable Register 0 (Async Reg)</description>
        <field name="LEUART0" bitoffset="0" bitlength="1">
          <description>Low Energy UART 0 Clock Enable</description>
        </field>
        <field name="LEUART1" bitoffset="1" bitlength="1">
          <description>Low Energy UART 1 Clock Enable</description>
        </field>
      </register>
      <register name="LFAPRESC0" address="0x400c8068" access="RW" resetvalue="0x00000000">
        <description>Low Frequency A Prescaler Register 0 (Async Reg)</description>
        <field name="RTC" bitoffset="0" bitlength="4">
          <description>
        Real-Time Counter Prescaler
        -
        Value, Description
        0x00, DIV1 - LFACLKRTC = LFACLK
        0x01, DIV2 - LFACLKRTC = LFACLK/2
        0x02, DIV4 - LFACLKRTC = LFACLK/4
        0x03, DIV8 - LFACLKRTC = LFACLK/8
        0x04, DIV16 - LFACLKRTC = LFACLK/16
        0x05, DIV32 - LFACLKRTC = LFACLK/32
        0x06, DIV64 - LFACLKRTC = LFACLK/64
        0x07, DIV128 - LFACLKRTC = LFACLK/128
        0x08, DIV256 - LFACLKRTC = LFACLK/256
        0x09, DIV512 - LFACLKRTC = LFACLK/512
        0x0A, DIV1024 - LFACLKRTC = LFACLK/1024
        0x0B, DIV2048 - LFACLKRTC = LFACLK/2048
        0x0C, DIV4096 - LFACLKRTC = LFACLK/4096
        0x0D, DIV8192 - LFACLKRTC = LFACLK/8192
        0x0E, DIV16384 - LFACLKRTC = LFACLK/16384
        0x0F, DIV32768 - LFACLKRTC = LFACLK/32768
          </description>
        </field>
        <field name="LETIMER0" bitoffset="4" bitlength="4">
          <description>
        Low Energy Timer 0 Prescaler
        -
        Value, Description
        0x00, DIV1 - LFACLKLETIMER0 = LFACLK
        0x01, DIV2 - LFACLKLETIMER0 = LFACLK/2
        0x02, DIV4 - LFACLKLETIMER0 = LFACLK/4
        0x03, DIV8 - LFACLKLETIMER0 = LFACLK/8
        0x04, DIV16 - LFACLKLETIMER0 = LFACLK/16
        0x05, DIV32 - LFACLKLETIMER0 = LFACLK/32
        0x06, DIV64 - LFACLKLETIMER0 = LFACLK/64
        0x07, DIV128 - LFACLKLETIMER0 = LFACLK/128
        0x08, DIV256 - LFACLKLETIMER0 = LFACLK/256
        0x09, DIV512 - LFACLKLETIMER0 = LFACLK/512
        0x0A, DIV1024 - LFACLKLETIMER0 = LFACLK/1024
        0x0B, DIV2048 - LFACLKLETIMER0 = LFACLK/2048
        0x0C, DIV4096 - LFACLKLETIMER0 = LFACLK/4096
        0x0D, DIV8192 - LFACLKLETIMER0 = LFACLK/8192
        0x0E, DIV16384 - LFACLKLETIMER0 = LFACLK/16384
        0x0F, DIV32768 - LFACLKLETIMER0 = LFACLK/32768
          </description>
        </field>
      </register>
      <register name="LFBPRESC0" address="0x400c8070" access="RW" resetvalue="0x00000000">
        <description>Low Frequency B Prescaler Register 0  (Async Reg)</description>
        <field name="LEUART0" bitoffset="0" bitlength="2">
          <description>
        Low Energy UART 0 Prescaler
        -
        Value, Description
        0x00, DIV1 - LFBCLKLEUART0 = LFBCLK
        0x01, DIV2 - LFBCLKLEUART0 = LFBCLK/2
        0x02, DIV4 - LFBCLKLEUART0 = LFBCLK/4
        0x03, DIV8 - LFBCLKLEUART0 = LFBCLK/8
          </description>
        </field>
        <field name="LEUART1" bitoffset="4" bitlength="2">
          <description>
        Low Energy UART 1 Prescaler
        -
        Value, Description
        0x00, DIV1 - LFBCLKLEUART1 = LFBCLK
        0x01, DIV2 - LFBCLKLEUART1 = LFBCLK/2
        0x02, DIV4 - LFBCLKLEUART1 = LFBCLK/4
        0x03, DIV8 - LFBCLKLEUART1 = LFBCLK/8
          </description>
        </field>
      </register>
      <register name="PCNTCTRL" address="0x400c8078" access="RW" resetvalue="0x00000000">
        <description>PCNT Control Register</description>
        <field name="PCNT0CLKEN" bitoffset="0" bitlength="1">
          <description>PCNT0 Clock Enable</description>
        </field>
        <field name="PCNT0CLKSEL" bitoffset="1" bitlength="1">
          <description>PCNT0 Clock Select</description>
        </field>
        <field name="PCNT1CLKEN" bitoffset="2" bitlength="1">
          <description>PCNT1 Clock Enable</description>
        </field>
        <field name="PCNT1CLKSEL" bitoffset="3" bitlength="1">
          <description>PCNT1 Clock Select</description>
        </field>
        <field name="PCNT2CLKEN" bitoffset="4" bitlength="1">
          <description>PCNT2 Clock Enable</description>
        </field>
        <field name="PCNT2CLKSEL" bitoffset="5" bitlength="1">
          <description>PCNT2 Clock Select</description>
        </field>
      </register>
      <register name="ROUTE" address="0x400c8080" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="CLKOUT0PEN" bitoffset="0" bitlength="1">
          <description>CLKOUT0 Pin Enable</description>
        </field>
        <field name="CLKOUT1PEN" bitoffset="1" bitlength="1">
          <description>CLKOUT1 Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="2" bitlength="1">
          <description>I/O Location</description>
        </field>
      </register>
      <register name="LOCK" address="0x400c8084" access="RW" resetvalue="0x00000000">
        <description>Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        Configuration Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0580E, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="AES" description="">
    <registergroup name="AES" description="">
      <register name="CTRL" address="0x400e0000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="DECRYPT" bitoffset="0" bitlength="1">
          <description>Decryption/Encryption Mode</description>
        </field>
        <field name="AES256" bitoffset="1" bitlength="1">
          <description>AES-256 Mode</description>
        </field>
        <field name="KEYBUFEN" bitoffset="2" bitlength="1">
          <description>Key Buffer Enable</description>
        </field>
        <field name="DATASTART" bitoffset="4" bitlength="1">
          <description>AES_DATA Write Start</description>
        </field>
        <field name="XORSTART" bitoffset="5" bitlength="1">
          <description>AES_XORDATA Write Start</description>
        </field>
      </register>
      <register name="CMD" address="0x400e0004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Encryption/Decryption Start</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Encryption/Decryption Stop</description>
        </field>
      </register>
      <register name="STATUS" address="0x400e0008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="RUNNING" bitoffset="0" bitlength="1">
          <description>AES Running</description>
        </field>
      </register>
      <register name="IEN" address="0x400e000c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="DONE" bitoffset="0" bitlength="1">
          <description>Encryption/Decryption Done Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x400e0010" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="DONE" bitoffset="0" bitlength="1">
          <description>Encryption/Decryption Done Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x400e0014" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="DONE" bitoffset="0" bitlength="1">
          <description>Encryption/Decryption Done Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x400e0018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="DONE" bitoffset="0" bitlength="1">
          <description>Encryption/Decryption Done Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="DATA" address="0x400e001c" access="RW" resetvalue="0x00000000">
        <description>DATA Register</description>
        <field name="DATA" bitoffset="0" bitlength="32">
          <description>
        Data Access
          </description>
        </field>
      </register>
      <register name="XORDATA" address="0x400e0020" access="RW" resetvalue="0x00000000">
        <description>XORDATA Register</description>
        <field name="XORDATA" bitoffset="0" bitlength="32">
          <description>
        XOR Data Access
          </description>
        </field>
      </register>
      <register name="KEYLA" address="0x400e0030" access="RW" resetvalue="0x00000000">
        <description>KEY Low Register</description>
        <field name="KEYLA" bitoffset="0" bitlength="32">
          <description>
        Key Low Access A
          </description>
        </field>
      </register>
      <register name="KEYLB" address="0x400e0034" access="RW" resetvalue="0x00000000">
        <description>KEY Low Register</description>
        <field name="KEYLB" bitoffset="0" bitlength="32">
          <description>
        Key Low Access B
          </description>
        </field>
      </register>
      <register name="KEYLC" address="0x400e0038" access="RW" resetvalue="0x00000000">
        <description>KEY Low Register</description>
        <field name="KEYLC" bitoffset="0" bitlength="32">
          <description>
        Key Low Access C
          </description>
        </field>
      </register>
      <register name="KEYLD" address="0x400e003c" access="RW" resetvalue="0x00000000">
        <description>KEY Low Register</description>
        <field name="KEYLD" bitoffset="0" bitlength="32">
          <description>
        Key Low Access D
          </description>
        </field>
      </register>
      <register name="KEYHA" address="0x400e0040" access="RW" resetvalue="0x00000000">
        <description>KEY High Register</description>
        <field name="KEYHA" bitoffset="0" bitlength="32">
          <description>
        Key High Access A
          </description>
        </field>
      </register>
      <register name="KEYHB" address="0x400e0044" access="RW" resetvalue="0x00000000">
        <description>KEY High Register</description>
        <field name="KEYHB" bitoffset="0" bitlength="32">
          <description>
        Key High Access B
          </description>
        </field>
      </register>
      <register name="KEYHC" address="0x400e0048" access="RW" resetvalue="0x00000000">
        <description>KEY High Register</description>
        <field name="KEYHC" bitoffset="0" bitlength="32">
          <description>
        Key High Access C
          </description>
        </field>
      </register>
      <register name="KEYHD" address="0x400e004c" access="RW" resetvalue="0x00000000">
        <description>KEY High Register</description>
        <field name="KEYHD" bitoffset="0" bitlength="32">
          <description>
        Key High Access D
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="GPIO" description="">
    <registergroup name="GPIO" description="">
      <register name="PA_CTRL" address="0x40006000" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PA_MODEL" address="0x40006004" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PA_MODEH" address="0x40006008" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PA_DOUT" address="0x4000600c" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PA_DOUTSET" address="0x40006010" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PA_DOUTCLR" address="0x40006014" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PA_DOUTTGL" address="0x40006018" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PA_DIN" address="0x4000601c" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PA_PINLOCKN" address="0x40006020" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="PB_CTRL" address="0x40006024" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PB_MODEL" address="0x40006028" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PB_MODEH" address="0x4000602c" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PB_DOUT" address="0x40006030" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PB_DOUTSET" address="0x40006034" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PB_DOUTCLR" address="0x40006038" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PB_DOUTTGL" address="0x4000603c" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PB_DIN" address="0x40006040" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PB_PINLOCKN" address="0x40006044" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="PC_CTRL" address="0x40006048" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PC_MODEL" address="0x4000604c" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PC_MODEH" address="0x40006050" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PC_DOUT" address="0x40006054" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PC_DOUTSET" address="0x40006058" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PC_DOUTCLR" address="0x4000605c" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PC_DOUTTGL" address="0x40006060" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PC_DIN" address="0x40006064" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PC_PINLOCKN" address="0x40006068" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="PD_CTRL" address="0x4000606c" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PD_MODEL" address="0x40006070" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PD_MODEH" address="0x40006074" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PD_DOUT" address="0x40006078" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PD_DOUTSET" address="0x4000607c" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PD_DOUTCLR" address="0x40006080" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PD_DOUTTGL" address="0x40006084" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PD_DIN" address="0x40006088" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PD_PINLOCKN" address="0x4000608c" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="PE_CTRL" address="0x40006090" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PE_MODEL" address="0x40006094" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PE_MODEH" address="0x40006098" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PE_DOUT" address="0x4000609c" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PE_DOUTSET" address="0x400060a0" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PE_DOUTCLR" address="0x400060a4" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PE_DOUTTGL" address="0x400060a8" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PE_DIN" address="0x400060ac" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PE_PINLOCKN" address="0x400060b0" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="PF_CTRL" address="0x400060b4" access="RW" resetvalue="0x00000000">
        <description>Port Control Register</description>
        <field name="DRIVEMODE" bitoffset="0" bitlength="2">
          <description>
        Drive Mode Select
        -
        Value, Description
        0x00, STANDARD - 6 mA drive current
        0x01, LOWEST - 0.5 mA drive current
        0x02, HIGH - 20 mA drive current
        0x03, LOW - 2 mA drive current
          </description>
        </field>
      </register>
      <register name="PF_MODEL" address="0x400060b8" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode Low Register</description>
        <field name="MODE0" bitoffset="0" bitlength="4">
          <description>
        Pin 0 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE1" bitoffset="4" bitlength="4">
          <description>
        Pin 1 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE2" bitoffset="8" bitlength="4">
          <description>
        Pin 2 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE3" bitoffset="12" bitlength="4">
          <description>
        Pin 3 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE4" bitoffset="16" bitlength="4">
          <description>
        Pin 4 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE5" bitoffset="20" bitlength="4">
          <description>
        Pin 5 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE6" bitoffset="24" bitlength="4">
          <description>
        Pin 6 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE7" bitoffset="28" bitlength="4">
          <description>
        Pin 7 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PF_MODEH" address="0x400060bc" access="RW" resetvalue="0x00000000">
        <description>Port Pin Mode High Register</description>
        <field name="MODE8" bitoffset="0" bitlength="4">
          <description>
        Pin 8 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE9" bitoffset="4" bitlength="4">
          <description>
        Pin 9 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE10" bitoffset="8" bitlength="4">
          <description>
        Pin 10 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE11" bitoffset="12" bitlength="4">
          <description>
        Pin 11 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE12" bitoffset="16" bitlength="4">
          <description>
        Pin 12 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE13" bitoffset="20" bitlength="4">
          <description>
        Pin 13 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE14" bitoffset="24" bitlength="4">
          <description>
        Pin 14 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
        <field name="MODE15" bitoffset="28" bitlength="4">
          <description>
        Pin 15 Mode
        -
        Value, Description
        0x00, DISABLED - Input disabled. Pullup if DOUT is set.
        0x01, INPUT - Input enabled. Filter if DOUT is set
        0x02, INPUTPULL - Input enabled. DOUT determines pull direction
        0x03, INPUTPULLFILTER - Input enabled with filter. DOUT determines pull direction
        0x04, PUSHPULL - Push-pull output
        0x05, PUSHPULLDRIVE - Push-pull output with drive-strength set by DRIVEMODE
        0x06, WIREDOR - Wired-or output
        0x07, WIREDORPULLDOWN - Wired-or output with pull-down
        0x08, WIREDAND - Open-drain output
        0x09, WIREDANDFILTER - Open-drain output with filter
        0x0A, WIREDANDPULLUP - Open-drain output with pullup
        0x0B, WIREDANDPULLUPFILTER - Open-drain output with filter and pullup
        0x0C, WIREDANDDRIVE - Open-drain output with drive-strength set by DRIVEMODE
        0x0D, WIREDANDDRIVEFILTER - Open-drain output with filter and drive-strength set by DRIVEMODE
        0x0E, WIREDANDDRIVEPULLUP - Open-drain output with pullup and drive-strength set by DRIVEMODE
        0x0F, WIREDANDDRIVEPULLUPFILTER - Open-drain output with filter, pullup and drive-strength set by DRIVEMODE
          </description>
        </field>
      </register>
      <register name="PF_DOUT" address="0x400060c0" access="RW" resetvalue="0x00000000">
        <description>Port Data Out Register</description>
        <field name="DOUT" bitoffset="0" bitlength="16">
          <description>
        Data Out
          </description>
        </field>
      </register>
      <register name="PF_DOUTSET" address="0x400060c4" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Set Register</description>
        <field name="DOUTSET" bitoffset="0" bitlength="16">
          <description>
        Data Out Set
          </description>
        </field>
      </register>
      <register name="PF_DOUTCLR" address="0x400060c8" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Clear Register</description>
        <field name="DOUTCLR" bitoffset="0" bitlength="16">
          <description>
        Data Out Clear
          </description>
        </field>
      </register>
      <register name="PF_DOUTTGL" address="0x400060cc" access="WO" resetvalue="0x00000000">
        <description>Port Data Out Toggle Register</description>
        <field name="DOUTTGL" bitoffset="0" bitlength="16">
          <description>
        Data Out Toggle
          </description>
        </field>
      </register>
      <register name="PF_DIN" address="0x400060d0" access="RO" resetvalue="0x00000000">
        <description>Port Data In Register</description>
        <field name="DIN" bitoffset="0" bitlength="16">
          <description>
        Data In
          </description>
        </field>
      </register>
      <register name="PF_PINLOCKN" address="0x400060d4" access="RW" resetvalue="0x0000FFFF">
        <description>Port Unlocked Pins Register</description>
        <field name="PINLOCKN" bitoffset="0" bitlength="16">
          <description>
        Unlocked Pins
          </description>
        </field>
      </register>
      <register name="EXTIPSELL" address="0x40006100" access="RW" resetvalue="0x00000000">
        <description>External Interrupt Port Select Low Register</description>
        <field name="EXTIPSEL0" bitoffset="0" bitlength="3">
          <description>
        External Interrupt 0 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 0 selected for external interrupt 0
        0x01, PORTB - Port B pin 0 selected for external interrupt 0
        0x02, PORTC - Port C pin 0 selected for external interrupt 0
        0x03, PORTD - Port D pin 0 selected for external interrupt 0
        0x04, PORTE - Port E pin 0 selected for external interrupt 0
        0x05, PORTF - Port F pin 0 selected for external interrupt 0
          </description>
        </field>
        <field name="EXTIPSEL1" bitoffset="4" bitlength="3">
          <description>
        External Interrupt 1 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 1 selected for external interrupt 1
        0x01, PORTB - Port B pin 1 selected for external interrupt 1
        0x02, PORTC - Port C pin 1 selected for external interrupt 1
        0x03, PORTD - Port D pin 1 selected for external interrupt 1
        0x04, PORTE - Port E pin 1 selected for external interrupt 1
        0x05, PORTF - Port F pin 1 selected for external interrupt 1
          </description>
        </field>
        <field name="EXTIPSEL2" bitoffset="8" bitlength="3">
          <description>
        External Interrupt 2 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 2 selected for external interrupt 2
        0x01, PORTB - Port B pin 2 selected for external interrupt 2
        0x02, PORTC - Port C pin 2 selected for external interrupt 2
        0x03, PORTD - Port D pin 2 selected for external interrupt 2
        0x04, PORTE - Port E pin 2 selected for external interrupt 2
        0x05, PORTF - Port F pin 2 selected for external interrupt 2
          </description>
        </field>
        <field name="EXTIPSEL3" bitoffset="12" bitlength="3">
          <description>
        External Interrupt 3 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 3 selected for external interrupt 3
        0x01, PORTB - Port B pin 3 selected for external interrupt 3
        0x02, PORTC - Port C pin 3 selected for external interrupt 3
        0x03, PORTD - Port D pin 3 selected for external interrupt 3
        0x04, PORTE - Port E pin 3 selected for external interrupt 3
        0x05, PORTF - Port F pin 3 selected for external interrupt 3
          </description>
        </field>
        <field name="EXTIPSEL4" bitoffset="16" bitlength="3">
          <description>
        External Interrupt 4 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 4 selected for external interrupt 4
        0x01, PORTB - Port B pin 4 selected for external interrupt 4
        0x02, PORTC - Port C pin 4 selected for external interrupt 4
        0x03, PORTD - Port D pin 4 selected for external interrupt 4
        0x04, PORTE - Port E pin 4 selected for external interrupt 4
        0x05, PORTF - Port F pin 4 selected for external interrupt 4
          </description>
        </field>
        <field name="EXTIPSEL5" bitoffset="20" bitlength="3">
          <description>
        External Interrupt 5 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 5 selected for external interrupt 5
        0x01, PORTB - Port B pin 5 selected for external interrupt 5
        0x02, PORTC - Port C pin 5 selected for external interrupt 5
        0x03, PORTD - Port D pin 5 selected for external interrupt 5
        0x04, PORTE - Port E pin 5 selected for external interrupt 5
        0x05, PORTF - Port F pin 5 selected for external interrupt 5
          </description>
        </field>
        <field name="EXTIPSEL6" bitoffset="24" bitlength="3">
          <description>
        External Interrupt 6 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 6 selected for external interrupt 6
        0x01, PORTB - Port B pin 6 selected for external interrupt 6
        0x02, PORTC - Port C pin 6 selected for external interrupt 6
        0x03, PORTD - Port D pin 6 selected for external interrupt 6
        0x04, PORTE - Port E pin 6 selected for external interrupt 6
        0x05, PORTF - Port F pin 6 selected for external interrupt 6
          </description>
        </field>
        <field name="EXTIPSEL7" bitoffset="28" bitlength="3">
          <description>
        External Interrupt 7 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 7 selected for external interrupt 7
        0x01, PORTB - Port B pin 7 selected for external interrupt 7
        0x02, PORTC - Port C pin 7 selected for external interrupt 7
        0x03, PORTD - Port D pin 7 selected for external interrupt 7
        0x04, PORTE - Port E pin 7 selected for external interrupt 7
        0x05, PORTF - Port F pin 7 selected for external interrupt 7
          </description>
        </field>
      </register>
      <register name="EXTIPSELH" address="0x40006104" access="RW" resetvalue="0x00000000">
        <description>External Interrupt Port Select High Register</description>
        <field name="EXTIPSEL8" bitoffset="0" bitlength="3">
          <description>
        External Interrupt 8 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 8 selected for external interrupt 8
        0x01, PORTB - Port B pin 8 selected for external interrupt 8
        0x02, PORTC - Port C pin 8 selected for external interrupt 8
        0x03, PORTD - Port D pin 8 selected for external interrupt 8
        0x04, PORTE - Port E pin 8 selected for external interrupt 8
        0x05, PORTF - Port F pin 8 selected for external interrupt 8
          </description>
        </field>
        <field name="EXTIPSEL9" bitoffset="4" bitlength="3">
          <description>
        External Interrupt 9 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 9 selected for external interrupt 9
        0x01, PORTB - Port B pin 9 selected for external interrupt 9
        0x02, PORTC - Port C pin 9 selected for external interrupt 9
        0x03, PORTD - Port D pin 9 selected for external interrupt 9
        0x04, PORTE - Port E pin 9 selected for external interrupt 9
        0x05, PORTF - Port F pin 9 selected for external interrupt 9
          </description>
        </field>
        <field name="EXTIPSEL10" bitoffset="8" bitlength="3">
          <description>
        External Interrupt 10 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 10 selected for external interrupt 10
        0x01, PORTB - Port B pin 10 selected for external interrupt 10
        0x02, PORTC - Port C pin 10 selected for external interrupt 10
        0x03, PORTD - Port D pin 10 selected for external interrupt 10
        0x04, PORTE - Port E pin 10 selected for external interrupt 10
        0x05, PORTF - Port F pin 10 selected for external interrupt 10
          </description>
        </field>
        <field name="EXTIPSEL11" bitoffset="12" bitlength="3">
          <description>
        External Interrupt 11 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 11 selected for external interrupt 11
        0x01, PORTB - Port B pin 11 selected for external interrupt 11
        0x02, PORTC - Port C pin 11 selected for external interrupt 11
        0x03, PORTD - Port D pin 11 selected for external interrupt 11
        0x04, PORTE - Port E pin 11 selected for external interrupt 11
        0x05, PORTF - Port F pin 11 selected for external interrupt 11
          </description>
        </field>
        <field name="EXTIPSEL12" bitoffset="16" bitlength="3">
          <description>
        External Interrupt 12 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 12 selected for external interrupt 12
        0x01, PORTB - Port B pin 12 selected for external interrupt 12
        0x02, PORTC - Port C pin 12 selected for external interrupt 12
        0x03, PORTD - Port D pin 12 selected for external interrupt 12
        0x04, PORTE - Port E pin 12 selected for external interrupt 12
        0x05, PORTF - Port F pin 12 selected for external interrupt 12
          </description>
        </field>
        <field name="EXTIPSEL13" bitoffset="20" bitlength="3">
          <description>
        External Interrupt 13 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 13 selected for external interrupt 13
        0x01, PORTB - Port B pin 13 selected for external interrupt 13
        0x02, PORTC - Port C pin 13 selected for external interrupt 13
        0x03, PORTD - Port D pin 13 selected for external interrupt 13
        0x04, PORTE - Port E pin 13 selected for external interrupt 13
        0x05, PORTF - Port F pin 13 selected for external interrupt 13
          </description>
        </field>
        <field name="EXTIPSEL14" bitoffset="24" bitlength="3">
          <description>
        External Interrupt 14 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 14 selected for external interrupt 14
        0x01, PORTB - Port B pin 14 selected for external interrupt 14
        0x02, PORTC - Port C pin 14 selected for external interrupt 14
        0x03, PORTD - Port D pin 14 selected for external interrupt 14
        0x04, PORTE - Port E pin 14 selected for external interrupt 14
        0x05, PORTF - Port F pin 14 selected for external interrupt 14
          </description>
        </field>
        <field name="EXTIPSEL15" bitoffset="28" bitlength="3">
          <description>
        External Interrupt 15 Port Select
        -
        Value, Description
        0x00, PORTA - Port A pin 15 selected for external interrupt 15
        0x01, PORTB - Port B pin 15 selected for external interrupt 15
        0x02, PORTC - Port C pin 15 selected for external interrupt 15
        0x03, PORTD - Port D pin 15 selected for external interrupt 15
        0x04, PORTE - Port E pin 15 selected for external interrupt 15
        0x05, PORTF - Port F pin 15 selected for external interrupt 15
          </description>
        </field>
      </register>
      <register name="EXTIRISE" address="0x40006108" access="RW" resetvalue="0x00000000">
        <description>External Interrupt Rising Edge Trigger Register</description>
        <field name="EXTIRISE" bitoffset="0" bitlength="16">
          <description>
        External Interrupt n Rising Edge Trigger Enable
          </description>
        </field>
      </register>
      <register name="EXTIFALL" address="0x4000610c" access="RW" resetvalue="0x00000000">
        <description>External Interrupt Falling Edge Trigger Register</description>
        <field name="EXTIFALL" bitoffset="0" bitlength="16">
          <description>
        External Interrupt n Falling Edge Trigger Enable
          </description>
        </field>
      </register>
      <register name="IEN" address="0x40006110" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="EXT" bitoffset="0" bitlength="16">
          <description>
        External Interrupt n Enable
          </description>
        </field>
      </register>
      <register name="IF" address="0x40006114" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="EXT" bitoffset="0" bitlength="16">
          <description>
        External Interrupt Flag n
          </description>
        </field>
      </register>
      <register name="IFS" address="0x40006118" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="EXT" bitoffset="0" bitlength="16">
          <description>
        External Interrupt Flag n Set
          </description>
        </field>
      </register>
      <register name="IFC" address="0x4000611c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="EXT" bitoffset="0" bitlength="16">
          <description>
        External Interrupt Flag Clear
          </description>
        </field>
      </register>
      <register name="ROUTE" address="0x40006120" access="RW" resetvalue="0x00000003">
        <description>I/O Routing Register</description>
        <field name="SWCLKPEN" bitoffset="0" bitlength="1">
          <description>Serial Wire Clock Pin Enable</description>
        </field>
        <field name="SWDIOPEN" bitoffset="1" bitlength="1">
          <description>Serial Wire Data Pin Enable</description>
        </field>
        <field name="SWOPEN" bitoffset="2" bitlength="1">
          <description>Serial Wire Viewer Output Pin Enable</description>
        </field>
        <field name="SWLOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
      <register name="INSENSE" address="0x40006124" access="RW" resetvalue="0x00000003">
        <description>Input Sense Register</description>
        <field name="INT" bitoffset="0" bitlength="1">
          <description>Interrupt Sense Enable</description>
        </field>
        <field name="PRS" bitoffset="1" bitlength="1">
          <description>PRS Sense Enable</description>
        </field>
      </register>
      <register name="LOCK" address="0x40006128" access="RW" resetvalue="0x00000000">
        <description>Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        Configuration Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0A534, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="PRS" description="">
    <registergroup name="PRS" description="">
      <register name="SWPULSE" address="0x400cc000" access="WO" resetvalue="0x00000000">
        <description>Software Pulse Register</description>
        <field name="CH0PULSE" bitoffset="0" bitlength="1">
          <description>Channel 0 Pulse Generation</description>
        </field>
        <field name="CH1PULSE" bitoffset="1" bitlength="1">
          <description>Channel 1 Pulse Generation</description>
        </field>
        <field name="CH2PULSE" bitoffset="2" bitlength="1">
          <description>Channel 2 Pulse Generation</description>
        </field>
        <field name="CH3PULSE" bitoffset="3" bitlength="1">
          <description>Channel 3 Pulse Generation</description>
        </field>
        <field name="CH4PULSE" bitoffset="4" bitlength="1">
          <description>Channel 4 Pulse Generation</description>
        </field>
        <field name="CH5PULSE" bitoffset="5" bitlength="1">
          <description>Channel 5 Pulse Generation</description>
        </field>
        <field name="CH6PULSE" bitoffset="6" bitlength="1">
          <description>Channel 6 Pulse Generation</description>
        </field>
        <field name="CH7PULSE" bitoffset="7" bitlength="1">
          <description>Channel 7 Pulse Generation</description>
        </field>
      </register>
      <register name="SWLEVEL" address="0x400cc004" access="RW" resetvalue="0x00000000">
        <description>Software Level Register</description>
        <field name="CH0LEVEL" bitoffset="0" bitlength="1">
          <description>Channel 0 Software Level</description>
        </field>
        <field name="CH1LEVEL" bitoffset="1" bitlength="1">
          <description>Channel 1 Software Level</description>
        </field>
        <field name="CH2LEVEL" bitoffset="2" bitlength="1">
          <description>Channel 2 Software Level</description>
        </field>
        <field name="CH3LEVEL" bitoffset="3" bitlength="1">
          <description>Channel 3 Software Level</description>
        </field>
        <field name="CH4LEVEL" bitoffset="4" bitlength="1">
          <description>Channel 4 Software Level</description>
        </field>
        <field name="CH5LEVEL" bitoffset="5" bitlength="1">
          <description>Channel 5 Software Level</description>
        </field>
        <field name="CH6LEVEL" bitoffset="6" bitlength="1">
          <description>Channel 6 Software Level</description>
        </field>
        <field name="CH7LEVEL" bitoffset="7" bitlength="1">
          <description>Channel 7 Software Level</description>
        </field>
      </register>
      <register name="CH0_CTRL" address="0x400cc010" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH1_CTRL" address="0x400cc014" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH2_CTRL" address="0x400cc018" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH3_CTRL" address="0x400cc01c" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH4_CTRL" address="0x400cc020" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH5_CTRL" address="0x400cc024" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH6_CTRL" address="0x400cc028" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
      <register name="CH7_CTRL" address="0x400cc02c" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="3">
          <description>
        Signal Select
        -
        Value, Description
        0x00, VCMPOUT - Voltage Comparator
        0x00, ACMP0OUT - Analog Comparator 0
        0x00, ACMP1OUT - Analog Comparator 1
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, USART0IRTX - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, TIMER0UF - Timer 0
        0x00, TIMER1UF - Timer 1
        0x00, TIMER2UF - Timer 2
        0x00, RTCOF - Real-Time Counter
        0x00, GPIOPIN0 - General purpose Input/Output
        0x00, GPIOPIN8 - General purpose Input/Output
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, USART0TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXC - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, TIMER0OF - Timer 0
        0x01, TIMER1OF - Timer 1
        0x01, TIMER2OF - Timer 2
        0x01, RTCCOMP0 - Real-Time Counter
        0x01, GPIOPIN1 - General purpose Input/Output
        0x01, GPIOPIN9 - General purpose Input/Output
        0x02, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, TIMER0CC0 - Timer 0
        0x02, TIMER1CC0 - Timer 1
        0x02, TIMER2CC0 - Timer 2
        0x02, RTCCOMP1 - Real-Time Counter
        0x02, GPIOPIN2 - General purpose Input/Output
        0x02, GPIOPIN10 - General purpose Input/Output
        0x03, TIMER0CC1 - Timer 0
        0x03, TIMER1CC1 - Timer 1
        0x03, TIMER2CC1 - Timer 2
        0x03, GPIOPIN3 - General purpose Input/Output
        0x03, GPIOPIN11 - General purpose Input/Output
        0x04, TIMER0CC2 - Timer 0
        0x04, TIMER1CC2 - Timer 1
        0x04, TIMER2CC2 - Timer 2
        0x04, GPIOPIN4 - General purpose Input/Output
        0x04, GPIOPIN12 - General purpose Input/Output
        0x05, GPIOPIN5 - General purpose Input/Output
        0x05, GPIOPIN13 - General purpose Input/Output
        0x06, GPIOPIN6 - General purpose Input/Output
        0x06, GPIOPIN14 - General purpose Input/Output
        0x07, GPIOPIN7 - General purpose Input/Output
        0x07, GPIOPIN15 - General purpose Input/Output
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x01, VCMP - Voltage Comparator
        0x02, ACMP0 - Analog Comparator 0
        0x03, ACMP1 - Analog Comparator 1
        0x06, DAC0 - Digital to Analog Converter 0
        0x08, ADC0 - Analog to Digital Converter 0
        0x010, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x011, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x012, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01C, TIMER0 - Timer 0
        0x01D, TIMER1 - Timer 1
        0x01E, TIMER2 - Timer 2
        0x028, RTC - Real-Time Counter
        0x030, GPIOL - General purpose Input/Output
        0x031, GPIOH - General purpose Input/Output
          </description>
        </field>
        <field name="EDSEL" bitoffset="24" bitlength="2">
          <description>
        Edge Detect Select
        -
        Value, Description
        0x00, OFF - Signal is left as it is
        0x01, POSEDGE - A one HFPERCLK cycle pulse is generated for every positive edge of the incoming signal
        0x02, NEGEDGE - A one HFPERCLK clock cycle pulse is generated for every negative edge of the incoming signal
        0x03, BOTHEDGES - A one HFPERCLK clock cycle pulse is generated for every edge of the incoming signal
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="DMA" description="">
    <registergroup name="DMA" description="">
      <register name="STATUS" address="0x400c2000" access="RO" resetvalue="0x10070000">
        <description>DMA Status Registers</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>DMA Enable Status</description>
        </field>
        <field name="STATE" bitoffset="4" bitlength="4">
          <description>
        Control Current State
        -
        Value, Description
        0x00, IDLE - Idle
        0x01, RDCHCTRLDATA - Reading channel controller data
        0x02, RDSRCENDPTR - Reading source data end pointer
        0x03, RDDSTENDPTR - Reading destination data end pointer
        0x04, RDSRCDATA - Reading source data
        0x05, WRDSTDATA - Writing destination data
        0x06, WAITREQCLR - Waiting for DMA request to clear
        0x07, WRCHCTRLDATA - Writing channel controller data
        0x08, STALLED - Stalled
        0x09, DONE - Done
        0x0A, PERSCATTRANS - Peripheral scatter-gather transition
          </description>
        </field>
        <field name="CHNUM" bitoffset="16" bitlength="5">
          <description>
        Channel Number
          </description>
        </field>
      </register>
      <register name="CONFIG" address="0x400c2004" access="WO" resetvalue="0x00000000">
        <description>DMA Configuration Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Enable DMA</description>
        </field>
        <field name="CHPROT" bitoffset="5" bitlength="1">
          <description>Channel Protection Control</description>
        </field>
      </register>
      <register name="CTRLBASE" address="0x400c2008" access="RW" resetvalue="0x00000000">
        <description>Channel Control Data Base Pointer Register</description>
        <field name="CTRLBASE" bitoffset="0" bitlength="32">
          <description>
        Channel Control Data Base Pointer
          </description>
        </field>
      </register>
      <register name="ALTCTRLBASE" address="0x400c200c" access="RO" resetvalue="0x00000080">
        <description>Channel Alternate Control Data Base Pointer Register</description>
        <field name="ALTCTRLBASE" bitoffset="0" bitlength="32">
          <description>
        Channel Alternate Control Data Base Pointer
          </description>
        </field>
      </register>
      <register name="CHWAITSTATUS" address="0x400c2010" access="RO" resetvalue="0x000000FF">
        <description>Channel Wait on Request Status Register</description>
        <field name="CH0WAITSTATUS" bitoffset="0" bitlength="1">
          <description>Channel 0 Wait on Request Status</description>
        </field>
        <field name="CH1WAITSTATUS" bitoffset="1" bitlength="1">
          <description>Channel 1 Wait on Request Status</description>
        </field>
        <field name="CH2WAITSTATUS" bitoffset="2" bitlength="1">
          <description>Channel 2 Wait on Request Status</description>
        </field>
        <field name="CH3WAITSTATUS" bitoffset="3" bitlength="1">
          <description>Channel 3 Wait on Request Status</description>
        </field>
        <field name="CH4WAITSTATUS" bitoffset="4" bitlength="1">
          <description>Channel 4 Wait on Request Status</description>
        </field>
        <field name="CH5WAITSTATUS" bitoffset="5" bitlength="1">
          <description>Channel 5 Wait on Request Status</description>
        </field>
        <field name="CH6WAITSTATUS" bitoffset="6" bitlength="1">
          <description>Channel 6 Wait on Request Status</description>
        </field>
        <field name="CH7WAITSTATUS" bitoffset="7" bitlength="1">
          <description>Channel 7 Wait on Request Status</description>
        </field>
      </register>
      <register name="CHSWREQ" address="0x400c2014" access="WO" resetvalue="0x00000000">
        <description>Channel Software Request Register</description>
        <field name="CH0SWREQ" bitoffset="0" bitlength="1">
          <description>Channel 0 Software Request</description>
        </field>
        <field name="CH1SWREQ" bitoffset="1" bitlength="1">
          <description>Channel 1 Software Request</description>
        </field>
        <field name="CH2SWREQ" bitoffset="2" bitlength="1">
          <description>Channel 2 Software Request</description>
        </field>
        <field name="CH3SWREQ" bitoffset="3" bitlength="1">
          <description>Channel 3 Software Request</description>
        </field>
        <field name="CH4SWREQ" bitoffset="4" bitlength="1">
          <description>Channel 4 Software Request</description>
        </field>
        <field name="CH5SWREQ" bitoffset="5" bitlength="1">
          <description>Channel 5 Software Request</description>
        </field>
        <field name="CH6SWREQ" bitoffset="6" bitlength="1">
          <description>Channel 6 Software Request</description>
        </field>
        <field name="CH7SWREQ" bitoffset="7" bitlength="1">
          <description>Channel 7 Software Request</description>
        </field>
      </register>
      <register name="CHUSEBURSTS" address="0x400c2018" access="WO" resetvalue="0x00000000">
        <description>Channel Useburst Set Register</description>
        <field name="CH0USEBURSTS" bitoffset="0" bitlength="1">
          <description>Channel 0 Useburst Set</description>
        </field>
        <field name="CH1USEBURSTS" bitoffset="1" bitlength="1">
          <description>Channel 1 Useburst Set</description>
        </field>
        <field name="CH2USEBURSTS" bitoffset="2" bitlength="1">
          <description>Channel 2 Useburst Set</description>
        </field>
        <field name="CH3USEBURSTS" bitoffset="3" bitlength="1">
          <description>Channel 3 Useburst Set</description>
        </field>
        <field name="CH4USEBURSTS" bitoffset="4" bitlength="1">
          <description>Channel 4 Useburst Set</description>
        </field>
        <field name="CH5USEBURSTS" bitoffset="5" bitlength="1">
          <description>Channel 5 Useburst Set</description>
        </field>
        <field name="CH6USEBURSTS" bitoffset="6" bitlength="1">
          <description>Channel 6 Useburst Set</description>
        </field>
        <field name="CH7USEBURSTS" bitoffset="7" bitlength="1">
          <description>Channel 7 Useburst Set</description>
        </field>
      </register>
      <register name="CHUSEBURSTC" address="0x400c201c" access="WO" resetvalue="0x00000000">
        <description>Channel Useburst Clear Register</description>
        <field name="CH0USEBURSTC" bitoffset="0" bitlength="1">
          <description>Channel 0 Useburst Clear</description>
        </field>
        <field name="CH1USEBURSTC" bitoffset="1" bitlength="1">
          <description>Channel 1 Useburst Clear</description>
        </field>
        <field name="CH2USEBURSTC" bitoffset="2" bitlength="1">
          <description>Channel 2 Useburst Clear</description>
        </field>
        <field name="CH3USEBURSTC" bitoffset="3" bitlength="1">
          <description>Channel 3 Useburst Clear</description>
        </field>
        <field name="CH4USEBURSTC" bitoffset="4" bitlength="1">
          <description>Channel 4 Useburst Clear</description>
        </field>
        <field name="CH5USEBURSTC" bitoffset="5" bitlength="1">
          <description>Channel 5 Useburst Clear</description>
        </field>
        <field name="CH6USEBURSTC" bitoffset="6" bitlength="1">
          <description>Channel 6 Useburst Clear</description>
        </field>
        <field name="CH7USEBURSTC" bitoffset="7" bitlength="1">
          <description>Channel 7 Useburst Clear</description>
        </field>
      </register>
      <register name="CHREQMASKS" address="0x400c2020" access="WO" resetvalue="0x00000000">
        <description>Channel Request Mask Set Register</description>
        <field name="CH0REQMASKS" bitoffset="0" bitlength="1">
          <description>Channel 0 Request Mask Set</description>
        </field>
        <field name="CH1REQMASKS" bitoffset="1" bitlength="1">
          <description>Channel 1 Request Mask Set</description>
        </field>
        <field name="CH2REQMASKS" bitoffset="2" bitlength="1">
          <description>Channel 2 Request Mask Set</description>
        </field>
        <field name="CH3REQMASKS" bitoffset="3" bitlength="1">
          <description>Channel 3 Request Mask Set</description>
        </field>
        <field name="CH4REQMASKS" bitoffset="4" bitlength="1">
          <description>Channel 4 Request Mask Set</description>
        </field>
        <field name="CH5REQMASKS" bitoffset="5" bitlength="1">
          <description>Channel 5 Request Mask Set</description>
        </field>
        <field name="CH6REQMASKS" bitoffset="6" bitlength="1">
          <description>Channel 6 Request Mask Set</description>
        </field>
        <field name="CH7REQMASKS" bitoffset="7" bitlength="1">
          <description>Channel 7 Request Mask Set</description>
        </field>
      </register>
      <register name="CHREQMASKC" address="0x400c2024" access="WO" resetvalue="0x00000000">
        <description>Channel Request Mask Clear Register</description>
        <field name="CH0REQMASKC" bitoffset="0" bitlength="1">
          <description>Channel 0 Request Mask Clear</description>
        </field>
        <field name="CH1REQMASKC" bitoffset="1" bitlength="1">
          <description>Channel 1 Request Mask Clear</description>
        </field>
        <field name="CH2REQMASKC" bitoffset="2" bitlength="1">
          <description>Channel 2 Request Mask Clear</description>
        </field>
        <field name="CH3REQMASKC" bitoffset="3" bitlength="1">
          <description>Channel 3 Request Mask Clear</description>
        </field>
        <field name="CH4REQMASKC" bitoffset="4" bitlength="1">
          <description>Channel 4 Request Mask Clear</description>
        </field>
        <field name="CH5REQMASKC" bitoffset="5" bitlength="1">
          <description>Channel 5 Request Mask Clear</description>
        </field>
        <field name="CH6REQMASKC" bitoffset="6" bitlength="1">
          <description>Channel 6 Request Mask Clear</description>
        </field>
        <field name="CH7REQMASKC" bitoffset="7" bitlength="1">
          <description>Channel 7 Request Mask Clear</description>
        </field>
      </register>
      <register name="CHENS" address="0x400c2028" access="WO" resetvalue="0x00000000">
        <description>Channel Enable Set Register</description>
        <field name="CH0ENS" bitoffset="0" bitlength="1">
          <description>Channel 0 Enable Set</description>
        </field>
        <field name="CH1ENS" bitoffset="1" bitlength="1">
          <description>Channel 1 Enable Set</description>
        </field>
        <field name="CH2ENS" bitoffset="2" bitlength="1">
          <description>Channel 2 Enable Set</description>
        </field>
        <field name="CH3ENS" bitoffset="3" bitlength="1">
          <description>Channel 3 Enable Set</description>
        </field>
        <field name="CH4ENS" bitoffset="4" bitlength="1">
          <description>Channel 4 Enable Set</description>
        </field>
        <field name="CH5ENS" bitoffset="5" bitlength="1">
          <description>Channel 5 Enable Set</description>
        </field>
        <field name="CH6ENS" bitoffset="6" bitlength="1">
          <description>Channel 6 Enable Set</description>
        </field>
        <field name="CH7ENS" bitoffset="7" bitlength="1">
          <description>Channel 7 Enable Set</description>
        </field>
      </register>
      <register name="CHENC" address="0x400c202c" access="WO" resetvalue="0x00000000">
        <description>Channel Enable Clear Register</description>
        <field name="CH0ENC" bitoffset="0" bitlength="1">
          <description>Channel 0 Enable Clear</description>
        </field>
        <field name="CH1ENC" bitoffset="1" bitlength="1">
          <description>Channel 1 Enable Clear</description>
        </field>
        <field name="CH2ENC" bitoffset="2" bitlength="1">
          <description>Channel 2 Enable Clear</description>
        </field>
        <field name="CH3ENC" bitoffset="3" bitlength="1">
          <description>Channel 3 Enable Clear</description>
        </field>
        <field name="CH4ENC" bitoffset="4" bitlength="1">
          <description>Channel 4 Enable Clear</description>
        </field>
        <field name="CH5ENC" bitoffset="5" bitlength="1">
          <description>Channel 5 Enable Clear</description>
        </field>
        <field name="CH6ENC" bitoffset="6" bitlength="1">
          <description>Channel 6 Enable Clear</description>
        </field>
        <field name="CH7ENC" bitoffset="7" bitlength="1">
          <description>Channel 7 Enable Clear</description>
        </field>
      </register>
      <register name="CHALTS" address="0x400c2030" access="WO" resetvalue="0x00000000">
        <description>Channel Alternate Set Register</description>
        <field name="CH0ALTS" bitoffset="0" bitlength="1">
          <description>Channel 0 Alternate Structure Set</description>
        </field>
        <field name="CH1ALTS" bitoffset="1" bitlength="1">
          <description>Channel 1 Alternate Structure Set</description>
        </field>
        <field name="CH2ALTS" bitoffset="2" bitlength="1">
          <description>Channel 2 Alternate Structure Set</description>
        </field>
        <field name="CH3ALTS" bitoffset="3" bitlength="1">
          <description>Channel 3 Alternate Structure Set</description>
        </field>
        <field name="CH4ALTS" bitoffset="4" bitlength="1">
          <description>Channel 4 Alternate Structure Set</description>
        </field>
        <field name="CH5ALTS" bitoffset="5" bitlength="1">
          <description>Channel 5 Alternate Structure Set</description>
        </field>
        <field name="CH6ALTS" bitoffset="6" bitlength="1">
          <description>Channel 6 Alternate Structure Set</description>
        </field>
        <field name="CH7ALTS" bitoffset="7" bitlength="1">
          <description>Channel 7 Alternate Structure Set</description>
        </field>
      </register>
      <register name="CHALTC" address="0x400c2034" access="WO" resetvalue="0x00000000">
        <description>Channel Alternate Clear Register</description>
        <field name="CH0ALTC" bitoffset="0" bitlength="1">
          <description>Channel 0 Alternate Clear</description>
        </field>
        <field name="CH1ALTC" bitoffset="1" bitlength="1">
          <description>Channel 1 Alternate Clear</description>
        </field>
        <field name="CH2ALTC" bitoffset="2" bitlength="1">
          <description>Channel 2 Alternate Clear</description>
        </field>
        <field name="CH3ALTC" bitoffset="3" bitlength="1">
          <description>Channel 3 Alternate Clear</description>
        </field>
        <field name="CH4ALTC" bitoffset="4" bitlength="1">
          <description>Channel 4 Alternate Clear</description>
        </field>
        <field name="CH5ALTC" bitoffset="5" bitlength="1">
          <description>Channel 5 Alternate Clear</description>
        </field>
        <field name="CH6ALTC" bitoffset="6" bitlength="1">
          <description>Channel 6 Alternate Clear</description>
        </field>
        <field name="CH7ALTC" bitoffset="7" bitlength="1">
          <description>Channel 7 Alternate Clear</description>
        </field>
      </register>
      <register name="CHPRIS" address="0x400c2038" access="WO" resetvalue="0x00000000">
        <description>Channel Priority Set Register</description>
        <field name="CH0PRIS" bitoffset="0" bitlength="1">
          <description>Channel 0 High Priority Set</description>
        </field>
        <field name="CH1PRIS" bitoffset="1" bitlength="1">
          <description>Channel 1 High Priority Set</description>
        </field>
        <field name="CH2PRIS" bitoffset="2" bitlength="1">
          <description>Channel 2 High Priority Set</description>
        </field>
        <field name="CH3PRIS" bitoffset="3" bitlength="1">
          <description>Channel 3 High Priority Set</description>
        </field>
        <field name="CH4PRIS" bitoffset="4" bitlength="1">
          <description>Channel 4 High Priority Set</description>
        </field>
        <field name="CH5PRIS" bitoffset="5" bitlength="1">
          <description>Channel 5 High Priority Set</description>
        </field>
        <field name="CH6PRIS" bitoffset="6" bitlength="1">
          <description>Channel 6 High Priority Set</description>
        </field>
        <field name="CH7PRIS" bitoffset="7" bitlength="1">
          <description>Channel 7 High Priority Set</description>
        </field>
      </register>
      <register name="CHPRIC" address="0x400c203c" access="WO" resetvalue="0x00000000">
        <description>Channel Priority Clear Register</description>
        <field name="CH0PRIC" bitoffset="0" bitlength="1">
          <description>Channel 0 High Priority Clear</description>
        </field>
        <field name="CH1PRIC" bitoffset="1" bitlength="1">
          <description>Channel 1 High Priority Clear</description>
        </field>
        <field name="CH2PRIC" bitoffset="2" bitlength="1">
          <description>Channel 2 High Priority Clear</description>
        </field>
        <field name="CH3PRIC" bitoffset="3" bitlength="1">
          <description>Channel 3 High Priority Clear</description>
        </field>
        <field name="CH4PRIC" bitoffset="4" bitlength="1">
          <description>Channel 4 High Priority Clear</description>
        </field>
        <field name="CH5PRIC" bitoffset="5" bitlength="1">
          <description>Channel 5 High Priority Clear</description>
        </field>
        <field name="CH6PRIC" bitoffset="6" bitlength="1">
          <description>Channel 6 High Priority Clear</description>
        </field>
        <field name="CH7PRIC" bitoffset="7" bitlength="1">
          <description>Channel 7 High Priority Clear</description>
        </field>
      </register>
      <register name="ERRORC" address="0x400c204c" access="RW" resetvalue="0x00000000">
        <description>Bus Error Clear Register</description>
        <field name="ERRORC" bitoffset="0" bitlength="1">
          <description>Bus Error Clear</description>
        </field>
      </register>
      <register name="CHREQSTATUS" address="0x400c2e10" access="RO" resetvalue="0x00000000">
        <description>Channel Request Status</description>
        <field name="CH0REQSTATUS" bitoffset="0" bitlength="1">
          <description>Channel 0 Request Status</description>
        </field>
        <field name="CH1REQSTATUS" bitoffset="1" bitlength="1">
          <description>Channel 1 Request Status</description>
        </field>
        <field name="CH2REQSTATUS" bitoffset="2" bitlength="1">
          <description>Channel 2 Request Status</description>
        </field>
        <field name="CH3REQSTATUS" bitoffset="3" bitlength="1">
          <description>Channel 3 Request Status</description>
        </field>
        <field name="CH4REQSTATUS" bitoffset="4" bitlength="1">
          <description>Channel 4 Request Status</description>
        </field>
        <field name="CH5REQSTATUS" bitoffset="5" bitlength="1">
          <description>Channel 5 Request Status</description>
        </field>
        <field name="CH6REQSTATUS" bitoffset="6" bitlength="1">
          <description>Channel 6 Request Status</description>
        </field>
        <field name="CH7REQSTATUS" bitoffset="7" bitlength="1">
          <description>Channel 7 Request Status</description>
        </field>
      </register>
      <register name="CHSREQSTATUS" address="0x400c2e18" access="RO" resetvalue="0x00000000">
        <description>Channel Single Request Status</description>
        <field name="CH0SREQSTATUS" bitoffset="0" bitlength="1">
          <description>Channel 0 Single Request Status</description>
        </field>
        <field name="CH1SREQSTATUS" bitoffset="1" bitlength="1">
          <description>Channel 1 Single Request Status</description>
        </field>
        <field name="CH2SREQSTATUS" bitoffset="2" bitlength="1">
          <description>Channel 2 Single Request Status</description>
        </field>
        <field name="CH3SREQSTATUS" bitoffset="3" bitlength="1">
          <description>Channel 3 Single Request Status</description>
        </field>
        <field name="CH4SREQSTATUS" bitoffset="4" bitlength="1">
          <description>Channel 4 Single Request Status</description>
        </field>
        <field name="CH5SREQSTATUS" bitoffset="5" bitlength="1">
          <description>Channel 5 Single Request Status</description>
        </field>
        <field name="CH6SREQSTATUS" bitoffset="6" bitlength="1">
          <description>Channel 6 Single Request Status</description>
        </field>
        <field name="CH7SREQSTATUS" bitoffset="7" bitlength="1">
          <description>Channel 7 Single Request Status</description>
        </field>
      </register>
      <register name="IF" address="0x400c3000" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="CH0DONE" bitoffset="0" bitlength="1">
          <description>DMA Channel 0 Complete Interrupt Flag</description>
        </field>
        <field name="CH1DONE" bitoffset="1" bitlength="1">
          <description>DMA Channel 1 Complete Interrupt Flag</description>
        </field>
        <field name="CH2DONE" bitoffset="2" bitlength="1">
          <description>DMA Channel 2 Complete Interrupt Flag</description>
        </field>
        <field name="CH3DONE" bitoffset="3" bitlength="1">
          <description>DMA Channel 3 Complete Interrupt Flag</description>
        </field>
        <field name="CH4DONE" bitoffset="4" bitlength="1">
          <description>DMA Channel 4 Complete Interrupt Flag</description>
        </field>
        <field name="CH5DONE" bitoffset="5" bitlength="1">
          <description>DMA Channel 5 Complete Interrupt Flag</description>
        </field>
        <field name="CH6DONE" bitoffset="6" bitlength="1">
          <description>DMA Channel 6 Complete Interrupt Flag</description>
        </field>
        <field name="CH7DONE" bitoffset="7" bitlength="1">
          <description>DMA Channel 7 Complete Interrupt Flag</description>
        </field>
        <field name="ERR" bitoffset="31" bitlength="1">
          <description>DMA Error Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x400c3004" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="CH0DONE" bitoffset="0" bitlength="1">
          <description>DMA Channel 0 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH1DONE" bitoffset="1" bitlength="1">
          <description>DMA Channel 1 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH2DONE" bitoffset="2" bitlength="1">
          <description>DMA Channel 2 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH3DONE" bitoffset="3" bitlength="1">
          <description>DMA Channel 3 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH4DONE" bitoffset="4" bitlength="1">
          <description>DMA Channel 4 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH5DONE" bitoffset="5" bitlength="1">
          <description>DMA Channel 5 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH6DONE" bitoffset="6" bitlength="1">
          <description>DMA Channel 6 Complete Interrupt Flag Set</description>
        </field>
        <field name="CH7DONE" bitoffset="7" bitlength="1">
          <description>DMA Channel 7 Complete Interrupt Flag Set</description>
        </field>
        <field name="ERR" bitoffset="31" bitlength="1">
          <description>DMA Error Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x400c3008" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="CH0DONE" bitoffset="0" bitlength="1">
          <description>DMA Channel 0 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH1DONE" bitoffset="1" bitlength="1">
          <description>DMA Channel 1 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH2DONE" bitoffset="2" bitlength="1">
          <description>DMA Channel 2 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH3DONE" bitoffset="3" bitlength="1">
          <description>DMA Channel 3 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH4DONE" bitoffset="4" bitlength="1">
          <description>DMA Channel 4 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH5DONE" bitoffset="5" bitlength="1">
          <description>DMA Channel 5 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH6DONE" bitoffset="6" bitlength="1">
          <description>DMA Channel 6 Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH7DONE" bitoffset="7" bitlength="1">
          <description>DMA Channel 7 Complete Interrupt Flag Clear</description>
        </field>
        <field name="ERR" bitoffset="31" bitlength="1">
          <description>DMA Error Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x400c300c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable register</description>
        <field name="CH0DONE" bitoffset="0" bitlength="1">
          <description>DMA Channel 0 Complete Interrupt Enable</description>
        </field>
        <field name="CH1DONE" bitoffset="1" bitlength="1">
          <description>DMA Channel 1 Complete Interrupt Enable</description>
        </field>
        <field name="CH2DONE" bitoffset="2" bitlength="1">
          <description>DMA Channel 2 Complete Interrupt Enable</description>
        </field>
        <field name="CH3DONE" bitoffset="3" bitlength="1">
          <description>DMA Channel 3 Complete Interrupt Enable</description>
        </field>
        <field name="CH4DONE" bitoffset="4" bitlength="1">
          <description>DMA Channel 4 Complete Interrupt Enable</description>
        </field>
        <field name="CH5DONE" bitoffset="5" bitlength="1">
          <description>DMA Channel 5 Complete Interrupt Enable</description>
        </field>
        <field name="CH6DONE" bitoffset="6" bitlength="1">
          <description>DMA Channel 6 Complete Interrupt Enable</description>
        </field>
        <field name="CH7DONE" bitoffset="7" bitlength="1">
          <description>DMA Channel 7 Complete Interrupt Enable</description>
        </field>
        <field name="ERR" bitoffset="31" bitlength="1">
          <description>DMA Error Interrupt Flag Enable</description>
        </field>
      </register>
      <register name="CH0_CTRL" address="0x400c3100" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH1_CTRL" address="0x400c3104" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH2_CTRL" address="0x400c3108" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH3_CTRL" address="0x400c310c" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH4_CTRL" address="0x400c3110" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH5_CTRL" address="0x400c3114" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH6_CTRL" address="0x400c3118" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
      <register name="CH7_CTRL" address="0x400c311c" access="RW" resetvalue="0x00000000">
        <description>Channel Control Register</description>
        <field name="SIGSEL" bitoffset="0" bitlength="4">
          <description>
        Signal Select
        -
        Value, Description
        0x00, ADC0SINGLE - Analog to Digital Converter 0
        0x00, DAC0CH0 - Digital to Analog Converter 0
        0x00, USART0RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x00, USART1RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x00, USART2RXDATAV - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x00, LEUART0RXDATAV - Low Energy UART 0
        0x00, LEUART1RXDATAV - Low Energy UART 1
        0x00, I2C0RXDATAV - I2C 0
        0x00, TIMER0UFOF - Timer 0
        0x00, TIMER1UFOF - Timer 1
        0x00, TIMER2UFOF - Timer 2
        0x00, MSCWDATA -
        0x00, AESDATAWR - Advanced Encryption Standard Accelerator
        0x01, ADC0SCAN - Analog to Digital Converter 0
        0x01, DAC0CH1 - Digital to Analog Converter 0
        0x01, USART0TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x01, USART1TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x01, USART2TXBL - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x01, LEUART0TXBL - Low Energy UART 0
        0x01, LEUART1TXBL - Low Energy UART 1
        0x01, I2C0TXBL - I2C 0
        0x01, TIMER0CC0 - Timer 0
        0x01, TIMER1CC0 - Timer 1
        0x01, TIMER2CC0 - Timer 2
        0x01, AESXORDATAWR - Advanced Encryption Standard Accelerator
        0x02, USART0TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x02, USART1TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x02, USART2TXEMPTY - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x02, LEUART0TXEMPTY - Low Energy UART 0
        0x02, LEUART1TXEMPTY - Low Energy UART 1
        0x02, TIMER0CC1 - Timer 0
        0x02, TIMER1CC1 - Timer 1
        0x02, TIMER2CC1 - Timer 2
        0x02, AESDATARD - Advanced Encryption Standard Accelerator
        0x03, TIMER0CC2 - Timer 0
        0x03, TIMER1CC2 - Timer 1
        0x03, TIMER2CC2 - Timer 2
        0x03, AESKEYWR - Advanced Encryption Standard Accelerator
          </description>
        </field>
        <field name="SOURCESEL" bitoffset="16" bitlength="6">
          <description>
        Source Select
        -
        Value, Description
        0x00, NONE - No source selected
        0x08, ADC0 - Analog to Digital Converter 0
        0x0A, DAC0 - Digital to Analog Converter 0
        0x0C, USART0 - Universal Synchronous/Asynchronous Receiver/Transmitter 0
        0x0D, USART1 - Universal Synchronous/Asynchronous Receiver/Transmitter 1
        0x0E, USART2 - Universal Synchronous/Asynchronous Receiver/Transmitter 2
        0x010, LEUART0 - Low Energy UART 0
        0x011, LEUART1 - Low Energy UART 1
        0x014, I2C0 - I2C 0
        0x018, TIMER0 - Timer 0
        0x019, TIMER1 - Timer 1
        0x01A, TIMER2 - Timer 2
        0x030, MSC -
        0x031, AES - Advanced Encryption Standard Accelerator
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="TIMER" description="">
    <registergroup name="TIMER0" description="">
      <register name="CTRL" address="0x40010000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Timer Mode
        -
        Value, Description
        0x00, UP - Up-count mode
        0x01, DOWN - Down-count mode
        0x02, UPDOWN - Up/down-count mode
        0x03, QDEC - Quadrature decoder mode
          </description>
        </field>
        <field name="SYNC" bitoffset="3" bitlength="1">
          <description>Timer Start/Stop/Reload Synchronization</description>
        </field>
        <field name="OSMEN" bitoffset="4" bitlength="1">
          <description>One-shot Mode Enable</description>
        </field>
        <field name="QDM" bitoffset="5" bitlength="1">
          <description>Quadrature Decoder Mode Selection</description>
        </field>
        <field name="DEBUGRUN" bitoffset="6" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
        <field name="DMACLRACT" bitoffset="7" bitlength="1">
          <description>DMA Request Clear on Active</description>
        </field>
        <field name="RISEA" bitoffset="8" bitlength="2">
          <description>
        Timer Rising Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="FALLA" bitoffset="10" bitlength="2">
          <description>
        Timer Falling Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="CLKSEL" bitoffset="16" bitlength="2">
          <description>
        Clock Source Select
        -
        Value, Description
        0x00, PRESCHFPERCLK - Prescaled HFPERCLK
        0x01, CC1 - Compare/Capture Channel 1 Input
        0x02, TIMEROUF - Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer
          </description>
        </field>
        <field name="PRESC" bitoffset="24" bitlength="4">
          <description>
        Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40010004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Start Timer</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Stop Timer</description>
        </field>
      </register>
      <register name="STATUS" address="0x40010008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="RUNNING" bitoffset="0" bitlength="1">
          <description>Running</description>
        </field>
        <field name="DIR" bitoffset="1" bitlength="1">
          <description>Direction</description>
        </field>
        <field name="TOPBV" bitoffset="2" bitlength="1">
          <description>TOPB Valid</description>
        </field>
        <field name="CCVBV0" bitoffset="8" bitlength="1">
          <description>CC0 CCVB Valid</description>
        </field>
        <field name="CCVBV1" bitoffset="9" bitlength="1">
          <description>CC1 CCVB Valid</description>
        </field>
        <field name="CCVBV2" bitoffset="10" bitlength="1">
          <description>CC2 CCVB Valid</description>
        </field>
        <field name="ICV0" bitoffset="16" bitlength="1">
          <description>CC0 Input Capture Valid</description>
        </field>
        <field name="ICV1" bitoffset="17" bitlength="1">
          <description>CC1 Input Capture Valid</description>
        </field>
        <field name="ICV2" bitoffset="18" bitlength="1">
          <description>CC2 Input Capture Valid</description>
        </field>
        <field name="CCPOL0" bitoffset="24" bitlength="1">
          <description>CC0 Polarity</description>
        </field>
        <field name="CCPOL1" bitoffset="25" bitlength="1">
          <description>CC1 Polarity</description>
        </field>
        <field name="CCPOL2" bitoffset="26" bitlength="1">
          <description>CC2 Polarity</description>
        </field>
      </register>
      <register name="IEN" address="0x4001000c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Enable</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Enable</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Enable</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40010010" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40010014" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Set</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Set</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Set</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Set</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Set</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40010018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Clear</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Clear</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Clear</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Clear</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="TOP" address="0x4001001c" access="RW" resetvalue="0x0000FFFF">
        <description>Counter Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40010020" access="RW" resetvalue="0x00000000">
        <description>Counter Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value Buffer
          </description>
        </field>
      </register>
      <register name="CNT" address="0x40010024" access="RW" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="16">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="ROUTE" address="0x40010028" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="CC0PEN" bitoffset="0" bitlength="1">
          <description>CC Channel 0 Pin Enable</description>
        </field>
        <field name="CC1PEN" bitoffset="1" bitlength="1">
          <description>CC Channel 1 Pin Enable</description>
        </field>
        <field name="CC2PEN" bitoffset="2" bitlength="1">
          <description>CC Channel 2 Pin Enable</description>
        </field>
        <field name="CDTI0PEN" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI1PEN" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI2PEN" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="16" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
      <register name="CC0_CTRL" address="0x40010030" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC0_CCV" address="0x40010034" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC0_CCVP" address="0x40010038" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC0_CCVB" address="0x4001003c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC1_CTRL" address="0x40010040" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC1_CCV" address="0x40010044" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC1_CCVP" address="0x40010048" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC1_CCVB" address="0x4001004c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC2_CTRL" address="0x40010050" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC2_CCV" address="0x40010054" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC2_CCVP" address="0x40010058" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC2_CCVB" address="0x4001005c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="DTCTRL" address="0x40010070" access="RW" resetvalue="0x00000000">
        <description>DTI Control Register</description>
        <field name="DTEN" bitoffset="0" bitlength="1">
          <description>DTI Enable</description>
        </field>
        <field name="DTDAS" bitoffset="1" bitlength="1">
          <description>DTI Automatic Start-up Functionality</description>
        </field>
        <field name="DTIPOL" bitoffset="2" bitlength="1">
          <description>DTI Inactive Polarity</description>
        </field>
        <field name="DTCINV" bitoffset="3" bitlength="1">
          <description>DTI Complementary Output Invert.</description>
        </field>
        <field name="DTPRSSEL" bitoffset="4" bitlength="3">
          <description>
        DTI PRS Source Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="DTPRSEN" bitoffset="24" bitlength="1">
          <description>DTI PRS Source Enable</description>
        </field>
      </register>
      <register name="DTTIME" address="0x40010074" access="RW" resetvalue="0x00000000">
        <description>DTI Time Control Register</description>
        <field name="DTPRESC" bitoffset="0" bitlength="4">
          <description>
        DTI Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
        <field name="DTRISET" bitoffset="8" bitlength="6">
          <description>
        DTI Rise-time
          </description>
        </field>
        <field name="DTFALLT" bitoffset="16" bitlength="6">
          <description>
        DTI Fall-time
          </description>
        </field>
      </register>
      <register name="DTFC" address="0x40010078" access="RW" resetvalue="0x00000000">
        <description>DTI Fault Configuration Register</description>
        <field name="DTPRS0FSEL" bitoffset="0" bitlength="3">
          <description>
        DTI PRS Fault Source 0 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 0
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 0
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 0
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 0
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 0
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 0
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 0
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 0
          </description>
        </field>
        <field name="DTPRS1FSEL" bitoffset="8" bitlength="3">
          <description>
        DTI PRS Fault Source 1 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 1
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 1
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 1
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 1
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 1
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 1
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 1
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 1
          </description>
        </field>
        <field name="DTFA" bitoffset="16" bitlength="2">
          <description>
        DTI Fault Action
        -
        Value, Description
        0x00, NONE - No action on fault
        0x01, INACTIVE - Set outputs inactive
        0x02, CLEAR - Clear outputs
        0x03, TRISTATE - Tristate outputs
          </description>
        </field>
        <field name="DTPRS0FEN" bitoffset="24" bitlength="1">
          <description>DTI PRS 0 Fault Enable</description>
        </field>
        <field name="DTPRS1FEN" bitoffset="25" bitlength="1">
          <description>DTI PRS 1 Fault Enable</description>
        </field>
        <field name="DTDBGFEN" bitoffset="26" bitlength="1">
          <description>DTI Debugger Fault Enable</description>
        </field>
        <field name="DTLOCKUPFEN" bitoffset="27" bitlength="1">
          <description>DTI Lockup Fault Enable</description>
        </field>
      </register>
      <register name="DTOGEN" address="0x4001007c" access="RW" resetvalue="0x00000000">
        <description>DTI Output Generation Enable Register</description>
        <field name="DTOGCC0EN" bitoffset="0" bitlength="1">
          <description>DTI CC0 Output Generation Enable</description>
        </field>
        <field name="DTOGCC1EN" bitoffset="1" bitlength="1">
          <description>DTI CC1 Output Generation Enable</description>
        </field>
        <field name="DTOGCC2EN" bitoffset="2" bitlength="1">
          <description>DTI CC2 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI0EN" bitoffset="3" bitlength="1">
          <description>DTI CDTI0 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI1EN" bitoffset="4" bitlength="1">
          <description>DTI CDTI1 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI2EN" bitoffset="5" bitlength="1">
          <description>DTI CDTI2 Output Generation Enable</description>
        </field>
      </register>
      <register name="DTFAULT" address="0x40010080" access="RO" resetvalue="0x00000000">
        <description>DTI Fault Register</description>
        <field name="DTPRS0F" bitoffset="0" bitlength="1">
          <description>DTI PRS 0 Fault</description>
        </field>
        <field name="DTPRS1F" bitoffset="1" bitlength="1">
          <description>DTI PRS 1 Fault</description>
        </field>
        <field name="DTDBGF" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault</description>
        </field>
        <field name="DTLOCKUPF" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault</description>
        </field>
      </register>
      <register name="DTFAULTC" address="0x40010084" access="WO" resetvalue="0x00000000">
        <description>DTI Fault Clear Register</description>
        <field name="DTPRS0FC" bitoffset="0" bitlength="1">
          <description>DTI PRS0 Fault Clear</description>
        </field>
        <field name="DTPRS1FC" bitoffset="1" bitlength="1">
          <description>DTI PRS1 Fault Clear</description>
        </field>
        <field name="DTDBGFC" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault Clear</description>
        </field>
        <field name="TLOCKUPFC" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault Clear</description>
        </field>
      </register>
      <register name="DTLOCK" address="0x40010088" access="RW" resetvalue="0x00000000">
        <description>DTI Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        DTI Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0CE80, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="TIMER1" description="">
      <register name="CTRL" address="0x40010400" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Timer Mode
        -
        Value, Description
        0x00, UP - Up-count mode
        0x01, DOWN - Down-count mode
        0x02, UPDOWN - Up/down-count mode
        0x03, QDEC - Quadrature decoder mode
          </description>
        </field>
        <field name="SYNC" bitoffset="3" bitlength="1">
          <description>Timer Start/Stop/Reload Synchronization</description>
        </field>
        <field name="OSMEN" bitoffset="4" bitlength="1">
          <description>One-shot Mode Enable</description>
        </field>
        <field name="QDM" bitoffset="5" bitlength="1">
          <description>Quadrature Decoder Mode Selection</description>
        </field>
        <field name="DEBUGRUN" bitoffset="6" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
        <field name="DMACLRACT" bitoffset="7" bitlength="1">
          <description>DMA Request Clear on Active</description>
        </field>
        <field name="RISEA" bitoffset="8" bitlength="2">
          <description>
        Timer Rising Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="FALLA" bitoffset="10" bitlength="2">
          <description>
        Timer Falling Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="CLKSEL" bitoffset="16" bitlength="2">
          <description>
        Clock Source Select
        -
        Value, Description
        0x00, PRESCHFPERCLK - Prescaled HFPERCLK
        0x01, CC1 - Compare/Capture Channel 1 Input
        0x02, TIMEROUF - Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer
          </description>
        </field>
        <field name="PRESC" bitoffset="24" bitlength="4">
          <description>
        Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40010404" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Start Timer</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Stop Timer</description>
        </field>
      </register>
      <register name="STATUS" address="0x40010408" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="RUNNING" bitoffset="0" bitlength="1">
          <description>Running</description>
        </field>
        <field name="DIR" bitoffset="1" bitlength="1">
          <description>Direction</description>
        </field>
        <field name="TOPBV" bitoffset="2" bitlength="1">
          <description>TOPB Valid</description>
        </field>
        <field name="CCVBV0" bitoffset="8" bitlength="1">
          <description>CC0 CCVB Valid</description>
        </field>
        <field name="CCVBV1" bitoffset="9" bitlength="1">
          <description>CC1 CCVB Valid</description>
        </field>
        <field name="CCVBV2" bitoffset="10" bitlength="1">
          <description>CC2 CCVB Valid</description>
        </field>
        <field name="ICV0" bitoffset="16" bitlength="1">
          <description>CC0 Input Capture Valid</description>
        </field>
        <field name="ICV1" bitoffset="17" bitlength="1">
          <description>CC1 Input Capture Valid</description>
        </field>
        <field name="ICV2" bitoffset="18" bitlength="1">
          <description>CC2 Input Capture Valid</description>
        </field>
        <field name="CCPOL0" bitoffset="24" bitlength="1">
          <description>CC0 Polarity</description>
        </field>
        <field name="CCPOL1" bitoffset="25" bitlength="1">
          <description>CC1 Polarity</description>
        </field>
        <field name="CCPOL2" bitoffset="26" bitlength="1">
          <description>CC2 Polarity</description>
        </field>
      </register>
      <register name="IEN" address="0x4001040c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Enable</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Enable</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Enable</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40010410" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40010414" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Set</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Set</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Set</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Set</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Set</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40010418" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Clear</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Clear</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Clear</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Clear</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="TOP" address="0x4001041c" access="RW" resetvalue="0x0000FFFF">
        <description>Counter Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40010420" access="RW" resetvalue="0x00000000">
        <description>Counter Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value Buffer
          </description>
        </field>
      </register>
      <register name="CNT" address="0x40010424" access="RW" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="16">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="ROUTE" address="0x40010428" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="CC0PEN" bitoffset="0" bitlength="1">
          <description>CC Channel 0 Pin Enable</description>
        </field>
        <field name="CC1PEN" bitoffset="1" bitlength="1">
          <description>CC Channel 1 Pin Enable</description>
        </field>
        <field name="CC2PEN" bitoffset="2" bitlength="1">
          <description>CC Channel 2 Pin Enable</description>
        </field>
        <field name="CDTI0PEN" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI1PEN" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI2PEN" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="16" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
      <register name="CC0_CTRL" address="0x40010430" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC0_CCV" address="0x40010434" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC0_CCVP" address="0x40010438" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC0_CCVB" address="0x4001043c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC1_CTRL" address="0x40010440" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC1_CCV" address="0x40010444" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC1_CCVP" address="0x40010448" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC1_CCVB" address="0x4001044c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC2_CTRL" address="0x40010450" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC2_CCV" address="0x40010454" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC2_CCVP" address="0x40010458" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC2_CCVB" address="0x4001045c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="DTCTRL" address="0x40010470" access="RW" resetvalue="0x00000000">
        <description>DTI Control Register</description>
        <field name="DTEN" bitoffset="0" bitlength="1">
          <description>DTI Enable</description>
        </field>
        <field name="DTDAS" bitoffset="1" bitlength="1">
          <description>DTI Automatic Start-up Functionality</description>
        </field>
        <field name="DTIPOL" bitoffset="2" bitlength="1">
          <description>DTI Inactive Polarity</description>
        </field>
        <field name="DTCINV" bitoffset="3" bitlength="1">
          <description>DTI Complementary Output Invert.</description>
        </field>
        <field name="DTPRSSEL" bitoffset="4" bitlength="3">
          <description>
        DTI PRS Source Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="DTPRSEN" bitoffset="24" bitlength="1">
          <description>DTI PRS Source Enable</description>
        </field>
      </register>
      <register name="DTTIME" address="0x40010474" access="RW" resetvalue="0x00000000">
        <description>DTI Time Control Register</description>
        <field name="DTPRESC" bitoffset="0" bitlength="4">
          <description>
        DTI Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
        <field name="DTRISET" bitoffset="8" bitlength="6">
          <description>
        DTI Rise-time
          </description>
        </field>
        <field name="DTFALLT" bitoffset="16" bitlength="6">
          <description>
        DTI Fall-time
          </description>
        </field>
      </register>
      <register name="DTFC" address="0x40010478" access="RW" resetvalue="0x00000000">
        <description>DTI Fault Configuration Register</description>
        <field name="DTPRS0FSEL" bitoffset="0" bitlength="3">
          <description>
        DTI PRS Fault Source 0 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 0
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 0
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 0
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 0
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 0
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 0
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 0
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 0
          </description>
        </field>
        <field name="DTPRS1FSEL" bitoffset="8" bitlength="3">
          <description>
        DTI PRS Fault Source 1 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 1
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 1
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 1
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 1
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 1
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 1
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 1
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 1
          </description>
        </field>
        <field name="DTFA" bitoffset="16" bitlength="2">
          <description>
        DTI Fault Action
        -
        Value, Description
        0x00, NONE - No action on fault
        0x01, INACTIVE - Set outputs inactive
        0x02, CLEAR - Clear outputs
        0x03, TRISTATE - Tristate outputs
          </description>
        </field>
        <field name="DTPRS0FEN" bitoffset="24" bitlength="1">
          <description>DTI PRS 0 Fault Enable</description>
        </field>
        <field name="DTPRS1FEN" bitoffset="25" bitlength="1">
          <description>DTI PRS 1 Fault Enable</description>
        </field>
        <field name="DTDBGFEN" bitoffset="26" bitlength="1">
          <description>DTI Debugger Fault Enable</description>
        </field>
        <field name="DTLOCKUPFEN" bitoffset="27" bitlength="1">
          <description>DTI Lockup Fault Enable</description>
        </field>
      </register>
      <register name="DTOGEN" address="0x4001047c" access="RW" resetvalue="0x00000000">
        <description>DTI Output Generation Enable Register</description>
        <field name="DTOGCC0EN" bitoffset="0" bitlength="1">
          <description>DTI CC0 Output Generation Enable</description>
        </field>
        <field name="DTOGCC1EN" bitoffset="1" bitlength="1">
          <description>DTI CC1 Output Generation Enable</description>
        </field>
        <field name="DTOGCC2EN" bitoffset="2" bitlength="1">
          <description>DTI CC2 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI0EN" bitoffset="3" bitlength="1">
          <description>DTI CDTI0 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI1EN" bitoffset="4" bitlength="1">
          <description>DTI CDTI1 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI2EN" bitoffset="5" bitlength="1">
          <description>DTI CDTI2 Output Generation Enable</description>
        </field>
      </register>
      <register name="DTFAULT" address="0x40010480" access="RO" resetvalue="0x00000000">
        <description>DTI Fault Register</description>
        <field name="DTPRS0F" bitoffset="0" bitlength="1">
          <description>DTI PRS 0 Fault</description>
        </field>
        <field name="DTPRS1F" bitoffset="1" bitlength="1">
          <description>DTI PRS 1 Fault</description>
        </field>
        <field name="DTDBGF" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault</description>
        </field>
        <field name="DTLOCKUPF" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault</description>
        </field>
      </register>
      <register name="DTFAULTC" address="0x40010484" access="WO" resetvalue="0x00000000">
        <description>DTI Fault Clear Register</description>
        <field name="DTPRS0FC" bitoffset="0" bitlength="1">
          <description>DTI PRS0 Fault Clear</description>
        </field>
        <field name="DTPRS1FC" bitoffset="1" bitlength="1">
          <description>DTI PRS1 Fault Clear</description>
        </field>
        <field name="DTDBGFC" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault Clear</description>
        </field>
        <field name="TLOCKUPFC" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault Clear</description>
        </field>
      </register>
      <register name="DTLOCK" address="0x40010488" access="RW" resetvalue="0x00000000">
        <description>DTI Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        DTI Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0CE80, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="TIMER2" description="">
      <register name="CTRL" address="0x40010800" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Timer Mode
        -
        Value, Description
        0x00, UP - Up-count mode
        0x01, DOWN - Down-count mode
        0x02, UPDOWN - Up/down-count mode
        0x03, QDEC - Quadrature decoder mode
          </description>
        </field>
        <field name="SYNC" bitoffset="3" bitlength="1">
          <description>Timer Start/Stop/Reload Synchronization</description>
        </field>
        <field name="OSMEN" bitoffset="4" bitlength="1">
          <description>One-shot Mode Enable</description>
        </field>
        <field name="QDM" bitoffset="5" bitlength="1">
          <description>Quadrature Decoder Mode Selection</description>
        </field>
        <field name="DEBUGRUN" bitoffset="6" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
        <field name="DMACLRACT" bitoffset="7" bitlength="1">
          <description>DMA Request Clear on Active</description>
        </field>
        <field name="RISEA" bitoffset="8" bitlength="2">
          <description>
        Timer Rising Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="FALLA" bitoffset="10" bitlength="2">
          <description>
        Timer Falling Input Edge Action
        -
        Value, Description
        0x00, NONE - No action
        0x01, START - Start counter without reload
        0x02, STOP - Stop counter without reload
        0x03, RELOADSTART - Reload and start counter
          </description>
        </field>
        <field name="CLKSEL" bitoffset="16" bitlength="2">
          <description>
        Clock Source Select
        -
        Value, Description
        0x00, PRESCHFPERCLK - Prescaled HFPERCLK
        0x01, CC1 - Compare/Capture Channel 1 Input
        0x02, TIMEROUF - Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer
          </description>
        </field>
        <field name="PRESC" bitoffset="24" bitlength="4">
          <description>
        Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40010804" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Start Timer</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Stop Timer</description>
        </field>
      </register>
      <register name="STATUS" address="0x40010808" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="RUNNING" bitoffset="0" bitlength="1">
          <description>Running</description>
        </field>
        <field name="DIR" bitoffset="1" bitlength="1">
          <description>Direction</description>
        </field>
        <field name="TOPBV" bitoffset="2" bitlength="1">
          <description>TOPB Valid</description>
        </field>
        <field name="CCVBV0" bitoffset="8" bitlength="1">
          <description>CC0 CCVB Valid</description>
        </field>
        <field name="CCVBV1" bitoffset="9" bitlength="1">
          <description>CC1 CCVB Valid</description>
        </field>
        <field name="CCVBV2" bitoffset="10" bitlength="1">
          <description>CC2 CCVB Valid</description>
        </field>
        <field name="ICV0" bitoffset="16" bitlength="1">
          <description>CC0 Input Capture Valid</description>
        </field>
        <field name="ICV1" bitoffset="17" bitlength="1">
          <description>CC1 Input Capture Valid</description>
        </field>
        <field name="ICV2" bitoffset="18" bitlength="1">
          <description>CC2 Input Capture Valid</description>
        </field>
        <field name="CCPOL0" bitoffset="24" bitlength="1">
          <description>CC0 Polarity</description>
        </field>
        <field name="CCPOL1" bitoffset="25" bitlength="1">
          <description>CC1 Polarity</description>
        </field>
        <field name="CCPOL2" bitoffset="26" bitlength="1">
          <description>CC2 Polarity</description>
        </field>
      </register>
      <register name="IEN" address="0x4001080c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Enable</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Enable</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Enable</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40010810" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40010814" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Set</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Set</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Set</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Set</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Set</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40010818" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag Clear</description>
        </field>
        <field name="UF" bitoffset="1" bitlength="1">
          <description>Underflow Interrupt Flag Clear</description>
        </field>
        <field name="CC0" bitoffset="4" bitlength="1">
          <description>CC Channel 0 Interrupt Flag Clear</description>
        </field>
        <field name="CC1" bitoffset="5" bitlength="1">
          <description>CC Channel 1 Interrupt Flag Clear</description>
        </field>
        <field name="CC2" bitoffset="6" bitlength="1">
          <description>CC Channel 2 Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF0" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF1" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
        <field name="ICBOF2" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="TOP" address="0x4001081c" access="RW" resetvalue="0x0000FFFF">
        <description>Counter Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40010820" access="RW" resetvalue="0x00000000">
        <description>Counter Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="16">
          <description>
        Counter Top Value Buffer
          </description>
        </field>
      </register>
      <register name="CNT" address="0x40010824" access="RW" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="16">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="ROUTE" address="0x40010828" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="CC0PEN" bitoffset="0" bitlength="1">
          <description>CC Channel 0 Pin Enable</description>
        </field>
        <field name="CC1PEN" bitoffset="1" bitlength="1">
          <description>CC Channel 1 Pin Enable</description>
        </field>
        <field name="CC2PEN" bitoffset="2" bitlength="1">
          <description>CC Channel 2 Pin Enable</description>
        </field>
        <field name="CDTI0PEN" bitoffset="8" bitlength="1">
          <description>CC Channel 0 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI1PEN" bitoffset="9" bitlength="1">
          <description>CC Channel 1 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="CDTI2PEN" bitoffset="10" bitlength="1">
          <description>CC Channel 2 Complementary Dead-Time Insertion Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="16" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
      <register name="CC0_CTRL" address="0x40010830" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC0_CCV" address="0x40010834" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC0_CCVP" address="0x40010838" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC0_CCVB" address="0x4001083c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC1_CTRL" address="0x40010840" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC1_CCV" address="0x40010844" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC1_CCVP" address="0x40010848" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC1_CCVB" address="0x4001084c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="CC2_CTRL" address="0x40010850" access="RW" resetvalue="0x00000000">
        <description>CC Channel Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        CC Channel Mode
        -
        Value, Description
        0x00, OFF - Compare/Capture channel turned off
        0x01, INPUTCAPTURE - Input capture
        0x02, OUTPUTCOMPARE - Output compare
        0x03, PWM - Pulse-Width Modulation
          </description>
        </field>
        <field name="OUTINV" bitoffset="2" bitlength="1">
          <description>Output Invert</description>
        </field>
        <field name="COIST" bitoffset="4" bitlength="1">
          <description>Compare Output Initial State</description>
        </field>
        <field name="CMOA" bitoffset="8" bitlength="2">
          <description>
        Compare Match Output Action
        -
        Value, Description
        0x00, NONE - No action on compare match
        0x01, TOGGLE - Toggle output on compare match
        0x02, CLEAR - Clear output on compare match
        0x03, SET - Set output on compare match
          </description>
        </field>
        <field name="COFOA" bitoffset="10" bitlength="2">
          <description>
        Counter Overflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter overflow
        0x01, TOGGLE - Toggle output on counter overflow
        0x02, CLEAR - Clear output on counter overflow
        0x03, SET - Set output on counter overflow
          </description>
        </field>
        <field name="CUFOA" bitoffset="12" bitlength="2">
          <description>
        Counter Underflow Output Action
        -
        Value, Description
        0x00, NONE - No action on counter underflow
        0x01, TOGGLE - Toggle output on counter underflow
        0x02, CLEAR - Clear output on counter underflow
        0x03, SET - Set output on counter underflow
          </description>
        </field>
        <field name="PRSSEL" bitoffset="16" bitlength="3">
          <description>
        Compare/Capture Channel PRS Input Channel Selection
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="INSEL" bitoffset="20" bitlength="1">
          <description>Input Selection</description>
        </field>
        <field name="FILT" bitoffset="21" bitlength="1">
          <description>Digital Filter</description>
        </field>
        <field name="ICEDGE" bitoffset="24" bitlength="2">
          <description>
        Input Capture Edge Select
        -
        Value, Description
        0x00, RISING - Rising edges detected
        0x01, FALLING - Falling edges detected
        0x02, BOTH - Both edges detected
        0x03, NONE - No edge detection, signal is left as it is
          </description>
        </field>
        <field name="ICEVCTRL" bitoffset="26" bitlength="2">
          <description>
        Input Capture Event Control
        -
        Value, Description
        0x00, EVERYEDGE - PRS output pulse, interrupt flag and DMA request set on every capture
        0x01, EVERYSECONDEDGE - PRS output pulse, interrupt flag and DMA request set on every second capture
        0x02, RISING - PRS output pulse, interrupt flag and DMA request set on rising edge only (if ICEDGE = BOTH)
        0x03, FALLING - PRS output pulse, interrupt flag and DMA request set on falling edge only (if ICEDGE = BOTH)
          </description>
        </field>
      </register>
      <register name="CC2_CCV" address="0x40010854" access="RW" resetvalue="0x00000000">
        <description>CC Channel Value Register</description>
        <field name="CCV" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value
          </description>
        </field>
      </register>
      <register name="CC2_CCVP" address="0x40010858" access="RO" resetvalue="0x00000000">
        <description>CC Channel Value Peek Register</description>
        <field name="CCVP" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Peek
          </description>
        </field>
      </register>
      <register name="CC2_CCVB" address="0x4001085c" access="RW" resetvalue="0x00000000">
        <description>CC Channel Buffer Register</description>
        <field name="CCVB" bitoffset="0" bitlength="16">
          <description>
        CC Channel Value Buffer
          </description>
        </field>
      </register>
      <register name="DTCTRL" address="0x40010870" access="RW" resetvalue="0x00000000">
        <description>DTI Control Register</description>
        <field name="DTEN" bitoffset="0" bitlength="1">
          <description>DTI Enable</description>
        </field>
        <field name="DTDAS" bitoffset="1" bitlength="1">
          <description>DTI Automatic Start-up Functionality</description>
        </field>
        <field name="DTIPOL" bitoffset="2" bitlength="1">
          <description>DTI Inactive Polarity</description>
        </field>
        <field name="DTCINV" bitoffset="3" bitlength="1">
          <description>DTI Complementary Output Invert.</description>
        </field>
        <field name="DTPRSSEL" bitoffset="4" bitlength="3">
          <description>
        DTI PRS Source Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as input
        0x01, PRSCH1 - PRS Channel 1 selected as input
        0x02, PRSCH2 - PRS Channel 2 selected as input
        0x03, PRSCH3 - PRS Channel 3 selected as input
        0x04, PRSCH4 - PRS Channel 4 selected as input
        0x05, PRSCH5 - PRS Channel 5 selected as input
        0x06, PRSCH6 - PRS Channel 6 selected as input
        0x07, PRSCH7 - PRS Channel 7 selected as input
          </description>
        </field>
        <field name="DTPRSEN" bitoffset="24" bitlength="1">
          <description>DTI PRS Source Enable</description>
        </field>
      </register>
      <register name="DTTIME" address="0x40010874" access="RW" resetvalue="0x00000000">
        <description>DTI Time Control Register</description>
        <field name="DTPRESC" bitoffset="0" bitlength="4">
          <description>
        DTI Prescaler Setting
        -
        Value, Description
        0x00, DIV1 - The HFPERCLK is undivided
        0x01, DIV2 - The HFPERCLK is divided by 2
        0x02, DIV4 - The HFPERCLK is divided by 4
        0x03, DIV8 - The HFPERCLK is divided by 8
        0x04, DIV16 - The HFPERCLK is divided by 16
        0x05, DIV32 - The HFPERCLK is divided by 32
        0x06, DIV64 - The HFPERCLK is divided by 64
        0x07, DIV128 - The HFPERCLK is divided by 128
        0x08, DIV256 - The HFPERCLK is divided by 256
        0x09, DIV512 - The HFPERCLK is divided by 512
        0x0A, DIV1024 - The HFPERCLK is divided by 1024
          </description>
        </field>
        <field name="DTRISET" bitoffset="8" bitlength="6">
          <description>
        DTI Rise-time
          </description>
        </field>
        <field name="DTFALLT" bitoffset="16" bitlength="6">
          <description>
        DTI Fall-time
          </description>
        </field>
      </register>
      <register name="DTFC" address="0x40010878" access="RW" resetvalue="0x00000000">
        <description>DTI Fault Configuration Register</description>
        <field name="DTPRS0FSEL" bitoffset="0" bitlength="3">
          <description>
        DTI PRS Fault Source 0 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 0
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 0
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 0
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 0
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 0
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 0
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 0
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 0
          </description>
        </field>
        <field name="DTPRS1FSEL" bitoffset="8" bitlength="3">
          <description>
        DTI PRS Fault Source 1 Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected as fault source 1
        0x01, PRSCH1 - PRS Channel 1 selected as fault source 1
        0x02, PRSCH2 - PRS Channel 2 selected as fault source 1
        0x03, PRSCH3 - PRS Channel 3 selected as fault source 1
        0x04, PRSCH4 - PRS Channel 4 selected as fault source 1
        0x05, PRSCH5 - PRS Channel 5 selected as fault source 1
        0x06, PRSCH6 - PRS Channel 6 selected as fault source 1
        0x07, PRSCH7 - PRS Channel 7 selected as fault source 1
          </description>
        </field>
        <field name="DTFA" bitoffset="16" bitlength="2">
          <description>
        DTI Fault Action
        -
        Value, Description
        0x00, NONE - No action on fault
        0x01, INACTIVE - Set outputs inactive
        0x02, CLEAR - Clear outputs
        0x03, TRISTATE - Tristate outputs
          </description>
        </field>
        <field name="DTPRS0FEN" bitoffset="24" bitlength="1">
          <description>DTI PRS 0 Fault Enable</description>
        </field>
        <field name="DTPRS1FEN" bitoffset="25" bitlength="1">
          <description>DTI PRS 1 Fault Enable</description>
        </field>
        <field name="DTDBGFEN" bitoffset="26" bitlength="1">
          <description>DTI Debugger Fault Enable</description>
        </field>
        <field name="DTLOCKUPFEN" bitoffset="27" bitlength="1">
          <description>DTI Lockup Fault Enable</description>
        </field>
      </register>
      <register name="DTOGEN" address="0x4001087c" access="RW" resetvalue="0x00000000">
        <description>DTI Output Generation Enable Register</description>
        <field name="DTOGCC0EN" bitoffset="0" bitlength="1">
          <description>DTI CC0 Output Generation Enable</description>
        </field>
        <field name="DTOGCC1EN" bitoffset="1" bitlength="1">
          <description>DTI CC1 Output Generation Enable</description>
        </field>
        <field name="DTOGCC2EN" bitoffset="2" bitlength="1">
          <description>DTI CC2 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI0EN" bitoffset="3" bitlength="1">
          <description>DTI CDTI0 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI1EN" bitoffset="4" bitlength="1">
          <description>DTI CDTI1 Output Generation Enable</description>
        </field>
        <field name="DTOGCDTI2EN" bitoffset="5" bitlength="1">
          <description>DTI CDTI2 Output Generation Enable</description>
        </field>
      </register>
      <register name="DTFAULT" address="0x40010880" access="RO" resetvalue="0x00000000">
        <description>DTI Fault Register</description>
        <field name="DTPRS0F" bitoffset="0" bitlength="1">
          <description>DTI PRS 0 Fault</description>
        </field>
        <field name="DTPRS1F" bitoffset="1" bitlength="1">
          <description>DTI PRS 1 Fault</description>
        </field>
        <field name="DTDBGF" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault</description>
        </field>
        <field name="DTLOCKUPF" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault</description>
        </field>
      </register>
      <register name="DTFAULTC" address="0x40010884" access="WO" resetvalue="0x00000000">
        <description>DTI Fault Clear Register</description>
        <field name="DTPRS0FC" bitoffset="0" bitlength="1">
          <description>DTI PRS0 Fault Clear</description>
        </field>
        <field name="DTPRS1FC" bitoffset="1" bitlength="1">
          <description>DTI PRS1 Fault Clear</description>
        </field>
        <field name="DTDBGFC" bitoffset="2" bitlength="1">
          <description>DTI Debugger Fault Clear</description>
        </field>
        <field name="TLOCKUPFC" bitoffset="3" bitlength="1">
          <description>DTI Lockup Fault Clear</description>
        </field>
      </register>
      <register name="DTLOCK" address="0x40010888" access="RW" resetvalue="0x00000000">
        <description>DTI Configuration Lock Register</description>
        <field name="LOCKKEY" bitoffset="0" bitlength="16">
          <description>
        DTI Lock Key
        -
        Value, Description
        0x00, LOCK -
        0x00, UNLOCKED -
        0x01, LOCKED -
        0x0CE80, UNLOCK -
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="USART" description="">
    <registergroup name="USART0" description="">
      <register name="CTRL" address="0x4000c000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="SYNC" bitoffset="0" bitlength="1">
          <description>USART Synchronous Mode</description>
        </field>
        <field name="LOOPBK" bitoffset="1" bitlength="1">
          <description>Loopback Enable</description>
        </field>
        <field name="CCEN" bitoffset="2" bitlength="1">
          <description>Collision Check Enable</description>
        </field>
        <field name="MPM" bitoffset="3" bitlength="1">
          <description>Multi-Processor Mode</description>
        </field>
        <field name="MPAB" bitoffset="4" bitlength="1">
          <description>Multi-Processor Address-Bit</description>
        </field>
        <field name="OVS" bitoffset="5" bitlength="2">
          <description>
        Oversampling
        -
        Value, Description
        0x00, X16 - Regular UART mode with 16X oversampling in asynchronous mode
        0x01, X8 - Double speed with 8X oversampling in asynchronous mode
        0x02, X6 - 6X oversampling in asynchronous mode
        0x03, X4 - Quadruple speed with 4X oversampling in asynchronous mode
          </description>
        </field>
        <field name="CLKPOL" bitoffset="8" bitlength="1">
          <description>Clock Polarity</description>
        </field>
        <field name="CLKPHA" bitoffset="9" bitlength="1">
          <description>Clock Edge For Setup/Sample</description>
        </field>
        <field name="MSBF" bitoffset="10" bitlength="1">
          <description>Most Significant Bit First</description>
        </field>
        <field name="CSMA" bitoffset="11" bitlength="1">
          <description>Action On Slave-Select In Master Mode</description>
        </field>
        <field name="TXBIL" bitoffset="12" bitlength="1">
          <description>TX Buffer Interrupt Level</description>
        </field>
        <field name="RXINV" bitoffset="13" bitlength="1">
          <description>Receiver Input Invert</description>
        </field>
        <field name="TXINV" bitoffset="14" bitlength="1">
          <description>Transmitter output Invert</description>
        </field>
        <field name="CSINV" bitoffset="15" bitlength="1">
          <description>Chip Select Invert</description>
        </field>
        <field name="AUTOCS" bitoffset="16" bitlength="1">
          <description>Automatic Chip Select</description>
        </field>
        <field name="AUTOTRI" bitoffset="17" bitlength="1">
          <description>Automatic TX Tristate</description>
        </field>
        <field name="SCMODE" bitoffset="18" bitlength="1">
          <description>SmartCard Mode</description>
        </field>
        <field name="SCRETRANS" bitoffset="19" bitlength="1">
          <description>SmartCard Retransmit</description>
        </field>
        <field name="SKIPPERRF" bitoffset="20" bitlength="1">
          <description>Skip Parity Error Frames</description>
        </field>
        <field name="BIT8DV" bitoffset="21" bitlength="1">
          <description>Bit 8 Default Value</description>
        </field>
        <field name="ERRSDMA" bitoffset="22" bitlength="1">
          <description>Halt DMA On Error</description>
        </field>
        <field name="ERRSRX" bitoffset="23" bitlength="1">
          <description>Disable RX On Error</description>
        </field>
        <field name="ERRSTX" bitoffset="24" bitlength="1">
          <description>Disable TX On Error</description>
        </field>
        <field name="TXDELAY" bitoffset="26" bitlength="2">
          <description>
        TX Delay Transmission
        -
        Value, Description
        0x00, NONE - Frames are transmitted immediately
        0x01, SINGLE - Transmission of new frames are delayed by a single baud period
        0x02, DOUBLE - Transmission of new frames are delayed by two baud periods
        0x03, TRIPLE - Transmission of new frames are delayed by three baud periods
          </description>
        </field>
        <field name="BYTESWAP" bitoffset="28" bitlength="1">
          <description>Byteswap In Double Accesses</description>
        </field>
      </register>
      <register name="FRAME" address="0x4000c004" access="RW" resetvalue="0x00001005">
        <description>USART Frame Format Register</description>
        <field name="DATABITS" bitoffset="0" bitlength="4">
          <description>
        Data-Bit Mode
        -
        Value, Description
        0x01, FOUR - Each frame contains 4 data bits
        0x02, FIVE - Each frame contains 5 data bits
        0x03, SIX - Each frame contains 6 data bits
        0x04, SEVEN - Each frame contains 7 data bits
        0x05, EIGHT - Each frame contains 8 data bits
        0x06, NINE - Each frame contains 9 data bits
        0x07, TEN - Each frame contains 10 data bits
        0x08, ELEVEN - Each frame contains 11 data bits
        0x09, TWELVE - Each frame contains 12 data bits
        0x0A, THIRTEEN - Each frame contains 13 data bits
        0x0B, FOURTEEN - Each frame contains 14 data bits
        0x0C, FIFTEEN - Each frame contains 15 data bits
        0x0D, SIXTEEN - Each frame contains 16 data bits
          </description>
        </field>
        <field name="PARITY" bitoffset="8" bitlength="2">
          <description>
        Parity-Bit Mode
        -
        Value, Description
        0x00, NONE - Parity bits are not used
        0x02, EVEN - Even parity are used. Parity bits are automatically generated and checked by hardware.
        0x03, ODD - Odd parity is used. Parity bits are automatically generated and checked by hardware.
          </description>
        </field>
        <field name="STOPBITS" bitoffset="12" bitlength="2">
          <description>
        Stop-Bit Mode
        -
        Value, Description
        0x00, HALF - The transmitter generates a half stop bit. Stop-bits are not verified by receiver
        0x01, ONE - One stop bit is generated and verified
        0x02, ONEANDAHALF - The transmitter generates one and a half stop bit. The receiver verifies the first stop bit
        0x03, TWO - The transmitter generates two stop bits. The receiver checks the first stop-bit only
          </description>
        </field>
      </register>
      <register name="TRIGCTRL" address="0x4000c008" access="RW" resetvalue="0x00000000">
        <description>USART Trigger Control register</description>
        <field name="TSEL" bitoffset="0" bitlength="3">
          <description>
        Trigger PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="RXTEN" bitoffset="4" bitlength="1">
          <description>Receive Trigger Enable</description>
        </field>
        <field name="TXTEN" bitoffset="5" bitlength="1">
          <description>Transmit Trigger Enable</description>
        </field>
      </register>
      <register name="CMD" address="0x4000c00c" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RXEN" bitoffset="0" bitlength="1">
          <description>Receiver Enable</description>
        </field>
        <field name="RXDIS" bitoffset="1" bitlength="1">
          <description>Receiver Disable</description>
        </field>
        <field name="TXEN" bitoffset="2" bitlength="1">
          <description>Transmitter Enable</description>
        </field>
        <field name="TXDIS" bitoffset="3" bitlength="1">
          <description>Transmitter Disable</description>
        </field>
        <field name="MASTEREN" bitoffset="4" bitlength="1">
          <description>Master Enable</description>
        </field>
        <field name="MASTERDIS" bitoffset="5" bitlength="1">
          <description>Master Disable</description>
        </field>
        <field name="RXBLOCKEN" bitoffset="6" bitlength="1">
          <description>Receiver Block Enable</description>
        </field>
        <field name="RXBLOCKDIS" bitoffset="7" bitlength="1">
          <description>Receiver Block Disable</description>
        </field>
        <field name="TXTRIEN" bitoffset="8" bitlength="1">
          <description>Transmitter Tristate Enable</description>
        </field>
        <field name="TXTRIDIS" bitoffset="9" bitlength="1">
          <description>Transmitter Tristate Disable</description>
        </field>
        <field name="CLEARTX" bitoffset="10" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARRX" bitoffset="11" bitlength="1">
          <description>Clear RX</description>
        </field>
      </register>
      <register name="STATUS" address="0x4000c010" access="RO" resetvalue="0x00000040">
        <description>USART Status Register</description>
        <field name="RXENS" bitoffset="0" bitlength="1">
          <description>Receiver Enable Status</description>
        </field>
        <field name="TXENS" bitoffset="1" bitlength="1">
          <description>Transmitter Enable Status</description>
        </field>
        <field name="MASTER" bitoffset="2" bitlength="1">
          <description>SPI Master Mode</description>
        </field>
        <field name="RXBLOCK" bitoffset="3" bitlength="1">
          <description>Block Incoming Data</description>
        </field>
        <field name="TXTRI" bitoffset="4" bitlength="1">
          <description>Transmitter Tristated</description>
        </field>
        <field name="TXC" bitoffset="5" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="6" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="7" bitlength="1">
          <description>RX Data Valid</description>
        </field>
        <field name="RXFULL" bitoffset="8" bitlength="1">
          <description>RX FIFO Full</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4000c014" access="RW" resetvalue="0x00000000">
        <description>Clock Control Register</description>
        <field name="DIV" bitoffset="6" bitlength="15">
          <description>
        Fractional Clock Divider
          </description>
        </field>
      </register>
      <register name="RXDATAX" address="0x4000c018" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="9">
          <description>
        RX Data
          </description>
        </field>
        <field name="PERR" bitoffset="14" bitlength="1">
          <description>Data Parity Error</description>
        </field>
        <field name="FERR" bitoffset="15" bitlength="1">
          <description>Data Framing Error</description>
        </field>
      </register>
      <register name="RXDATA" address="0x4000c01c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDOUBLEX" address="0x4000c020" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="PERR0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0</description>
        </field>
        <field name="FERR0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0</description>
        </field>
        <field name="RXDATA1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1
          </description>
        </field>
        <field name="PERR1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1</description>
        </field>
        <field name="FERR1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1</description>
        </field>
      </register>
      <register name="RXDOUBLE" address="0x4000c024" access="RO" resetvalue="0x00000000">
        <description>RX FIFO Double Data Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="8">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="RXDATA1" bitoffset="8" bitlength="8">
          <description>
        RX Data 1
          </description>
        </field>
      </register>
      <register name="RXDATAXP" address="0x4000c028" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="9">
          <description>
        RX Data Peek
          </description>
        </field>
        <field name="PERRP" bitoffset="14" bitlength="1">
          <description>Data Parity Error Peek</description>
        </field>
        <field name="FERRP" bitoffset="15" bitlength="1">
          <description>Data Framing Error Peek</description>
        </field>
      </register>
      <register name="RXDOUBLEXP" address="0x4000c02c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Peek Register</description>
        <field name="RXDATAP0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0 Peek
          </description>
        </field>
        <field name="PERRP0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0 Peek</description>
        </field>
        <field name="FERRP0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0 Peek</description>
        </field>
        <field name="RXDATAP1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1 Peek
          </description>
        </field>
        <field name="PERRP1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1 Peek</description>
        </field>
        <field name="FERRP1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1 Peek</description>
        </field>
      </register>
      <register name="TXDATAX" address="0x4000c030" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Extended Register</description>
        <field name="TXDATAX" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDATA" address="0x4000c034" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="TXDOUBLEX" address="0x4000c038" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Extended Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT0" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT0" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK0" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT0" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT0" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
        <field name="TXDATA1" bitoffset="16" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT1" bitoffset="27" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT1" bitoffset="28" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK1" bitoffset="29" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT1" bitoffset="30" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT1" bitoffset="31" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDOUBLE" address="0x4000c03c" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
        <field name="TXDATA1" bitoffset="8" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4000c040" access="RO" resetvalue="0x00000002">
        <description>Interrupt Flag Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4000c044" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Set TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Set RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Set RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Set RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Set TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Set TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Set Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Set Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Set Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Set Slave-Select in Master mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Set Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x4000c048" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Clear TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Clear RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Clear RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Clear RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Clear TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Clear TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Clear Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Clear Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Clear Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Clear Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Clear Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4000c04c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Enable</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Enable</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Enable</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Enable</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Enable</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Enable</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Enable</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Enable</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Enable</description>
        </field>
      </register>
      <register name="IRCTRL" address="0x4000c050" access="RW" resetvalue="0x00000000">
        <description>IrDA Control Register</description>
        <field name="IREN" bitoffset="0" bitlength="1">
          <description>Enable IrDA Module</description>
        </field>
        <field name="IRPW" bitoffset="1" bitlength="2">
          <description>
        IrDA TX Pulse Width
        -
        Value, Description
        0x00, ONE - IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1
        0x01, TWO - IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1
        0x02, THREE - IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1
        0x03, FOUR - IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1
          </description>
        </field>
        <field name="IRFILT" bitoffset="3" bitlength="1">
          <description>IrDA RX Filter</description>
        </field>
        <field name="IRPRSSEL" bitoffset="4" bitlength="3">
          <description>
        IrDA PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="IRPRSEN" bitoffset="7" bitlength="1">
          <description>IrDA PRS Channel Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000c054" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="RXPEN" bitoffset="0" bitlength="1">
          <description>RX Pin Enable</description>
        </field>
        <field name="TXPEN" bitoffset="1" bitlength="1">
          <description>TX Pin Enable</description>
        </field>
        <field name="CSPEN" bitoffset="2" bitlength="1">
          <description>CS Pin Enable</description>
        </field>
        <field name="CLKPEN" bitoffset="3" bitlength="1">
          <description>CLK Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="USART1" description="">
      <register name="CTRL" address="0x4000c400" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="SYNC" bitoffset="0" bitlength="1">
          <description>USART Synchronous Mode</description>
        </field>
        <field name="LOOPBK" bitoffset="1" bitlength="1">
          <description>Loopback Enable</description>
        </field>
        <field name="CCEN" bitoffset="2" bitlength="1">
          <description>Collision Check Enable</description>
        </field>
        <field name="MPM" bitoffset="3" bitlength="1">
          <description>Multi-Processor Mode</description>
        </field>
        <field name="MPAB" bitoffset="4" bitlength="1">
          <description>Multi-Processor Address-Bit</description>
        </field>
        <field name="OVS" bitoffset="5" bitlength="2">
          <description>
        Oversampling
        -
        Value, Description
        0x00, X16 - Regular UART mode with 16X oversampling in asynchronous mode
        0x01, X8 - Double speed with 8X oversampling in asynchronous mode
        0x02, X6 - 6X oversampling in asynchronous mode
        0x03, X4 - Quadruple speed with 4X oversampling in asynchronous mode
          </description>
        </field>
        <field name="CLKPOL" bitoffset="8" bitlength="1">
          <description>Clock Polarity</description>
        </field>
        <field name="CLKPHA" bitoffset="9" bitlength="1">
          <description>Clock Edge For Setup/Sample</description>
        </field>
        <field name="MSBF" bitoffset="10" bitlength="1">
          <description>Most Significant Bit First</description>
        </field>
        <field name="CSMA" bitoffset="11" bitlength="1">
          <description>Action On Slave-Select In Master Mode</description>
        </field>
        <field name="TXBIL" bitoffset="12" bitlength="1">
          <description>TX Buffer Interrupt Level</description>
        </field>
        <field name="RXINV" bitoffset="13" bitlength="1">
          <description>Receiver Input Invert</description>
        </field>
        <field name="TXINV" bitoffset="14" bitlength="1">
          <description>Transmitter output Invert</description>
        </field>
        <field name="CSINV" bitoffset="15" bitlength="1">
          <description>Chip Select Invert</description>
        </field>
        <field name="AUTOCS" bitoffset="16" bitlength="1">
          <description>Automatic Chip Select</description>
        </field>
        <field name="AUTOTRI" bitoffset="17" bitlength="1">
          <description>Automatic TX Tristate</description>
        </field>
        <field name="SCMODE" bitoffset="18" bitlength="1">
          <description>SmartCard Mode</description>
        </field>
        <field name="SCRETRANS" bitoffset="19" bitlength="1">
          <description>SmartCard Retransmit</description>
        </field>
        <field name="SKIPPERRF" bitoffset="20" bitlength="1">
          <description>Skip Parity Error Frames</description>
        </field>
        <field name="BIT8DV" bitoffset="21" bitlength="1">
          <description>Bit 8 Default Value</description>
        </field>
        <field name="ERRSDMA" bitoffset="22" bitlength="1">
          <description>Halt DMA On Error</description>
        </field>
        <field name="ERRSRX" bitoffset="23" bitlength="1">
          <description>Disable RX On Error</description>
        </field>
        <field name="ERRSTX" bitoffset="24" bitlength="1">
          <description>Disable TX On Error</description>
        </field>
        <field name="TXDELAY" bitoffset="26" bitlength="2">
          <description>
        TX Delay Transmission
        -
        Value, Description
        0x00, NONE - Frames are transmitted immediately
        0x01, SINGLE - Transmission of new frames are delayed by a single baud period
        0x02, DOUBLE - Transmission of new frames are delayed by two baud periods
        0x03, TRIPLE - Transmission of new frames are delayed by three baud periods
          </description>
        </field>
        <field name="BYTESWAP" bitoffset="28" bitlength="1">
          <description>Byteswap In Double Accesses</description>
        </field>
      </register>
      <register name="FRAME" address="0x4000c404" access="RW" resetvalue="0x00001005">
        <description>USART Frame Format Register</description>
        <field name="DATABITS" bitoffset="0" bitlength="4">
          <description>
        Data-Bit Mode
        -
        Value, Description
        0x01, FOUR - Each frame contains 4 data bits
        0x02, FIVE - Each frame contains 5 data bits
        0x03, SIX - Each frame contains 6 data bits
        0x04, SEVEN - Each frame contains 7 data bits
        0x05, EIGHT - Each frame contains 8 data bits
        0x06, NINE - Each frame contains 9 data bits
        0x07, TEN - Each frame contains 10 data bits
        0x08, ELEVEN - Each frame contains 11 data bits
        0x09, TWELVE - Each frame contains 12 data bits
        0x0A, THIRTEEN - Each frame contains 13 data bits
        0x0B, FOURTEEN - Each frame contains 14 data bits
        0x0C, FIFTEEN - Each frame contains 15 data bits
        0x0D, SIXTEEN - Each frame contains 16 data bits
          </description>
        </field>
        <field name="PARITY" bitoffset="8" bitlength="2">
          <description>
        Parity-Bit Mode
        -
        Value, Description
        0x00, NONE - Parity bits are not used
        0x02, EVEN - Even parity are used. Parity bits are automatically generated and checked by hardware.
        0x03, ODD - Odd parity is used. Parity bits are automatically generated and checked by hardware.
          </description>
        </field>
        <field name="STOPBITS" bitoffset="12" bitlength="2">
          <description>
        Stop-Bit Mode
        -
        Value, Description
        0x00, HALF - The transmitter generates a half stop bit. Stop-bits are not verified by receiver
        0x01, ONE - One stop bit is generated and verified
        0x02, ONEANDAHALF - The transmitter generates one and a half stop bit. The receiver verifies the first stop bit
        0x03, TWO - The transmitter generates two stop bits. The receiver checks the first stop-bit only
          </description>
        </field>
      </register>
      <register name="TRIGCTRL" address="0x4000c408" access="RW" resetvalue="0x00000000">
        <description>USART Trigger Control register</description>
        <field name="TSEL" bitoffset="0" bitlength="3">
          <description>
        Trigger PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="RXTEN" bitoffset="4" bitlength="1">
          <description>Receive Trigger Enable</description>
        </field>
        <field name="TXTEN" bitoffset="5" bitlength="1">
          <description>Transmit Trigger Enable</description>
        </field>
      </register>
      <register name="CMD" address="0x4000c40c" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RXEN" bitoffset="0" bitlength="1">
          <description>Receiver Enable</description>
        </field>
        <field name="RXDIS" bitoffset="1" bitlength="1">
          <description>Receiver Disable</description>
        </field>
        <field name="TXEN" bitoffset="2" bitlength="1">
          <description>Transmitter Enable</description>
        </field>
        <field name="TXDIS" bitoffset="3" bitlength="1">
          <description>Transmitter Disable</description>
        </field>
        <field name="MASTEREN" bitoffset="4" bitlength="1">
          <description>Master Enable</description>
        </field>
        <field name="MASTERDIS" bitoffset="5" bitlength="1">
          <description>Master Disable</description>
        </field>
        <field name="RXBLOCKEN" bitoffset="6" bitlength="1">
          <description>Receiver Block Enable</description>
        </field>
        <field name="RXBLOCKDIS" bitoffset="7" bitlength="1">
          <description>Receiver Block Disable</description>
        </field>
        <field name="TXTRIEN" bitoffset="8" bitlength="1">
          <description>Transmitter Tristate Enable</description>
        </field>
        <field name="TXTRIDIS" bitoffset="9" bitlength="1">
          <description>Transmitter Tristate Disable</description>
        </field>
        <field name="CLEARTX" bitoffset="10" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARRX" bitoffset="11" bitlength="1">
          <description>Clear RX</description>
        </field>
      </register>
      <register name="STATUS" address="0x4000c410" access="RO" resetvalue="0x00000040">
        <description>USART Status Register</description>
        <field name="RXENS" bitoffset="0" bitlength="1">
          <description>Receiver Enable Status</description>
        </field>
        <field name="TXENS" bitoffset="1" bitlength="1">
          <description>Transmitter Enable Status</description>
        </field>
        <field name="MASTER" bitoffset="2" bitlength="1">
          <description>SPI Master Mode</description>
        </field>
        <field name="RXBLOCK" bitoffset="3" bitlength="1">
          <description>Block Incoming Data</description>
        </field>
        <field name="TXTRI" bitoffset="4" bitlength="1">
          <description>Transmitter Tristated</description>
        </field>
        <field name="TXC" bitoffset="5" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="6" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="7" bitlength="1">
          <description>RX Data Valid</description>
        </field>
        <field name="RXFULL" bitoffset="8" bitlength="1">
          <description>RX FIFO Full</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4000c414" access="RW" resetvalue="0x00000000">
        <description>Clock Control Register</description>
        <field name="DIV" bitoffset="6" bitlength="15">
          <description>
        Fractional Clock Divider
          </description>
        </field>
      </register>
      <register name="RXDATAX" address="0x4000c418" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="9">
          <description>
        RX Data
          </description>
        </field>
        <field name="PERR" bitoffset="14" bitlength="1">
          <description>Data Parity Error</description>
        </field>
        <field name="FERR" bitoffset="15" bitlength="1">
          <description>Data Framing Error</description>
        </field>
      </register>
      <register name="RXDATA" address="0x4000c41c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDOUBLEX" address="0x4000c420" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="PERR0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0</description>
        </field>
        <field name="FERR0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0</description>
        </field>
        <field name="RXDATA1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1
          </description>
        </field>
        <field name="PERR1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1</description>
        </field>
        <field name="FERR1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1</description>
        </field>
      </register>
      <register name="RXDOUBLE" address="0x4000c424" access="RO" resetvalue="0x00000000">
        <description>RX FIFO Double Data Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="8">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="RXDATA1" bitoffset="8" bitlength="8">
          <description>
        RX Data 1
          </description>
        </field>
      </register>
      <register name="RXDATAXP" address="0x4000c428" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="9">
          <description>
        RX Data Peek
          </description>
        </field>
        <field name="PERRP" bitoffset="14" bitlength="1">
          <description>Data Parity Error Peek</description>
        </field>
        <field name="FERRP" bitoffset="15" bitlength="1">
          <description>Data Framing Error Peek</description>
        </field>
      </register>
      <register name="RXDOUBLEXP" address="0x4000c42c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Peek Register</description>
        <field name="RXDATAP0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0 Peek
          </description>
        </field>
        <field name="PERRP0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0 Peek</description>
        </field>
        <field name="FERRP0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0 Peek</description>
        </field>
        <field name="RXDATAP1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1 Peek
          </description>
        </field>
        <field name="PERRP1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1 Peek</description>
        </field>
        <field name="FERRP1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1 Peek</description>
        </field>
      </register>
      <register name="TXDATAX" address="0x4000c430" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Extended Register</description>
        <field name="TXDATAX" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDATA" address="0x4000c434" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="TXDOUBLEX" address="0x4000c438" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Extended Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT0" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT0" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK0" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT0" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT0" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
        <field name="TXDATA1" bitoffset="16" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT1" bitoffset="27" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT1" bitoffset="28" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK1" bitoffset="29" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT1" bitoffset="30" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT1" bitoffset="31" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDOUBLE" address="0x4000c43c" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
        <field name="TXDATA1" bitoffset="8" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4000c440" access="RO" resetvalue="0x00000002">
        <description>Interrupt Flag Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4000c444" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Set TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Set RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Set RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Set RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Set TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Set TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Set Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Set Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Set Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Set Slave-Select in Master mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Set Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x4000c448" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Clear TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Clear RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Clear RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Clear RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Clear TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Clear TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Clear Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Clear Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Clear Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Clear Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Clear Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4000c44c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Enable</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Enable</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Enable</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Enable</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Enable</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Enable</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Enable</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Enable</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Enable</description>
        </field>
      </register>
      <register name="IRCTRL" address="0x4000c450" access="RW" resetvalue="0x00000000">
        <description>IrDA Control Register</description>
        <field name="IREN" bitoffset="0" bitlength="1">
          <description>Enable IrDA Module</description>
        </field>
        <field name="IRPW" bitoffset="1" bitlength="2">
          <description>
        IrDA TX Pulse Width
        -
        Value, Description
        0x00, ONE - IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1
        0x01, TWO - IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1
        0x02, THREE - IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1
        0x03, FOUR - IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1
          </description>
        </field>
        <field name="IRFILT" bitoffset="3" bitlength="1">
          <description>IrDA RX Filter</description>
        </field>
        <field name="IRPRSSEL" bitoffset="4" bitlength="3">
          <description>
        IrDA PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="IRPRSEN" bitoffset="7" bitlength="1">
          <description>IrDA PRS Channel Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000c454" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="RXPEN" bitoffset="0" bitlength="1">
          <description>RX Pin Enable</description>
        </field>
        <field name="TXPEN" bitoffset="1" bitlength="1">
          <description>TX Pin Enable</description>
        </field>
        <field name="CSPEN" bitoffset="2" bitlength="1">
          <description>CS Pin Enable</description>
        </field>
        <field name="CLKPEN" bitoffset="3" bitlength="1">
          <description>CLK Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="USART2" description="">
      <register name="CTRL" address="0x4000c800" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="SYNC" bitoffset="0" bitlength="1">
          <description>USART Synchronous Mode</description>
        </field>
        <field name="LOOPBK" bitoffset="1" bitlength="1">
          <description>Loopback Enable</description>
        </field>
        <field name="CCEN" bitoffset="2" bitlength="1">
          <description>Collision Check Enable</description>
        </field>
        <field name="MPM" bitoffset="3" bitlength="1">
          <description>Multi-Processor Mode</description>
        </field>
        <field name="MPAB" bitoffset="4" bitlength="1">
          <description>Multi-Processor Address-Bit</description>
        </field>
        <field name="OVS" bitoffset="5" bitlength="2">
          <description>
        Oversampling
        -
        Value, Description
        0x00, X16 - Regular UART mode with 16X oversampling in asynchronous mode
        0x01, X8 - Double speed with 8X oversampling in asynchronous mode
        0x02, X6 - 6X oversampling in asynchronous mode
        0x03, X4 - Quadruple speed with 4X oversampling in asynchronous mode
          </description>
        </field>
        <field name="CLKPOL" bitoffset="8" bitlength="1">
          <description>Clock Polarity</description>
        </field>
        <field name="CLKPHA" bitoffset="9" bitlength="1">
          <description>Clock Edge For Setup/Sample</description>
        </field>
        <field name="MSBF" bitoffset="10" bitlength="1">
          <description>Most Significant Bit First</description>
        </field>
        <field name="CSMA" bitoffset="11" bitlength="1">
          <description>Action On Slave-Select In Master Mode</description>
        </field>
        <field name="TXBIL" bitoffset="12" bitlength="1">
          <description>TX Buffer Interrupt Level</description>
        </field>
        <field name="RXINV" bitoffset="13" bitlength="1">
          <description>Receiver Input Invert</description>
        </field>
        <field name="TXINV" bitoffset="14" bitlength="1">
          <description>Transmitter output Invert</description>
        </field>
        <field name="CSINV" bitoffset="15" bitlength="1">
          <description>Chip Select Invert</description>
        </field>
        <field name="AUTOCS" bitoffset="16" bitlength="1">
          <description>Automatic Chip Select</description>
        </field>
        <field name="AUTOTRI" bitoffset="17" bitlength="1">
          <description>Automatic TX Tristate</description>
        </field>
        <field name="SCMODE" bitoffset="18" bitlength="1">
          <description>SmartCard Mode</description>
        </field>
        <field name="SCRETRANS" bitoffset="19" bitlength="1">
          <description>SmartCard Retransmit</description>
        </field>
        <field name="SKIPPERRF" bitoffset="20" bitlength="1">
          <description>Skip Parity Error Frames</description>
        </field>
        <field name="BIT8DV" bitoffset="21" bitlength="1">
          <description>Bit 8 Default Value</description>
        </field>
        <field name="ERRSDMA" bitoffset="22" bitlength="1">
          <description>Halt DMA On Error</description>
        </field>
        <field name="ERRSRX" bitoffset="23" bitlength="1">
          <description>Disable RX On Error</description>
        </field>
        <field name="ERRSTX" bitoffset="24" bitlength="1">
          <description>Disable TX On Error</description>
        </field>
        <field name="TXDELAY" bitoffset="26" bitlength="2">
          <description>
        TX Delay Transmission
        -
        Value, Description
        0x00, NONE - Frames are transmitted immediately
        0x01, SINGLE - Transmission of new frames are delayed by a single baud period
        0x02, DOUBLE - Transmission of new frames are delayed by two baud periods
        0x03, TRIPLE - Transmission of new frames are delayed by three baud periods
          </description>
        </field>
        <field name="BYTESWAP" bitoffset="28" bitlength="1">
          <description>Byteswap In Double Accesses</description>
        </field>
      </register>
      <register name="FRAME" address="0x4000c804" access="RW" resetvalue="0x00001005">
        <description>USART Frame Format Register</description>
        <field name="DATABITS" bitoffset="0" bitlength="4">
          <description>
        Data-Bit Mode
        -
        Value, Description
        0x01, FOUR - Each frame contains 4 data bits
        0x02, FIVE - Each frame contains 5 data bits
        0x03, SIX - Each frame contains 6 data bits
        0x04, SEVEN - Each frame contains 7 data bits
        0x05, EIGHT - Each frame contains 8 data bits
        0x06, NINE - Each frame contains 9 data bits
        0x07, TEN - Each frame contains 10 data bits
        0x08, ELEVEN - Each frame contains 11 data bits
        0x09, TWELVE - Each frame contains 12 data bits
        0x0A, THIRTEEN - Each frame contains 13 data bits
        0x0B, FOURTEEN - Each frame contains 14 data bits
        0x0C, FIFTEEN - Each frame contains 15 data bits
        0x0D, SIXTEEN - Each frame contains 16 data bits
          </description>
        </field>
        <field name="PARITY" bitoffset="8" bitlength="2">
          <description>
        Parity-Bit Mode
        -
        Value, Description
        0x00, NONE - Parity bits are not used
        0x02, EVEN - Even parity are used. Parity bits are automatically generated and checked by hardware.
        0x03, ODD - Odd parity is used. Parity bits are automatically generated and checked by hardware.
          </description>
        </field>
        <field name="STOPBITS" bitoffset="12" bitlength="2">
          <description>
        Stop-Bit Mode
        -
        Value, Description
        0x00, HALF - The transmitter generates a half stop bit. Stop-bits are not verified by receiver
        0x01, ONE - One stop bit is generated and verified
        0x02, ONEANDAHALF - The transmitter generates one and a half stop bit. The receiver verifies the first stop bit
        0x03, TWO - The transmitter generates two stop bits. The receiver checks the first stop-bit only
          </description>
        </field>
      </register>
      <register name="TRIGCTRL" address="0x4000c808" access="RW" resetvalue="0x00000000">
        <description>USART Trigger Control register</description>
        <field name="TSEL" bitoffset="0" bitlength="3">
          <description>
        Trigger PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="RXTEN" bitoffset="4" bitlength="1">
          <description>Receive Trigger Enable</description>
        </field>
        <field name="TXTEN" bitoffset="5" bitlength="1">
          <description>Transmit Trigger Enable</description>
        </field>
      </register>
      <register name="CMD" address="0x4000c80c" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RXEN" bitoffset="0" bitlength="1">
          <description>Receiver Enable</description>
        </field>
        <field name="RXDIS" bitoffset="1" bitlength="1">
          <description>Receiver Disable</description>
        </field>
        <field name="TXEN" bitoffset="2" bitlength="1">
          <description>Transmitter Enable</description>
        </field>
        <field name="TXDIS" bitoffset="3" bitlength="1">
          <description>Transmitter Disable</description>
        </field>
        <field name="MASTEREN" bitoffset="4" bitlength="1">
          <description>Master Enable</description>
        </field>
        <field name="MASTERDIS" bitoffset="5" bitlength="1">
          <description>Master Disable</description>
        </field>
        <field name="RXBLOCKEN" bitoffset="6" bitlength="1">
          <description>Receiver Block Enable</description>
        </field>
        <field name="RXBLOCKDIS" bitoffset="7" bitlength="1">
          <description>Receiver Block Disable</description>
        </field>
        <field name="TXTRIEN" bitoffset="8" bitlength="1">
          <description>Transmitter Tristate Enable</description>
        </field>
        <field name="TXTRIDIS" bitoffset="9" bitlength="1">
          <description>Transmitter Tristate Disable</description>
        </field>
        <field name="CLEARTX" bitoffset="10" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARRX" bitoffset="11" bitlength="1">
          <description>Clear RX</description>
        </field>
      </register>
      <register name="STATUS" address="0x4000c810" access="RO" resetvalue="0x00000040">
        <description>USART Status Register</description>
        <field name="RXENS" bitoffset="0" bitlength="1">
          <description>Receiver Enable Status</description>
        </field>
        <field name="TXENS" bitoffset="1" bitlength="1">
          <description>Transmitter Enable Status</description>
        </field>
        <field name="MASTER" bitoffset="2" bitlength="1">
          <description>SPI Master Mode</description>
        </field>
        <field name="RXBLOCK" bitoffset="3" bitlength="1">
          <description>Block Incoming Data</description>
        </field>
        <field name="TXTRI" bitoffset="4" bitlength="1">
          <description>Transmitter Tristated</description>
        </field>
        <field name="TXC" bitoffset="5" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="6" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="7" bitlength="1">
          <description>RX Data Valid</description>
        </field>
        <field name="RXFULL" bitoffset="8" bitlength="1">
          <description>RX FIFO Full</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4000c814" access="RW" resetvalue="0x00000000">
        <description>Clock Control Register</description>
        <field name="DIV" bitoffset="6" bitlength="15">
          <description>
        Fractional Clock Divider
          </description>
        </field>
      </register>
      <register name="RXDATAX" address="0x4000c818" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="9">
          <description>
        RX Data
          </description>
        </field>
        <field name="PERR" bitoffset="14" bitlength="1">
          <description>Data Parity Error</description>
        </field>
        <field name="FERR" bitoffset="15" bitlength="1">
          <description>Data Framing Error</description>
        </field>
      </register>
      <register name="RXDATA" address="0x4000c81c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDOUBLEX" address="0x4000c820" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="PERR0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0</description>
        </field>
        <field name="FERR0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0</description>
        </field>
        <field name="RXDATA1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1
          </description>
        </field>
        <field name="PERR1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1</description>
        </field>
        <field name="FERR1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1</description>
        </field>
      </register>
      <register name="RXDOUBLE" address="0x4000c824" access="RO" resetvalue="0x00000000">
        <description>RX FIFO Double Data Register</description>
        <field name="RXDATA0" bitoffset="0" bitlength="8">
          <description>
        RX Data 0
          </description>
        </field>
        <field name="RXDATA1" bitoffset="8" bitlength="8">
          <description>
        RX Data 1
          </description>
        </field>
      </register>
      <register name="RXDATAXP" address="0x4000c828" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Data Extended Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="9">
          <description>
        RX Data Peek
          </description>
        </field>
        <field name="PERRP" bitoffset="14" bitlength="1">
          <description>Data Parity Error Peek</description>
        </field>
        <field name="FERRP" bitoffset="15" bitlength="1">
          <description>Data Framing Error Peek</description>
        </field>
      </register>
      <register name="RXDOUBLEXP" address="0x4000c82c" access="RO" resetvalue="0x00000000">
        <description>RX Buffer Double Data Extended Peek Register</description>
        <field name="RXDATAP0" bitoffset="0" bitlength="9">
          <description>
        RX Data 0 Peek
          </description>
        </field>
        <field name="PERRP0" bitoffset="14" bitlength="1">
          <description>Data Parity Error 0 Peek</description>
        </field>
        <field name="FERRP0" bitoffset="15" bitlength="1">
          <description>Data Framing Error 0 Peek</description>
        </field>
        <field name="RXDATAP1" bitoffset="16" bitlength="9">
          <description>
        RX Data 1 Peek
          </description>
        </field>
        <field name="PERRP1" bitoffset="30" bitlength="1">
          <description>Data Parity Error 1 Peek</description>
        </field>
        <field name="FERRP1" bitoffset="31" bitlength="1">
          <description>Data Framing Error 1 Peek</description>
        </field>
      </register>
      <register name="TXDATAX" address="0x4000c830" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Extended Register</description>
        <field name="TXDATAX" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDATA" address="0x4000c834" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="TXDOUBLEX" address="0x4000c838" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Extended Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT0" bitoffset="11" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT0" bitoffset="12" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK0" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT0" bitoffset="14" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT0" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
        <field name="TXDATA1" bitoffset="16" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="UBRXAT1" bitoffset="27" bitlength="1">
          <description>Unblock RX After Transmission</description>
        </field>
        <field name="TXTRIAT1" bitoffset="28" bitlength="1">
          <description>Set TXTRI After Transmission</description>
        </field>
        <field name="TXBREAK1" bitoffset="29" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT1" bitoffset="30" bitlength="1">
          <description>Clear TXEN After Transmission</description>
        </field>
        <field name="RXENAT1" bitoffset="31" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDOUBLE" address="0x4000c83c" access="WO" resetvalue="0x00000000">
        <description>TX Buffer Double Data Register</description>
        <field name="TXDATA0" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
        <field name="TXDATA1" bitoffset="8" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4000c840" access="RO" resetvalue="0x00000002">
        <description>Interrupt Flag Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4000c844" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Set TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Set RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Set RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Set RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Set TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Set TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Set Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Set Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Set Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Set Slave-Select in Master mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Set Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x4000c848" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Clear TX Complete Interrupt Flag</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>Clear RX Buffer Full Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>Clear RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>Clear RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>Clear TX Overflow Interrupt Flag</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>Clear TX Underflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Clear Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Clear Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Clear Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Clear Slave-Select In Master Mode Interrupt Flag</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Clear Collision Check Fail Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4000c84c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Enable</description>
        </field>
        <field name="RXFULL" bitoffset="3" bitlength="1">
          <description>RX Buffer Full Interrupt Enable</description>
        </field>
        <field name="RXOF" bitoffset="4" bitlength="1">
          <description>RX Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="5" bitlength="1">
          <description>RX Underflow Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="6" bitlength="1">
          <description>TX Overflow Interrupt Enable</description>
        </field>
        <field name="TXUF" bitoffset="7" bitlength="1">
          <description>TX Underflow Interrupt Enable</description>
        </field>
        <field name="PERR" bitoffset="8" bitlength="1">
          <description>Parity Error Interrupt Enable</description>
        </field>
        <field name="FERR" bitoffset="9" bitlength="1">
          <description>Framing Error Interrupt Enable</description>
        </field>
        <field name="MPAF" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Enable</description>
        </field>
        <field name="SSM" bitoffset="11" bitlength="1">
          <description>Slave-Select In Master Mode Interrupt Enable</description>
        </field>
        <field name="CCF" bitoffset="12" bitlength="1">
          <description>Collision Check Fail Interrupt Enable</description>
        </field>
      </register>
      <register name="IRCTRL" address="0x4000c850" access="RW" resetvalue="0x00000000">
        <description>IrDA Control Register</description>
        <field name="IREN" bitoffset="0" bitlength="1">
          <description>Enable IrDA Module</description>
        </field>
        <field name="IRPW" bitoffset="1" bitlength="2">
          <description>
        IrDA TX Pulse Width
        -
        Value, Description
        0x00, ONE - IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1
        0x01, TWO - IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1
        0x02, THREE - IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1
        0x03, FOUR - IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1
          </description>
        </field>
        <field name="IRFILT" bitoffset="3" bitlength="1">
          <description>IrDA RX Filter</description>
        </field>
        <field name="IRPRSSEL" bitoffset="4" bitlength="3">
          <description>
        IrDA PRS Channel Select
        -
        Value, Description
        0x00, PRSCH0 - PRS Channel 0 selected
        0x01, PRSCH1 - PRS Channel 1 selected
        0x02, PRSCH2 - PRS Channel 2 selected
        0x03, PRSCH3 - PRS Channel 3 selected
        0x04, PRSCH4 - PRS Channel 4 selected
        0x05, PRSCH5 - PRS Channel 5 selected
        0x06, PRSCH6 - PRS Channel 6 selected
        0x07, PRSCH7 - PRS Channel 7 selected
          </description>
        </field>
        <field name="IRPRSEN" bitoffset="7" bitlength="1">
          <description>IrDA PRS Channel Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000c854" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="RXPEN" bitoffset="0" bitlength="1">
          <description>RX Pin Enable</description>
        </field>
        <field name="TXPEN" bitoffset="1" bitlength="1">
          <description>TX Pin Enable</description>
        </field>
        <field name="CSPEN" bitoffset="2" bitlength="1">
          <description>CS Pin Enable</description>
        </field>
        <field name="CLKPEN" bitoffset="3" bitlength="1">
          <description>CLK Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="LEUART" description="">
    <registergroup name="LEUART0" description="">
      <register name="CTRL" address="0x40084000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="AUTOTRI" bitoffset="0" bitlength="1">
          <description>Automatic Transmitter Tristate</description>
        </field>
        <field name="DATABITS" bitoffset="1" bitlength="1">
          <description>Data-Bit Mode</description>
        </field>
        <field name="PARITY" bitoffset="2" bitlength="2">
          <description>
        Parity-Bit Mode
        -
        Value, Description
        0x00, NONE - Parity bits are not used
        0x02, EVEN - Even parity are used. Parity bits are automatically generated and checked by hardware.
        0x03, ODD - Odd parity is used. Parity bits are automatically generated and checked by hardware.
          </description>
        </field>
        <field name="STOPBITS" bitoffset="4" bitlength="1">
          <description>Stop-Bit Mode</description>
        </field>
        <field name="INV" bitoffset="5" bitlength="1">
          <description>Invert Input And Output</description>
        </field>
        <field name="ERRSDMA" bitoffset="6" bitlength="1">
          <description>Clear RX DMA On Error</description>
        </field>
        <field name="LOOPBK" bitoffset="7" bitlength="1">
          <description>Loopback Enable</description>
        </field>
        <field name="SFUBRX" bitoffset="8" bitlength="1">
          <description>Start-Frame UnBlock RX</description>
        </field>
        <field name="MPM" bitoffset="9" bitlength="1">
          <description>Multi-Processor Mode</description>
        </field>
        <field name="MPAB" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address-Bit</description>
        </field>
        <field name="BIT8DV" bitoffset="11" bitlength="1">
          <description>Bit 8 Default Value</description>
        </field>
        <field name="RXDMAWU" bitoffset="12" bitlength="1">
          <description>RX DMA Wakeup</description>
        </field>
        <field name="TXDMAWU" bitoffset="13" bitlength="1">
          <description>TX DMA Wakeup</description>
        </field>
        <field name="TXDELAY" bitoffset="14" bitlength="2">
          <description>
        TX Delay Transmission
        -
        Value, Description
        0x00, NONE - Frames are transmitted immediately
        0x01, SINGLE - Transmission of new frames are delayed by a single baud period
        0x02, DOUBLE - Transmission of new frames are delayed by two baud periods
        0x03, TRIPLE - Transmission of new frames are delayed by three baud periods
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40084004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RXEN" bitoffset="0" bitlength="1">
          <description>Receiver Enable</description>
        </field>
        <field name="RXDIS" bitoffset="1" bitlength="1">
          <description>Receiver Disable</description>
        </field>
        <field name="TXEN" bitoffset="2" bitlength="1">
          <description>Transmitter Enable</description>
        </field>
        <field name="TXDIS" bitoffset="3" bitlength="1">
          <description>Transmitter Disable</description>
        </field>
        <field name="RXBLOCKEN" bitoffset="4" bitlength="1">
          <description>Receiver Block Enable</description>
        </field>
        <field name="RXBLOCKDIS" bitoffset="5" bitlength="1">
          <description>Receiver Block Disable</description>
        </field>
        <field name="CLEARTX" bitoffset="6" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARRX" bitoffset="7" bitlength="1">
          <description>Clear RX</description>
        </field>
      </register>
      <register name="STATUS" address="0x40084008" access="RO" resetvalue="0x00000010">
        <description>Status Register</description>
        <field name="RXENS" bitoffset="0" bitlength="1">
          <description>Receiver Enable Status</description>
        </field>
        <field name="TXENS" bitoffset="1" bitlength="1">
          <description>Transmitter Enable Status</description>
        </field>
        <field name="RXBLOCK" bitoffset="2" bitlength="1">
          <description>Block Incoming Data</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="4" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="5" bitlength="1">
          <description>RX Data Valid</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4008400c" access="RW" resetvalue="0x00000000">
        <description>Clock Control Register</description>
        <field name="DIV" bitoffset="3" bitlength="12">
          <description>
        Fractional Clock Divider
          </description>
        </field>
      </register>
      <register name="STARTFRAME" address="0x40084010" access="RW" resetvalue="0x00000000">
        <description>Start Frame Register</description>
        <field name="STARTFRAME" bitoffset="0" bitlength="9">
          <description>
        Start Frame
          </description>
        </field>
      </register>
      <register name="SIGFRAME" address="0x40084014" access="RW" resetvalue="0x00000000">
        <description>Signal Frame Register</description>
        <field name="SIGFRAME" bitoffset="0" bitlength="9">
          <description>
        Signal Frame
          </description>
        </field>
      </register>
      <register name="RXDATAX" address="0x40084018" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Extended Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="9">
          <description>
        RX Data
          </description>
        </field>
        <field name="PERR" bitoffset="14" bitlength="1">
          <description>Receive Data Parity Error</description>
        </field>
        <field name="FERR" bitoffset="15" bitlength="1">
          <description>Receive Data Framing Error</description>
        </field>
      </register>
      <register name="RXDATA" address="0x4008401c" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDATAXP" address="0x40084020" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Extended Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="9">
          <description>
        RX Data Peek
          </description>
        </field>
        <field name="PERRP" bitoffset="14" bitlength="1">
          <description>Receive Data Parity Error Peek</description>
        </field>
        <field name="FERRP" bitoffset="15" bitlength="1">
          <description>Receive Data Framing Error Peek</description>
        </field>
      </register>
      <register name="TXDATAX" address="0x40084024" access="WO" resetvalue="0x00000000">
        <description>Transmit Buffer Data Extended Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="TXBREAK" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT" bitoffset="14" bitlength="1">
          <description>Disable TX After Transmission</description>
        </field>
        <field name="RXENAT" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDATA" address="0x40084028" access="WO" resetvalue="0x00000000">
        <description>Transmit Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4008402c" access="RO" resetvalue="0x00000002">
        <description>Interrupt Flag Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Start Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Signal Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40084030" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Set TX Complete Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>Set RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>Set RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>Set TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Set Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Set Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Set Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Set Start Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Set Signal Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x40084034" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Clear TX Complete Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>Clear RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>Clear RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>Clear TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Clear Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Clear Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Clear Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Clear Start-Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Clear Signal-Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x40084038" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Enable</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>RX Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>RX Underflow Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>TX Overflow Interrupt Enable</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Parity Error Interrupt Enable</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Framing Error Interrupt Enable</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Enable</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Start Frame Interrupt Enable</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Signal Frame Interrupt Enable</description>
        </field>
      </register>
      <register name="PULSECTRL" address="0x4008403c" access="RW" resetvalue="0x00000000">
        <description>Pulse Control Register</description>
        <field name="PULSEW" bitoffset="0" bitlength="4">
          <description>
        Pulse Width
          </description>
        </field>
        <field name="PULSEEN" bitoffset="4" bitlength="1">
          <description>Pulse Generator/Extender Enable</description>
        </field>
        <field name="PULSEFILT" bitoffset="5" bitlength="1">
          <description>Pulse Filter</description>
        </field>
      </register>
      <register name="FREEZE" address="0x40084040" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40084044" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>LEUARTn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>LEUARTn_CMD Register Busy</description>
        </field>
        <field name="CLKDIV" bitoffset="2" bitlength="1">
          <description>LEUARTn_CLKDIV Register Busy</description>
        </field>
        <field name="STARTFRAME" bitoffset="3" bitlength="1">
          <description>LEUARTn_STARTFRAME Register Busy</description>
        </field>
        <field name="SIGFRAME" bitoffset="4" bitlength="1">
          <description>LEUARTn_SIGFRAME Register Busy</description>
        </field>
        <field name="TXDATAX" bitoffset="5" bitlength="1">
          <description>LEUARTn_TXDATAX Register Busy</description>
        </field>
        <field name="TXDATA" bitoffset="6" bitlength="1">
          <description>LEUARTn_TXDATA Register Busy</description>
        </field>
        <field name="PULSECTRL" bitoffset="7" bitlength="1">
          <description>LEUARTn_PULSECTRL Register Busy</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40084054" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="RXPEN" bitoffset="0" bitlength="1">
          <description>RX Pin Enable</description>
        </field>
        <field name="TXPEN" bitoffset="1" bitlength="1">
          <description>TX Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="LEUART1" description="">
      <register name="CTRL" address="0x40084400" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="AUTOTRI" bitoffset="0" bitlength="1">
          <description>Automatic Transmitter Tristate</description>
        </field>
        <field name="DATABITS" bitoffset="1" bitlength="1">
          <description>Data-Bit Mode</description>
        </field>
        <field name="PARITY" bitoffset="2" bitlength="2">
          <description>
        Parity-Bit Mode
        -
        Value, Description
        0x00, NONE - Parity bits are not used
        0x02, EVEN - Even parity are used. Parity bits are automatically generated and checked by hardware.
        0x03, ODD - Odd parity is used. Parity bits are automatically generated and checked by hardware.
          </description>
        </field>
        <field name="STOPBITS" bitoffset="4" bitlength="1">
          <description>Stop-Bit Mode</description>
        </field>
        <field name="INV" bitoffset="5" bitlength="1">
          <description>Invert Input And Output</description>
        </field>
        <field name="ERRSDMA" bitoffset="6" bitlength="1">
          <description>Clear RX DMA On Error</description>
        </field>
        <field name="LOOPBK" bitoffset="7" bitlength="1">
          <description>Loopback Enable</description>
        </field>
        <field name="SFUBRX" bitoffset="8" bitlength="1">
          <description>Start-Frame UnBlock RX</description>
        </field>
        <field name="MPM" bitoffset="9" bitlength="1">
          <description>Multi-Processor Mode</description>
        </field>
        <field name="MPAB" bitoffset="10" bitlength="1">
          <description>Multi-Processor Address-Bit</description>
        </field>
        <field name="BIT8DV" bitoffset="11" bitlength="1">
          <description>Bit 8 Default Value</description>
        </field>
        <field name="RXDMAWU" bitoffset="12" bitlength="1">
          <description>RX DMA Wakeup</description>
        </field>
        <field name="TXDMAWU" bitoffset="13" bitlength="1">
          <description>TX DMA Wakeup</description>
        </field>
        <field name="TXDELAY" bitoffset="14" bitlength="2">
          <description>
        TX Delay Transmission
        -
        Value, Description
        0x00, NONE - Frames are transmitted immediately
        0x01, SINGLE - Transmission of new frames are delayed by a single baud period
        0x02, DOUBLE - Transmission of new frames are delayed by two baud periods
        0x03, TRIPLE - Transmission of new frames are delayed by three baud periods
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40084404" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="RXEN" bitoffset="0" bitlength="1">
          <description>Receiver Enable</description>
        </field>
        <field name="RXDIS" bitoffset="1" bitlength="1">
          <description>Receiver Disable</description>
        </field>
        <field name="TXEN" bitoffset="2" bitlength="1">
          <description>Transmitter Enable</description>
        </field>
        <field name="TXDIS" bitoffset="3" bitlength="1">
          <description>Transmitter Disable</description>
        </field>
        <field name="RXBLOCKEN" bitoffset="4" bitlength="1">
          <description>Receiver Block Enable</description>
        </field>
        <field name="RXBLOCKDIS" bitoffset="5" bitlength="1">
          <description>Receiver Block Disable</description>
        </field>
        <field name="CLEARTX" bitoffset="6" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARRX" bitoffset="7" bitlength="1">
          <description>Clear RX</description>
        </field>
      </register>
      <register name="STATUS" address="0x40084408" access="RO" resetvalue="0x00000010">
        <description>Status Register</description>
        <field name="RXENS" bitoffset="0" bitlength="1">
          <description>Receiver Enable Status</description>
        </field>
        <field name="TXENS" bitoffset="1" bitlength="1">
          <description>Transmitter Enable Status</description>
        </field>
        <field name="RXBLOCK" bitoffset="2" bitlength="1">
          <description>Block Incoming Data</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="4" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="5" bitlength="1">
          <description>RX Data Valid</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4008440c" access="RW" resetvalue="0x00000000">
        <description>Clock Control Register</description>
        <field name="DIV" bitoffset="3" bitlength="12">
          <description>
        Fractional Clock Divider
          </description>
        </field>
      </register>
      <register name="STARTFRAME" address="0x40084410" access="RW" resetvalue="0x00000000">
        <description>Start Frame Register</description>
        <field name="STARTFRAME" bitoffset="0" bitlength="9">
          <description>
        Start Frame
          </description>
        </field>
      </register>
      <register name="SIGFRAME" address="0x40084414" access="RW" resetvalue="0x00000000">
        <description>Signal Frame Register</description>
        <field name="SIGFRAME" bitoffset="0" bitlength="9">
          <description>
        Signal Frame
          </description>
        </field>
      </register>
      <register name="RXDATAX" address="0x40084418" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Extended Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="9">
          <description>
        RX Data
          </description>
        </field>
        <field name="PERR" bitoffset="14" bitlength="1">
          <description>Receive Data Parity Error</description>
        </field>
        <field name="FERR" bitoffset="15" bitlength="1">
          <description>Receive Data Framing Error</description>
        </field>
      </register>
      <register name="RXDATA" address="0x4008441c" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDATAXP" address="0x40084420" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Extended Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="9">
          <description>
        RX Data Peek
          </description>
        </field>
        <field name="PERRP" bitoffset="14" bitlength="1">
          <description>Receive Data Parity Error Peek</description>
        </field>
        <field name="FERRP" bitoffset="15" bitlength="1">
          <description>Receive Data Framing Error Peek</description>
        </field>
      </register>
      <register name="TXDATAX" address="0x40084424" access="WO" resetvalue="0x00000000">
        <description>Transmit Buffer Data Extended Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="9">
          <description>
        TX Data
          </description>
        </field>
        <field name="TXBREAK" bitoffset="13" bitlength="1">
          <description>Transmit Data As Break</description>
        </field>
        <field name="TXDISAT" bitoffset="14" bitlength="1">
          <description>Disable TX After Transmission</description>
        </field>
        <field name="RXENAT" bitoffset="15" bitlength="1">
          <description>Enable RX After Transmission</description>
        </field>
      </register>
      <register name="TXDATA" address="0x40084428" access="WO" resetvalue="0x00000000">
        <description>Transmit Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4008442c" access="RO" resetvalue="0x00000002">
        <description>Interrupt Flag Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Start Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Signal Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40084430" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Set TX Complete Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>Set RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>Set RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>Set TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Set Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Set Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Set Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Set Start Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Set Signal Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x40084434" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>Clear TX Complete Interrupt Flag</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>Clear RX Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>Clear RX Underflow Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>Clear TX Overflow Interrupt Flag</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Clear Parity Error Interrupt Flag</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Clear Framing Error Interrupt Flag</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Clear Multi-Processor Address Frame Interrupt Flag</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Clear Start-Frame Interrupt Flag</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Clear Signal-Frame Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x40084438" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="TXC" bitoffset="0" bitlength="1">
          <description>TX Complete Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="1" bitlength="1">
          <description>TX Buffer Level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="2" bitlength="1">
          <description>RX Data Valid Interrupt Enable</description>
        </field>
        <field name="RXOF" bitoffset="3" bitlength="1">
          <description>RX Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="4" bitlength="1">
          <description>RX Underflow Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="5" bitlength="1">
          <description>TX Overflow Interrupt Enable</description>
        </field>
        <field name="PERR" bitoffset="6" bitlength="1">
          <description>Parity Error Interrupt Enable</description>
        </field>
        <field name="FERR" bitoffset="7" bitlength="1">
          <description>Framing Error Interrupt Enable</description>
        </field>
        <field name="MPAF" bitoffset="8" bitlength="1">
          <description>Multi-Processor Address Frame Interrupt Enable</description>
        </field>
        <field name="STARTF" bitoffset="9" bitlength="1">
          <description>Start Frame Interrupt Enable</description>
        </field>
        <field name="SIGF" bitoffset="10" bitlength="1">
          <description>Signal Frame Interrupt Enable</description>
        </field>
      </register>
      <register name="PULSECTRL" address="0x4008443c" access="RW" resetvalue="0x00000000">
        <description>Pulse Control Register</description>
        <field name="PULSEW" bitoffset="0" bitlength="4">
          <description>
        Pulse Width
          </description>
        </field>
        <field name="PULSEEN" bitoffset="4" bitlength="1">
          <description>Pulse Generator/Extender Enable</description>
        </field>
        <field name="PULSEFILT" bitoffset="5" bitlength="1">
          <description>Pulse Filter</description>
        </field>
      </register>
      <register name="FREEZE" address="0x40084440" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40084444" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>LEUARTn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>LEUARTn_CMD Register Busy</description>
        </field>
        <field name="CLKDIV" bitoffset="2" bitlength="1">
          <description>LEUARTn_CLKDIV Register Busy</description>
        </field>
        <field name="STARTFRAME" bitoffset="3" bitlength="1">
          <description>LEUARTn_STARTFRAME Register Busy</description>
        </field>
        <field name="SIGFRAME" bitoffset="4" bitlength="1">
          <description>LEUARTn_SIGFRAME Register Busy</description>
        </field>
        <field name="TXDATAX" bitoffset="5" bitlength="1">
          <description>LEUARTn_TXDATAX Register Busy</description>
        </field>
        <field name="TXDATA" bitoffset="6" bitlength="1">
          <description>LEUARTn_TXDATA Register Busy</description>
        </field>
        <field name="PULSECTRL" bitoffset="7" bitlength="1">
          <description>LEUARTn_PULSECTRL Register Busy</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40084454" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="RXPEN" bitoffset="0" bitlength="1">
          <description>RX Pin Enable</description>
        </field>
        <field name="TXPEN" bitoffset="1" bitlength="1">
          <description>TX Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="LETIMER" description="">
    <registergroup name="LETIMER0" description="">
      <register name="CTRL" address="0x40082000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="REPMODE" bitoffset="0" bitlength="2">
          <description>
        Repeat Mode
        -
        Value, Description
        0x00, FREE - When started, the LETIMER counts down until it is stopped by software.
        0x01, ONESHOT - The counter counts REP0 times. When REP0 reaches zero, the counter stops.
        0x02, BUFFERED - The counter counts REP0 times. If REP1 has been written, it is loaded into REP0 when REP0 reaches zero. Else the counter stops
        0x03, DOUBLE - Both REP0 and REP1 are decremented when the LETIMER wraps around. The LETIMER counts until both REP0 and REP1 are zero
          </description>
        </field>
        <field name="UFOA0" bitoffset="2" bitlength="2">
          <description>
        Underflow Output Action 0
        -
        Value, Description
        0x00, NONE - LETn_O0 is held at its idle value as defined by OPOL0.
        0x01, TOGGLE - LETn_O0 is toggled on CNT underflow.
        0x02, PULSE - LETn_O0 is held active for one LFACLKLETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL0.
        0x03, PWM - LETn_O0 is set idle on CNT underflow, and active on compare match with COMP1
          </description>
        </field>
        <field name="UFOA1" bitoffset="4" bitlength="2">
          <description>
        Underflow Output Action 1
        -
        Value, Description
        0x00, NONE - LETn_O1 is held at its idle value as defined by OPOL1.
        0x01, TOGGLE - LETn_O1 is toggled on CNT underflow.
        0x02, PULSE - LETn_O1 is held active for one LFACLKLETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL1.
        0x03, PWM - LETn_O1 is set idle on CNT underflow, and active on compare match with COMP1
          </description>
        </field>
        <field name="OPOL0" bitoffset="6" bitlength="1">
          <description>Output 0 Polarity</description>
        </field>
        <field name="OPOL1" bitoffset="7" bitlength="1">
          <description>Output 1 Polarity</description>
        </field>
        <field name="BUFTOP" bitoffset="8" bitlength="1">
          <description>Buffered Top</description>
        </field>
        <field name="COMP0TOP" bitoffset="9" bitlength="1">
          <description>Compare Value 0 Is Top Value</description>
        </field>
        <field name="RTCC0TEN" bitoffset="10" bitlength="1">
          <description>RTC Compare 0 Trigger Enable</description>
        </field>
        <field name="RTCC1TEN" bitoffset="11" bitlength="1">
          <description>RTC Compare 1 Trigger Enable</description>
        </field>
        <field name="DEBUGRUN" bitoffset="12" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
      </register>
      <register name="CMD" address="0x40082004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Start LETIMER</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Stop LETIMER</description>
        </field>
        <field name="CLEAR" bitoffset="2" bitlength="1">
          <description>Clear LETIMER</description>
        </field>
        <field name="CTO0" bitoffset="3" bitlength="1">
          <description>Clear Toggle Output 0</description>
        </field>
        <field name="CTO1" bitoffset="4" bitlength="1">
          <description>Clear Toggle Output 1</description>
        </field>
      </register>
      <register name="STATUS" address="0x40082008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="RUNNING" bitoffset="0" bitlength="1">
          <description>LETIMER Running</description>
        </field>
      </register>
      <register name="CNT" address="0x4008200c" access="RO" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="16">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="COMP0" address="0x40082010" access="RW" resetvalue="0x00000000">
        <description>Compare Value Register 0</description>
        <field name="COMP0" bitoffset="0" bitlength="16">
          <description>
        Compare Value 0
          </description>
        </field>
      </register>
      <register name="COMP1" address="0x40082014" access="RW" resetvalue="0x00000000">
        <description>Compare Value Register 1</description>
        <field name="COMP1" bitoffset="0" bitlength="16">
          <description>
        Compare Value 1
          </description>
        </field>
      </register>
      <register name="REP0" address="0x40082018" access="RW" resetvalue="0x00000000">
        <description>Repeat Counter Register 0</description>
        <field name="REP0" bitoffset="0" bitlength="8">
          <description>
        Repeat Counter 0
          </description>
        </field>
      </register>
      <register name="REP1" address="0x4008201c" access="RW" resetvalue="0x00000000">
        <description>Repeat Counter Register 1</description>
        <field name="REP1" bitoffset="0" bitlength="8">
          <description>
        Repeat Counter 1
          </description>
        </field>
      </register>
      <register name="IF" address="0x40082020" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="COMP0" bitoffset="0" bitlength="1">
          <description>Compare Match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="1" bitlength="1">
          <description>Compare Match 1 Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="2" bitlength="1">
          <description>Underflow Interrupt Flag</description>
        </field>
        <field name="REP0" bitoffset="3" bitlength="1">
          <description>Repeat Counter 0 Interrupt Flag</description>
        </field>
        <field name="REP1" bitoffset="4" bitlength="1">
          <description>Repeat Counter 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40082024" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="COMP0" bitoffset="0" bitlength="1">
          <description>Set Compare Match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="1" bitlength="1">
          <description>Set Compare Match 1 Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="2" bitlength="1">
          <description>Set Underflow Interrupt Flag</description>
        </field>
        <field name="REP0" bitoffset="3" bitlength="1">
          <description>Set Repeat Counter 0 Interrupt Flag</description>
        </field>
        <field name="REP1" bitoffset="4" bitlength="1">
          <description>Set Repeat Counter 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x40082028" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="COMP0" bitoffset="0" bitlength="1">
          <description>Clear Compare Match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="1" bitlength="1">
          <description>Clear Compare Match 1 Interrupt Flag</description>
        </field>
        <field name="UF" bitoffset="2" bitlength="1">
          <description>Clear Underflow Interrupt Flag</description>
        </field>
        <field name="REP0" bitoffset="3" bitlength="1">
          <description>Clear Repeat Counter 0 Interrupt Flag</description>
        </field>
        <field name="REP1" bitoffset="4" bitlength="1">
          <description>Clear Repeat Counter 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4008202c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="COMP0" bitoffset="0" bitlength="1">
          <description>Compare Match 0 Interrupt Enable</description>
        </field>
        <field name="COMP1" bitoffset="1" bitlength="1">
          <description>Compare Match 1 Interrupt Enable</description>
        </field>
        <field name="UF" bitoffset="2" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="REP0" bitoffset="3" bitlength="1">
          <description>Repeat Counter 0 Interrupt Enable</description>
        </field>
        <field name="REP1" bitoffset="4" bitlength="1">
          <description>Repeat Counter 1 Interrupt Enable</description>
        </field>
      </register>
      <register name="FREEZE" address="0x40082030" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40082034" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>LETIMERn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>LETIMERn_CMD Register Busy</description>
        </field>
        <field name="COMP0" bitoffset="2" bitlength="1">
          <description>LETIMERn_COMP0 Register Busy</description>
        </field>
        <field name="COMP1" bitoffset="3" bitlength="1">
          <description>LETIMERn_COMP1 Register Busy</description>
        </field>
        <field name="REP0" bitoffset="4" bitlength="1">
          <description>LETIMERn_REP0 Register Busy</description>
        </field>
        <field name="REP1" bitoffset="5" bitlength="1">
          <description>LETIMERn_REP1 Register Busy</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40082040" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="OUT0PEN" bitoffset="0" bitlength="1">
          <description>Output 0 Pin Enable</description>
        </field>
        <field name="OUT1PEN" bitoffset="1" bitlength="1">
          <description>Output 1 Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="PCNT" description="">
    <registergroup name="PCNT0" description="">
      <register name="CTRL" address="0x40086000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Mode Select
        -
        Value, Description
        0x00, DISABLE - The module is disabled
        0x01, OVSSINGLE - Single input LFACLK oversampling mode (available in EM0-EM2)
        0x02, EXTCLKSINGLE - Externally clocked single input counter mode (available in EM0-EM3)
        0x03, EXTCLKQUAD - Externally clocked quadrature decoder mode (available in EM0-EM3)
          </description>
        </field>
        <field name="CNTDIR" bitoffset="2" bitlength="1">
          <description>Non-Quadrature Mode Counter Direction Control</description>
        </field>
        <field name="EDGE" bitoffset="3" bitlength="1">
          <description>Edge Select</description>
        </field>
        <field name="FILT" bitoffset="4" bitlength="1">
          <description>Enable Digital Pulse Width Filter</description>
        </field>
        <field name="RSTEN" bitoffset="5" bitlength="1">
          <description>Enable PCNT Clock Domain Reset</description>
        </field>
      </register>
      <register name="CMD" address="0x40086004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="LCNTIM" bitoffset="0" bitlength="1">
          <description>Load CNT Immediately</description>
        </field>
        <field name="LTOPBIM" bitoffset="1" bitlength="1">
          <description>Load TOPB Immediately</description>
        </field>
      </register>
      <register name="STATUS" address="0x40086008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="DIR" bitoffset="0" bitlength="1">
          <description>Current Counter Direction</description>
        </field>
      </register>
      <register name="CNT" address="0x4008600c" access="RO" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="8">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="TOP" address="0x40086010" access="RO" resetvalue="0x000000FF">
        <description>Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="8">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40086014" access="RW" resetvalue="0x000000FF">
        <description>Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="8">
          <description>
        Counter Top Buffer
          </description>
        </field>
      </register>
      <register name="IF" address="0x40086018" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Read Flag</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Read Flag</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4008601c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow interrupt set</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Set</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40086020" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Clear</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Clear</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x40086024" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40086028" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Select location 0
        0x01, LOC1 - Select location 1
        0x02, LOC2 - Select location 2
          </description>
        </field>
      </register>
      <register name="FREEZE" address="0x4008602c" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40086030" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>PCNTn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>PCNTn_CMD Register Busy</description>
        </field>
        <field name="TOPB" bitoffset="2" bitlength="1">
          <description>PCNTn_TOPB Register Busy</description>
        </field>
      </register>
    </registergroup>
    <registergroup name="PCNT1" description="">
      <register name="CTRL" address="0x40086400" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Mode Select
        -
        Value, Description
        0x00, DISABLE - The module is disabled
        0x01, OVSSINGLE - Single input LFACLK oversampling mode (available in EM0-EM2)
        0x02, EXTCLKSINGLE - Externally clocked single input counter mode (available in EM0-EM3)
        0x03, EXTCLKQUAD - Externally clocked quadrature decoder mode (available in EM0-EM3)
          </description>
        </field>
        <field name="CNTDIR" bitoffset="2" bitlength="1">
          <description>Non-Quadrature Mode Counter Direction Control</description>
        </field>
        <field name="EDGE" bitoffset="3" bitlength="1">
          <description>Edge Select</description>
        </field>
        <field name="FILT" bitoffset="4" bitlength="1">
          <description>Enable Digital Pulse Width Filter</description>
        </field>
        <field name="RSTEN" bitoffset="5" bitlength="1">
          <description>Enable PCNT Clock Domain Reset</description>
        </field>
      </register>
      <register name="CMD" address="0x40086404" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="LCNTIM" bitoffset="0" bitlength="1">
          <description>Load CNT Immediately</description>
        </field>
        <field name="LTOPBIM" bitoffset="1" bitlength="1">
          <description>Load TOPB Immediately</description>
        </field>
      </register>
      <register name="STATUS" address="0x40086408" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="DIR" bitoffset="0" bitlength="1">
          <description>Current Counter Direction</description>
        </field>
      </register>
      <register name="CNT" address="0x4008640c" access="RO" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="8">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="TOP" address="0x40086410" access="RO" resetvalue="0x000000FF">
        <description>Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="8">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40086414" access="RW" resetvalue="0x000000FF">
        <description>Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="8">
          <description>
        Counter Top Buffer
          </description>
        </field>
      </register>
      <register name="IF" address="0x40086418" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Read Flag</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Read Flag</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4008641c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow interrupt set</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Set</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40086420" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Clear</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Clear</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x40086424" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40086428" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Select location 0
        0x01, LOC1 - Select location 1
        0x02, LOC2 - Select location 2
          </description>
        </field>
      </register>
      <register name="FREEZE" address="0x4008642c" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40086430" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>PCNTn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>PCNTn_CMD Register Busy</description>
        </field>
        <field name="TOPB" bitoffset="2" bitlength="1">
          <description>PCNTn_TOPB Register Busy</description>
        </field>
      </register>
    </registergroup>
    <registergroup name="PCNT2" description="">
      <register name="CTRL" address="0x40086800" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="MODE" bitoffset="0" bitlength="2">
          <description>
        Mode Select
        -
        Value, Description
        0x00, DISABLE - The module is disabled
        0x01, OVSSINGLE - Single input LFACLK oversampling mode (available in EM0-EM2)
        0x02, EXTCLKSINGLE - Externally clocked single input counter mode (available in EM0-EM3)
        0x03, EXTCLKQUAD - Externally clocked quadrature decoder mode (available in EM0-EM3)
          </description>
        </field>
        <field name="CNTDIR" bitoffset="2" bitlength="1">
          <description>Non-Quadrature Mode Counter Direction Control</description>
        </field>
        <field name="EDGE" bitoffset="3" bitlength="1">
          <description>Edge Select</description>
        </field>
        <field name="FILT" bitoffset="4" bitlength="1">
          <description>Enable Digital Pulse Width Filter</description>
        </field>
        <field name="RSTEN" bitoffset="5" bitlength="1">
          <description>Enable PCNT Clock Domain Reset</description>
        </field>
      </register>
      <register name="CMD" address="0x40086804" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="LCNTIM" bitoffset="0" bitlength="1">
          <description>Load CNT Immediately</description>
        </field>
        <field name="LTOPBIM" bitoffset="1" bitlength="1">
          <description>Load TOPB Immediately</description>
        </field>
      </register>
      <register name="STATUS" address="0x40086808" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="DIR" bitoffset="0" bitlength="1">
          <description>Current Counter Direction</description>
        </field>
      </register>
      <register name="CNT" address="0x4008680c" access="RO" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="8">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="TOP" address="0x40086810" access="RO" resetvalue="0x000000FF">
        <description>Top Value Register</description>
        <field name="TOP" bitoffset="0" bitlength="8">
          <description>
        Counter Top Value
          </description>
        </field>
      </register>
      <register name="TOPB" address="0x40086814" access="RW" resetvalue="0x000000FF">
        <description>Top Value Buffer Register</description>
        <field name="TOPB" bitoffset="0" bitlength="8">
          <description>
        Counter Top Buffer
          </description>
        </field>
      </register>
      <register name="IF" address="0x40086818" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Read Flag</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Read Flag</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4008681c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow interrupt set</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Set</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40086820" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Clear</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Clear</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Clear</description>
        </field>
      </register>
      <register name="IEN" address="0x40086824" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="UF" bitoffset="0" bitlength="1">
          <description>Underflow Interrupt Enable</description>
        </field>
        <field name="OF" bitoffset="1" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="DIRCNG" bitoffset="2" bitlength="1">
          <description>Direction Change Detect Interrupt Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x40086828" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Select location 0
        0x01, LOC1 - Select location 1
        0x02, LOC2 - Select location 2
          </description>
        </field>
      </register>
      <register name="FREEZE" address="0x4008682c" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40086830" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>PCNTn_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>PCNTn_CMD Register Busy</description>
        </field>
        <field name="TOPB" bitoffset="2" bitlength="1">
          <description>PCNTn_TOPB Register Busy</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="I2C" description="">
    <registergroup name="I2C0" description="">
      <register name="CTRL" address="0x4000a000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>I2C Enable</description>
        </field>
        <field name="SLAVE" bitoffset="1" bitlength="1">
          <description>Addressable as Slave</description>
        </field>
        <field name="AUTOACK" bitoffset="2" bitlength="1">
          <description>Automatic Acknowledge</description>
        </field>
        <field name="AUTOSE" bitoffset="3" bitlength="1">
          <description>Automatic STOP when Empty</description>
        </field>
        <field name="AUTOSN" bitoffset="4" bitlength="1">
          <description>Automatic STOP on NACK</description>
        </field>
        <field name="ARBDIS" bitoffset="5" bitlength="1">
          <description>Arbitration Disable</description>
        </field>
        <field name="GCAMEN" bitoffset="6" bitlength="1">
          <description>General Call Address Match Enable</description>
        </field>
        <field name="CLHR" bitoffset="8" bitlength="2">
          <description>
        Clock Low High Ratio
        -
        Value, Description
        0x00, STANDARD - The ratio is 4:4. Both low and high periods lasts 4 prescaled clock cycles
        0x01, ASYMMETRIC - The ratio is 6:3. Low period lasts 6 and high period lasts 4 prescaled clock cycles
        0x02, FAST - The ratio is 11:6. Low period lasts 16 and high period lasts 9 prescaled clock cycles
          </description>
        </field>
        <field name="BITO" bitoffset="12" bitlength="2">
          <description>
        Bus Idle Timeout
        -
        Value, Description
        0x00, OFF - Timeout disabled
        0x01, 40PCC - Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
        0x02, 80PCC - Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
        0x03, 160PCC - Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
          </description>
        </field>
        <field name="GIBITO" bitoffset="15" bitlength="1">
          <description>Go Idle on Bus Idle Timeout </description>
        </field>
        <field name="CLTO" bitoffset="16" bitlength="3">
          <description>
        Clock Low Timeout
        -
        Value, Description
        0x00, OFF - Timeout disabled
        0x01, 40PCC - Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout.
        0x02, 80PCC - Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout.
        0x03, 160PCC - Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout.
        0x04, 320PPC - Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout.
        0x05, 1024PPC - Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout.
          </description>
        </field>
      </register>
      <register name="CMD" address="0x4000a004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Send start condition</description>
        </field>
        <field name="STOP" bitoffset="1" bitlength="1">
          <description>Send stop condition</description>
        </field>
        <field name="ACK" bitoffset="2" bitlength="1">
          <description>Send ACK</description>
        </field>
        <field name="NACK" bitoffset="3" bitlength="1">
          <description>Send NACK</description>
        </field>
        <field name="CONT" bitoffset="4" bitlength="1">
          <description>Continue transmission</description>
        </field>
        <field name="ABORT" bitoffset="5" bitlength="1">
          <description>Abort transmission</description>
        </field>
        <field name="CLEARTX" bitoffset="6" bitlength="1">
          <description>Clear TX</description>
        </field>
        <field name="CLEARPC" bitoffset="7" bitlength="1">
          <description>Clear Pending Commands</description>
        </field>
      </register>
      <register name="STATE" address="0x4000a008" access="RO" resetvalue="0x00000001">
        <description>State Register</description>
        <field name="BUSY" bitoffset="0" bitlength="1">
          <description>Bus Busy</description>
        </field>
        <field name="MASTER" bitoffset="1" bitlength="1">
          <description>Master</description>
        </field>
        <field name="TRANSMITTER" bitoffset="2" bitlength="1">
          <description>Transmitter</description>
        </field>
        <field name="NACKED" bitoffset="3" bitlength="1">
          <description>Nack Received</description>
        </field>
        <field name="BUSHOLD" bitoffset="4" bitlength="1">
          <description>Bus Held</description>
        </field>
        <field name="STATE" bitoffset="5" bitlength="3">
          <description>
        Transmission State
        -
        Value, Description
        0x00, IDLE - No transmission is being performed.
        0x01, WAIT - Waiting for idle. Will send a start condition as soon as the bus is idle.
        0x02, START - Start transmitted or received
        0x03, ADDR - Address transmitted or received
        0x04, ADDRACK - Address ack/nack transmitted or received
        0x05, DATA - Data transmitted or received
        0x06, DATAACK - Data ack/nack transmitted or received
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x4000a00c" access="RO" resetvalue="0x00000080">
        <description>Status Register</description>
        <field name="PSTART" bitoffset="0" bitlength="1">
          <description>Pending START</description>
        </field>
        <field name="PSTOP" bitoffset="1" bitlength="1">
          <description>Pending STOP</description>
        </field>
        <field name="PACK" bitoffset="2" bitlength="1">
          <description>Pending ACK</description>
        </field>
        <field name="PNACK" bitoffset="3" bitlength="1">
          <description>Pending NACK</description>
        </field>
        <field name="PCONT" bitoffset="4" bitlength="1">
          <description>Pending continue</description>
        </field>
        <field name="PABORT" bitoffset="5" bitlength="1">
          <description>Pending abort</description>
        </field>
        <field name="TXC" bitoffset="6" bitlength="1">
          <description>TX Complete</description>
        </field>
        <field name="TXBL" bitoffset="7" bitlength="1">
          <description>TX Buffer Level</description>
        </field>
        <field name="RXDATAV" bitoffset="8" bitlength="1">
          <description>RX Data Valid</description>
        </field>
      </register>
      <register name="CLKDIV" address="0x4000a010" access="RW" resetvalue="0x00000000">
        <description>Clock Division Register</description>
        <field name="DIV" bitoffset="0" bitlength="9">
          <description>
        Clock Divider
          </description>
        </field>
      </register>
      <register name="SADDR" address="0x4000a014" access="RW" resetvalue="0x00000000">
        <description>Slave Address Register</description>
        <field name="ADDR" bitoffset="1" bitlength="7">
          <description>
        Slave address
          </description>
        </field>
      </register>
      <register name="SADDRMASK" address="0x4000a018" access="RW" resetvalue="0x00000000">
        <description>Slave Address Mask Register</description>
        <field name="MASK" bitoffset="1" bitlength="7">
          <description>
        Slave Address Mask
          </description>
        </field>
      </register>
      <register name="RXDATA" address="0x4000a01c" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Register</description>
        <field name="RXDATA" bitoffset="0" bitlength="8">
          <description>
        RX Data
          </description>
        </field>
      </register>
      <register name="RXDATAP" address="0x4000a020" access="RO" resetvalue="0x00000000">
        <description>Receive Buffer Data Peek Register</description>
        <field name="RXDATAP" bitoffset="0" bitlength="8">
          <description>
        RX Data Peek
          </description>
        </field>
      </register>
      <register name="TXDATA" address="0x4000a024" access="WO" resetvalue="0x00000000">
        <description>Transmit Buffer Data Register</description>
        <field name="TXDATA" bitoffset="0" bitlength="8">
          <description>
        TX Data
          </description>
        </field>
      </register>
      <register name="IF" address="0x4000a028" access="RO" resetvalue="0x00000010">
        <description>Interrupt Flag Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>START condition Interrupt Flag</description>
        </field>
        <field name="RSTART" bitoffset="1" bitlength="1">
          <description>Repeated START condition Interrupt Flag</description>
        </field>
        <field name="ADDR" bitoffset="2" bitlength="1">
          <description>Address Interrupt Flag</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>Transfer Completed Interrupt Flag</description>
        </field>
        <field name="TXBL" bitoffset="4" bitlength="1">
          <description>Transmit Buffer Level Interrupt Flag</description>
        </field>
        <field name="RXDATAV" bitoffset="5" bitlength="1">
          <description>Receive Data Valid Interrupt Flag</description>
        </field>
        <field name="ACK" bitoffset="6" bitlength="1">
          <description>Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="NACK" bitoffset="7" bitlength="1">
          <description>Not Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="MSTOP" bitoffset="8" bitlength="1">
          <description>Master STOP Condition Interrupt Flag</description>
        </field>
        <field name="ARBLOST" bitoffset="9" bitlength="1">
          <description>Arbitration Lost Interrupt Flag</description>
        </field>
        <field name="BUSERR" bitoffset="10" bitlength="1">
          <description>Bus Error Interrupt Flag</description>
        </field>
        <field name="BUSHOLD" bitoffset="11" bitlength="1">
          <description>Bus Held Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="12" bitlength="1">
          <description>Transmit Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="13" bitlength="1">
          <description>Receive Buffer Underflow Interrupt Flag</description>
        </field>
        <field name="BITO" bitoffset="14" bitlength="1">
          <description>Bus Idle Timeout Interrupt Flag</description>
        </field>
        <field name="CLTO" bitoffset="15" bitlength="1">
          <description>Clock Low Timeout Interrupt Flag</description>
        </field>
        <field name="SSTOP" bitoffset="16" bitlength="1">
          <description>Slave STOP condition Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4000a02c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Set START Interrupt Flag</description>
        </field>
        <field name="RSTART" bitoffset="1" bitlength="1">
          <description>Set Repeated START Interrupt Flag</description>
        </field>
        <field name="ADDR" bitoffset="2" bitlength="1">
          <description>Set Address Interrupt Flag</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>Set Transfer Completed Interrupt Flag</description>
        </field>
        <field name="ACK" bitoffset="6" bitlength="1">
          <description>Set Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="NACK" bitoffset="7" bitlength="1">
          <description>Set Not Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="MSTOP" bitoffset="8" bitlength="1">
          <description>Set MSTOP Interrupt Flag</description>
        </field>
        <field name="ARBLOST" bitoffset="9" bitlength="1">
          <description>Set Arbitration Lost Interrupt Flag</description>
        </field>
        <field name="BUSERR" bitoffset="10" bitlength="1">
          <description>Set Bus Error Interrupt Flag</description>
        </field>
        <field name="BUSHOLD" bitoffset="11" bitlength="1">
          <description>Set Bus Held Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="12" bitlength="1">
          <description>Set Transmit Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="13" bitlength="1">
          <description>Set Receive Buffer Underflow Interrupt Flag</description>
        </field>
        <field name="BITO" bitoffset="14" bitlength="1">
          <description>Set Bus Idle Timeout Interrupt Flag</description>
        </field>
        <field name="CLTO" bitoffset="15" bitlength="1">
          <description>Set Clock Low Interrupt Flag</description>
        </field>
        <field name="SSTOP" bitoffset="16" bitlength="1">
          <description>Set SSTOP Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x4000a030" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>Clear START Interrupt Flag</description>
        </field>
        <field name="RSTART" bitoffset="1" bitlength="1">
          <description>Clear Repeated START Interrupt Flag</description>
        </field>
        <field name="ADDR" bitoffset="2" bitlength="1">
          <description>Clear Address Interrupt Flag</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>Clear Transfer Completed Interrupt Flag</description>
        </field>
        <field name="ACK" bitoffset="6" bitlength="1">
          <description>Clear Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="NACK" bitoffset="7" bitlength="1">
          <description>Clear Not Acknowledge Received Interrupt Flag</description>
        </field>
        <field name="MSTOP" bitoffset="8" bitlength="1">
          <description>Clear MSTOP Interrupt Flag</description>
        </field>
        <field name="ARBLOST" bitoffset="9" bitlength="1">
          <description>Clear Arbitration Lost Interrupt Flag</description>
        </field>
        <field name="BUSERR" bitoffset="10" bitlength="1">
          <description>Clear Bus Error Interrupt Flag</description>
        </field>
        <field name="BUSHOLD" bitoffset="11" bitlength="1">
          <description>Clear Bus Held Interrupt Flag</description>
        </field>
        <field name="TXOF" bitoffset="12" bitlength="1">
          <description>Clear Transmit Buffer Overflow Interrupt Flag</description>
        </field>
        <field name="RXUF" bitoffset="13" bitlength="1">
          <description>Clear Receive Buffer Underflow Interrupt Flag</description>
        </field>
        <field name="BITO" bitoffset="14" bitlength="1">
          <description>Clear Bus Idle Timeout Interrupt Flag</description>
        </field>
        <field name="CLTO" bitoffset="15" bitlength="1">
          <description>Clear Clock Low Interrupt Flag</description>
        </field>
        <field name="SSTOP" bitoffset="16" bitlength="1">
          <description>Clear SSTOP Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4000a034" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="START" bitoffset="0" bitlength="1">
          <description>START Condition Interrupt Enable</description>
        </field>
        <field name="RSTART" bitoffset="1" bitlength="1">
          <description>Repeated START condition Interrupt Enable</description>
        </field>
        <field name="ADDR" bitoffset="2" bitlength="1">
          <description>Address Interrupt Enable</description>
        </field>
        <field name="TXC" bitoffset="3" bitlength="1">
          <description>Transfer Completed Interrupt Enable</description>
        </field>
        <field name="TXBL" bitoffset="4" bitlength="1">
          <description>Transmit Buffer level Interrupt Enable</description>
        </field>
        <field name="RXDATAV" bitoffset="5" bitlength="1">
          <description>Receive Data Valid Interrupt Enable</description>
        </field>
        <field name="ACK" bitoffset="6" bitlength="1">
          <description>Acknowledge Received Interrupt Enable</description>
        </field>
        <field name="NACK" bitoffset="7" bitlength="1">
          <description>Not Acknowledge Received Interrupt Enable</description>
        </field>
        <field name="MSTOP" bitoffset="8" bitlength="1">
          <description>MSTOP Interrupt Enable</description>
        </field>
        <field name="ARBLOST" bitoffset="9" bitlength="1">
          <description>Arbitration Lost Interrupt Enable</description>
        </field>
        <field name="BUSERR" bitoffset="10" bitlength="1">
          <description>Bus Error Interrupt Enable</description>
        </field>
        <field name="BUSHOLD" bitoffset="11" bitlength="1">
          <description>Bus Held Interrupt Enable</description>
        </field>
        <field name="TXOF" bitoffset="12" bitlength="1">
          <description>Transmit Buffer Overflow Interrupt Enable</description>
        </field>
        <field name="RXUF" bitoffset="13" bitlength="1">
          <description>Receive Buffer Underflow Interrupt Enable</description>
        </field>
        <field name="BITO" bitoffset="14" bitlength="1">
          <description>Bus Idle Timeout Interrupt Enable</description>
        </field>
        <field name="CLTO" bitoffset="15" bitlength="1">
          <description>Clock Low Interrupt Enable</description>
        </field>
        <field name="SSTOP" bitoffset="16" bitlength="1">
          <description>SSTOP Interrupt Enable</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000a038" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="SDAPEN" bitoffset="0" bitlength="1">
          <description>SDA Pin Enable</description>
        </field>
        <field name="SCLPEN" bitoffset="1" bitlength="1">
          <description>SCL Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="ADC" description="">
    <registergroup name="ADC0" description="">
      <register name="CTRL" address="0x40002000" access="RW" resetvalue="0x001F0000">
        <description>Control Register</description>
        <field name="WARMUPMODE" bitoffset="0" bitlength="2">
          <description>
        Warm-up Mode
        -
        Value, Description
        0x00, NORMAL - ADC is shut down after each conversion
        0x01, FASTBG - Bandgap references do not need warm up, but have reduced accuracy.
        0x02, KEEPSCANREFWARM - Reference selected for scan mode is kept warm.
        0x03, KEEPADCWARM - ADC is kept warmed up and scan reference is kept warm
          </description>
        </field>
        <field name="TAILGATE" bitoffset="3" bitlength="1">
          <description>Conversion Tailgating</description>
        </field>
        <field name="LPFMODE" bitoffset="4" bitlength="2">
          <description>
        Low Pass Filter Mode
        -
        Value, Description
        0x00, BYPASS - No filter or decoupling capacitor
        0x01, DECAP - On chip decoupling capacitor selected
        0x02, RCFILT - On chip RC filter selected
          </description>
        </field>
        <field name="PRESC" bitoffset="8" bitlength="7">
          <description>
        Prescaler Setting
        -
        Value, Description
        0x00, NODIVISION -
          </description>
        </field>
        <field name="TIMEBASE" bitoffset="16" bitlength="5">
          <description>
        Time Base
          </description>
        </field>
        <field name="OVSRSEL" bitoffset="24" bitlength="4">
          <description>
        Oversample Rate Select
        -
        Value, Description
        0x00, X2 - 2 samples for each conversion result
        0x01, X4 - 4 samples for each conversion result
        0x02, X8 - 8 samples for each conversion result
        0x03, X16 - 16 samples for each conversion result
        0x04, X32 - 32 samples for each conversion result
        0x05, X64 - 64 samples for each conversion result
        0x06, X128 - 128 samples for each conversion result
        0x07, X256 - 256 samples for each conversion result
        0x08, X512 - 512 samples for each conversion result
        0x09, X1024 - 1024 samples for each conversion result
        0x0A, X2048 - 2048 samples for each conversion result
        0x0B, X4096 - 4096 samples for each conversion result
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40002004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="SINGLESTART" bitoffset="0" bitlength="1">
          <description>Single Conversion Start</description>
        </field>
        <field name="SINGLESTOP" bitoffset="1" bitlength="1">
          <description>Single Conversion Stop</description>
        </field>
        <field name="SCANSTART" bitoffset="2" bitlength="1">
          <description>Scan Sequence Start</description>
        </field>
        <field name="SCANSTOP" bitoffset="3" bitlength="1">
          <description>Scan Sequence Stop</description>
        </field>
      </register>
      <register name="STATUS" address="0x40002008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="SINGLEACT" bitoffset="0" bitlength="1">
          <description>Single Conversion Active</description>
        </field>
        <field name="SCANACT" bitoffset="1" bitlength="1">
          <description>Scan Conversion Active</description>
        </field>
        <field name="SINGLEREFWARM" bitoffset="8" bitlength="1">
          <description>Single Reference Warmed Up</description>
        </field>
        <field name="SCANREFWARM" bitoffset="9" bitlength="1">
          <description>Scan Reference Warmed Up</description>
        </field>
        <field name="WARM" bitoffset="12" bitlength="1">
          <description>ADC Warmed Up</description>
        </field>
        <field name="SINGLEDV" bitoffset="16" bitlength="1">
          <description>Single Sample Data Valid</description>
        </field>
        <field name="SCANDV" bitoffset="17" bitlength="1">
          <description>Scan Data Valid</description>
        </field>
        <field name="SCANDATASRC" bitoffset="24" bitlength="3">
          <description>
        Scan Data Source
        -
        Value, Description
        0x00, CH0 - Single ended mode: SCANDATA result originates from ADCn_CH0. Differential mode: SCANDATA result originates from ADCn_CH0-ADCn_CH1
        0x01, CH1 - Single ended mode: SCANDATA result originates from ADCn_CH1. Differential mode: SCANDATA result originates from ADCn_CH2_ADCn_CH3
        0x02, CH2 - Single ended mode: SCANDATA result originates from ADCn_CH2. Differential mode: SCANDATA result originates from ADCn_CH4-ADCn_CH5
        0x03, CH3 - Single ended mode: SCANDATA result originates from ADCn_CH3. Differential mode: SCANDATA result originates from ADCn_CH6-ADCn_CH7
        0x04, CH4 - SCANDATA result originates from ADCn_CH4
        0x05, CH5 - SCANDATA result originates from ADCn_CH5
        0x06, CH6 - SCANDATA result originates from ADCn_CH6
        0x07, CH7 - SCANDATA result originates from ADCn_CH7
          </description>
        </field>
      </register>
      <register name="SINGLECTRL" address="0x4000200c" access="RW" resetvalue="0x00000000">
        <description>Single Sample Control Register</description>
        <field name="REP" bitoffset="0" bitlength="1">
          <description>Single Sample Repetitive Mode</description>
        </field>
        <field name="DIFF" bitoffset="1" bitlength="1">
          <description>Single Sample Differential Mode</description>
        </field>
        <field name="ADJ" bitoffset="2" bitlength="1">
          <description>Single Sample Result Adjustment</description>
        </field>
        <field name="RES" bitoffset="4" bitlength="2">
          <description>
        Single Sample Resolution Select
        -
        Value, Description
        0x00, 12BIT - 12-bit resolution
        0x01, 8BIT - 8-bit resolution
        0x02, 6BIT - 6-bit resolution
        0x03, OVS - Oversampling enabled. Oversampling rate is set in OVSRSEL
          </description>
        </field>
        <field name="INPUTSEL" bitoffset="8" bitlength="4">
          <description>
        Single Sample Input Selection
        -
        Value, Description
        0x00, CH0 -
        0x00, CH0CH1 -
        0x01, CH1 -
        0x01, CH2CH3 -
        0x02, CH2 -
        0x02, CH4CH5 -
        0x03, CH6CH7 -
        0x03, CH3 -
        0x04, CH4 -
        0x04, DIFF0 -
        0x05, CH5 -
        0x06, CH6 -
        0x07, CH7 -
        0x08, TEMP -
        0x09, VDDDIV3 -
        0x0A, VDD -
        0x0B, VSS -
        0x0C, VREFDIV2 -
        0x0D, DAC0OUT0 -
        0x0E, DAC0OUT1 -
          </description>
        </field>
        <field name="REF" bitoffset="16" bitlength="3">
          <description>
        Single Sample Reference Selection
        -
        Value, Description
        0x00, 1V25 - Internal 1.25 V reference
        0x01, 2V5 - Internal 2.5 V reference
        0x02, VDD - Buffered VDD
        0x03, 5VDIFF - Internal differential 5 V reference
        0x04, EXTSINGLE - Single ended external reference from pin 6
        0x05, 2XEXTDIFF - Differential external reference, 2x(pin 6 - pin 7)
        0x06, 2XVDD - Unbuffered 2xVDD
          </description>
        </field>
        <field name="AT" bitoffset="20" bitlength="4">
          <description>
        Single Sample Acquisition Time
        -
        Value, Description
        0x00, 1CYCLE - 1 ADC_CLK cycle acquisition time for single sample
        0x01, 2CYCLES - 2 ADC_CLK cycles acquisition time for single sample
        0x02, 4CYCLES - 4 ADC_CLK cycles acquisition time for single sample
        0x03, 8CYCLES - 8 ADC_CLK cycles acquisition time for single sample
        0x04, 16CYCLES - 16 ADC_CLK cycles acquisition time for single sample
        0x05, 32CYCLES - 32 ADC_CLK cycles acquisition time for single sample
        0x06, 64CYCLES - 64 ADC_CLK cycles acquisition time for single sample
        0x07, 128CYCLES - 128 ADC_CLK cycles acquisition time for single sample
        0x08, 256CYCLES - 256 ADC_CLK cycles acquisition time for single sample
          </description>
        </field>
        <field name="PRSEN" bitoffset="24" bitlength="1">
          <description>Single Sample PRS Trigger Enable</description>
        </field>
        <field name="PRSSEL" bitoffset="28" bitlength="3">
          <description>
        Single Sample PRS Trigger Select
        -
        Value, Description
        0x00, PRSCH0 - PRS ch 0 triggers single sample
        0x01, PRSCH1 - PRS ch 1 triggers single sample
        0x02, PRSCH2 - PRS ch 2 triggers single sample
        0x03, PRSCH3 - PRS ch 3 triggers single sample
        0x04, PRSCH4 - PRS ch 4 triggers single sample
        0x05, PRSCH5 - PRS ch 5 triggers single sample
        0x06, PRSCH6 - PRS ch 6 triggers single sample
        0x07, PRSCH7 - PRS ch 7 triggers single sample
          </description>
        </field>
      </register>
      <register name="SCANCTRL" address="0x40002010" access="RW" resetvalue="0x00000000">
        <description>Scan Control Register</description>
        <field name="REP" bitoffset="0" bitlength="1">
          <description>Scan Sequence Repetitive Mode</description>
        </field>
        <field name="DIFF" bitoffset="1" bitlength="1">
          <description>Scan Sequence Differential Mode</description>
        </field>
        <field name="ADJ" bitoffset="2" bitlength="1">
          <description>Scan Sequence Result Adjustment</description>
        </field>
        <field name="RES" bitoffset="4" bitlength="2">
          <description>
        Scan Sequence Resolution Select
        -
        Value, Description
        0x00, 12BIT - 12-bit resolution
        0x01, 8BIT - 8-bit resolution
        0x02, 6BIT - 6-bit resolution
        0x03, OVS - Oversampling enabled. Oversampling rate is set in OVSRSEL
          </description>
        </field>
        <field name="INPUTMASK" bitoffset="8" bitlength="8">
          <description>
        Scan Sequence Input Mask
        -
        Value, Description
        0x01, CH0 -
        0x01, CH0CH1 -
        0x02, CH1 -
        0x02, CH2CH3 -
        0x04, CH2 -
        0x04, CH4CH5 -
        0x08, CH6CH7 -
        0x08, CH3 -
        0x010, CH4 -
        0x020, CH5 -
        0x040, CH6 -
        0x080, CH7 -
          </description>
        </field>
        <field name="REF" bitoffset="16" bitlength="3">
          <description>
        Scan Sequence Reference Selection
        -
        Value, Description
        0x00, 1V25 - Internal 1.25 V reference
        0x01, 2V5 - Internal 2.5 V reference
        0x02, VDD - VDD
        0x03, 5VDIFF - Internal differential 5 V reference
        0x04, EXTSINGLE - Single ended external reference from pin 6
        0x05, 2XEXTDIFF - Differential external reference, 2x(pin 6 - pin 7)
        0x06, 2XVDD - Unbuffered 2xVDD
          </description>
        </field>
        <field name="AT" bitoffset="20" bitlength="4">
          <description>
        Scan Sample Acquisition Time
        -
        Value, Description
        0x00, 1CYCLE - 1 ADC_CLK cycle acquisition time for scan samples
        0x01, 2CYCLES - 2 ADC_CLK cycles acquisition time for scan samples
        0x02, 4CYCLES - 4 ADC_CLK cycles acquisition time for scan samples
        0x03, 8CYCLES - 8 ADC_CLK cycles acquisition time for scan samples
        0x04, 16CYCLES - 16 ADC_CLK cycles acquisition time for scan samples
        0x05, 32CYCLES - 32 ADC_CLK cycles acquisition time for scan samples
        0x06, 64CYCLES - 64 ADC_CLK cycles acquisition time for scan samples
        0x07, 128CYCLES - 128 ADC_CLK cycles acquisition time for scan samples
        0x08, 256CYCLES - 256 ADC_CLK cycles acquisition time for scan samples
          </description>
        </field>
        <field name="PRSEN" bitoffset="24" bitlength="1">
          <description>Scan Sequence PRS Trigger Enable</description>
        </field>
        <field name="PRSSEL" bitoffset="28" bitlength="3">
          <description>
        Scan Sequence PRS Trigger Select
        -
        Value, Description
        0x00, PRSCH0 - PRS ch 0 triggers scan sequence
        0x01, PRSCH1 - PRS ch 1 triggers scan sequence
        0x02, PRSCH2 - PRS ch 2 triggers scan sequence
        0x03, PRSCH3 - PRS ch 3 triggers scan sequence
        0x04, PRSCH4 - PRS ch 4 triggers scan sequence
        0x05, PRSCH5 - PRS ch 5 triggers scan sequence
        0x06, PRSCH6 - PRS ch 6 triggers scan sequence
        0x07, PRSCH7 - PRS ch 7 triggers scan sequence
          </description>
        </field>
      </register>
      <register name="IEN" address="0x40002014" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="SINGLE" bitoffset="0" bitlength="1">
          <description>Single Conversion Complete Interrupt Enable</description>
        </field>
        <field name="SCAN" bitoffset="1" bitlength="1">
          <description>Scan Conversion Complete Interrupt Enable</description>
        </field>
        <field name="SINGLEOF" bitoffset="8" bitlength="1">
          <description>Single Result Overflow Interrupt Enable</description>
        </field>
        <field name="SCANOF" bitoffset="9" bitlength="1">
          <description>Scan Result Overflow Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40002018" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="SINGLE" bitoffset="0" bitlength="1">
          <description>Single Conversion Complete Interrupt Flag</description>
        </field>
        <field name="SCAN" bitoffset="1" bitlength="1">
          <description>Scan Conversion Complete Interrupt Flag</description>
        </field>
        <field name="SINGLEOF" bitoffset="8" bitlength="1">
          <description>Single Result Overflow Interrupt Flag</description>
        </field>
        <field name="SCANOF" bitoffset="9" bitlength="1">
          <description>Scan Result Overflow Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x4000201c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="SINGLE" bitoffset="0" bitlength="1">
          <description>Single Conversion Complete Interrupt Flag Set</description>
        </field>
        <field name="SCAN" bitoffset="1" bitlength="1">
          <description>Scan Conversion Complete Interrupt Flag Set</description>
        </field>
        <field name="SINGLEOF" bitoffset="8" bitlength="1">
          <description>Single Result Overflow Interrupt Flag Set</description>
        </field>
        <field name="SCANOF" bitoffset="9" bitlength="1">
          <description>Scan Result Overflow Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40002020" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="SINGLE" bitoffset="0" bitlength="1">
          <description>Single Conversion Complete Interrupt Flag Clear</description>
        </field>
        <field name="SCAN" bitoffset="1" bitlength="1">
          <description>Scan Conversion Complete Interrupt Flag Clear</description>
        </field>
        <field name="SINGLEOF" bitoffset="8" bitlength="1">
          <description>Single Result Overflow Interrupt Flag Clear</description>
        </field>
        <field name="SCANOF" bitoffset="9" bitlength="1">
          <description>Scan Result Overflow Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="SINGLEDATA" address="0x40002024" access="RO" resetvalue="0x00000000">
        <description>Single Conversion Result Data</description>
        <field name="DATA" bitoffset="0" bitlength="32">
          <description>
        Single Conversion Result Data
          </description>
        </field>
      </register>
      <register name="SCANDATA" address="0x40002028" access="RO" resetvalue="0x00000000">
        <description>Scan Conversion Result Data</description>
        <field name="DATA" bitoffset="0" bitlength="32">
          <description>
        Scan Conversion Result Data
          </description>
        </field>
      </register>
      <register name="SINGLEDATAP" address="0x4000202c" access="RO" resetvalue="0x00000000">
        <description>Single Conversion Result Data Peek Register</description>
        <field name="DATAP" bitoffset="0" bitlength="32">
          <description>
        Single Conversion Result Data Peek
          </description>
        </field>
      </register>
      <register name="SCANDATAP" address="0x40002030" access="RO" resetvalue="0x00000000">
        <description>Scan Sequence Result Data Peek Register</description>
        <field name="DATAP" bitoffset="0" bitlength="32">
          <description>
        Scan Conversion Result Data Peek
          </description>
        </field>
      </register>
      <register name="CAL" address="0x40002034" access="RW" resetvalue="0x3F003F00">
        <description>Calibration Register</description>
        <field name="SINGLEOFFSET" bitoffset="0" bitlength="7">
          <description>
        Single Mode Offset Calibration Value
          </description>
        </field>
        <field name="SINGLEGAIN" bitoffset="8" bitlength="7">
          <description>
        Single Mode Gain Calibration Value
          </description>
        </field>
        <field name="SCANOFFSET" bitoffset="16" bitlength="7">
          <description>
        Scan Mode Offset Calibration Value
          </description>
        </field>
        <field name="SCANGAIN" bitoffset="24" bitlength="7">
          <description>
        Scan Mode Gain Calibration Value
          </description>
        </field>
      </register>
      <register name="BIASPROG" address="0x4000203c" access="RW" resetvalue="0x00000747">
        <description>Bias Programming Register</description>
        <field name="BIASPROG" bitoffset="0" bitlength="4">
          <description>
        Bias Programming Value
          </description>
        </field>
        <field name="HALFBIAS" bitoffset="6" bitlength="1">
          <description>Half Bias Current</description>
        </field>
        <field name="COMPBIAS" bitoffset="8" bitlength="4">
          <description>
        Comparator Bias Value
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="DAC" description="">
    <registergroup name="DAC0" description="">
      <register name="CTRL" address="0x40004000" access="RW" resetvalue="0x00000010">
        <description>Control Register</description>
        <field name="DIFF" bitoffset="0" bitlength="1">
          <description>Differential Mode</description>
        </field>
        <field name="SINEMODE" bitoffset="1" bitlength="1">
          <description>Sine Mode</description>
        </field>
        <field name="CONVMODE" bitoffset="2" bitlength="2">
          <description>
        Conversion Mode
        -
        Value, Description
        0x00, CONTINUOUS - DAC is set in continuous mode
        0x01, SAMPLEHOLD - DAC is set in sample/hold mode
        0x02, SAMPLEOFF - DAC is set in sample/shut off mode
          </description>
        </field>
        <field name="OUTMODE" bitoffset="4" bitlength="2">
          <description>
        Output Mode
        -
        Value, Description
        0x00, DISABLE - DAC output to pin and ADC disabled
        0x01, PIN - DAC output to pin enabled. DAC output to ADC disabled
        0x02, ADC - DAC output to pin disabled. DAC output to ADC enabled
        0x03, PINADC - DAC output to pin and ADC enabled
          </description>
        </field>
        <field name="OUTENPRS" bitoffset="6" bitlength="1">
          <description>PRS Controlled Output Enable</description>
        </field>
        <field name="CH0PRESCRST" bitoffset="7" bitlength="1">
          <description>Channel 0 Start Reset Prescaler</description>
        </field>
        <field name="REFSEL" bitoffset="8" bitlength="2">
          <description>
        Reference Selection
        -
        Value, Description
        0x00, 1V25 - Internal 1.25 V bandgap reference
        0x01, 2V5 - Internal 2.5 V bandgap reference
        0x02, VDD - VDD reference
          </description>
        </field>
        <field name="PRESC" bitoffset="16" bitlength="3">
          <description>
        Prescaler Setting
        -
        Value, Description
        0x00, NODIVISION -
          </description>
        </field>
        <field name="REFRSEL" bitoffset="20" bitlength="2">
          <description>
        Refresh Interval Select
        -
        Value, Description
        0x00, 8CYCLES - All channels with enabled refresh are refreshed every 8 prescaled cycles
        0x01, 16CYCLES - All channels with enabled refresh are refreshed every 16 prescaled cycles
        0x02, 32CYCLES - All channels with enabled refresh are refreshed every 32 prescaled cycles
        0x03, 64CYCLES - All channels with enabled refresh are refreshed every 64 prescaled cycles
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x40004004" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="CH0DV" bitoffset="0" bitlength="1">
          <description>Channel 0 Data Valid</description>
        </field>
        <field name="CH1DV" bitoffset="1" bitlength="1">
          <description>Channel 1 Data Valid</description>
        </field>
      </register>
      <register name="CH0CTRL" address="0x40004008" access="RW" resetvalue="0x00000000">
        <description>Channel 0 Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Channel 0 Enable</description>
        </field>
        <field name="REFREN" bitoffset="1" bitlength="1">
          <description>Channel 0 Automatic Refresh Enable</description>
        </field>
        <field name="PRSEN" bitoffset="2" bitlength="1">
          <description>Channel 0 PRS Trigger Enable</description>
        </field>
        <field name="PRSSEL" bitoffset="4" bitlength="3">
          <description>
        Channel 0 PRS Trigger Select
        -
        Value, Description
        0x00, PRSCH0 - PRS ch 0 triggers channel 0 conversion.
        0x01, PRSCH1 - PRS ch 1 triggers channel 0 conversion.
        0x02, PRSCH2 - PRS ch 2 triggers channel 0 conversion.
        0x03, PRSCH3 - PRS ch 3 triggers channel 0 conversion.
        0x04, PRSCH4 - PRS ch 4 triggers channel 0 conversion.
        0x05, PRSCH5 - PRS ch 5 triggers channel 0 conversion.
        0x06, PRSCH6 - PRS ch 6 triggers channel 0 conversion.
        0x07, PRSCH7 - PRS ch 7 triggers channel 0 conversion.
          </description>
        </field>
      </register>
      <register name="CH1CTRL" address="0x4000400c" access="RW" resetvalue="0x00000000">
        <description>Channel 1 Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Channel 1 Enable</description>
        </field>
        <field name="REFREN" bitoffset="1" bitlength="1">
          <description>Channel 1 Automatic Refresh Enable</description>
        </field>
        <field name="PRSEN" bitoffset="2" bitlength="1">
          <description>Channel 1 PRS Trigger Enable</description>
        </field>
        <field name="PRSSEL" bitoffset="4" bitlength="3">
          <description>
        Channel 1 PRS Trigger Select
        -
        Value, Description
        0x00, PRSCH0 - PRS ch 0 triggers channel 1 conversion.
        0x01, PRSCH1 - PRS ch 1 triggers channel 1 conversion.
        0x02, PRSCH2 - PRS ch 2 triggers channel 1 conversion.
        0x03, PRSCH3 - PRS ch 3 triggers channel 1 conversion.
        0x04, PRSCH4 - PRS ch 4 triggers channel 1 conversion.
        0x05, PRSCH5 - PRS ch 5 triggers channel 1 conversion.
        0x06, PRSCH6 - PRS ch 6 triggers channel 1 conversion.
        0x07, PRSCH7 - PRS ch 7 triggers channel 1 conversion.
          </description>
        </field>
      </register>
      <register name="IEN" address="0x40004010" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="CH0" bitoffset="0" bitlength="1">
          <description>Channel 0 Conversion Complete Interrupt Enable</description>
        </field>
        <field name="CH1" bitoffset="1" bitlength="1">
          <description>Channel 1 Conversion Complete Interrupt Enable</description>
        </field>
        <field name="CH0UF" bitoffset="4" bitlength="1">
          <description>Channel 0 Conversion Data Underflow Interrupt Enable</description>
        </field>
        <field name="CH1UF" bitoffset="5" bitlength="1">
          <description>Channel 1 Conversion Data Underflow Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40004014" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="CH0" bitoffset="0" bitlength="1">
          <description>Channel 0 Conversion Complete Interrupt Flag</description>
        </field>
        <field name="CH1" bitoffset="1" bitlength="1">
          <description>Channel 1 Conversion Complete Interrupt Flag</description>
        </field>
        <field name="CH0UF" bitoffset="4" bitlength="1">
          <description>Channel 0 Data Underflow Interrupt Flag</description>
        </field>
        <field name="CH1UF" bitoffset="5" bitlength="1">
          <description>Channel 1 Data Underflow Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40004018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="CH0" bitoffset="0" bitlength="1">
          <description>Channel 0 Conversion Complete Interrupt Flag Set</description>
        </field>
        <field name="CH1" bitoffset="1" bitlength="1">
          <description>Channel 1 Conversion Complete Interrupt Flag Set</description>
        </field>
        <field name="CH0UF" bitoffset="4" bitlength="1">
          <description>Channel 0 Data Underflow Interrupt Flag Set</description>
        </field>
        <field name="CH1UF" bitoffset="5" bitlength="1">
          <description>Channel 1 Data Underflow Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x4000401c" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="CH0" bitoffset="0" bitlength="1">
          <description>Channel 0 Conversion Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH1" bitoffset="1" bitlength="1">
          <description>Channel 1 Conversion Complete Interrupt Flag Clear</description>
        </field>
        <field name="CH0UF" bitoffset="4" bitlength="1">
          <description>Channel 0 Data Underflow Interrupt Flag Clear</description>
        </field>
        <field name="CH1UF" bitoffset="5" bitlength="1">
          <description>Channel 1 Data Underflow Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="CH0DATA" address="0x40004020" access="RW" resetvalue="0x00000000">
        <description>Channel 0 Data Register</description>
        <field name="DATA" bitoffset="0" bitlength="12">
          <description>
        Channel 0 Data
          </description>
        </field>
      </register>
      <register name="CH1DATA" address="0x40004024" access="RW" resetvalue="0x00000000">
        <description>Channel 1 Data Register</description>
        <field name="DATA" bitoffset="0" bitlength="12">
          <description>
        Channel 1 Data
          </description>
        </field>
      </register>
      <register name="COMBDATA" address="0x40004028" access="WO" resetvalue="0x00000000">
        <description>Combined Data Register</description>
        <field name="CH0DATA" bitoffset="0" bitlength="12">
          <description>
        Channel 0 Data
          </description>
        </field>
        <field name="CH1DATA" bitoffset="16" bitlength="12">
          <description>
        Channel 1 Data
          </description>
        </field>
      </register>
      <register name="CAL" address="0x4000402c" access="RW" resetvalue="0x00400000">
        <description>Calibration Register</description>
        <field name="CH0OFFSET" bitoffset="0" bitlength="6">
          <description>
        Channel 0 Offset Calibration Value
          </description>
        </field>
        <field name="CH1OFFSET" bitoffset="8" bitlength="6">
          <description>
        Channel 1 Offset Calibration Value
          </description>
        </field>
        <field name="GAIN" bitoffset="16" bitlength="7">
          <description>
        Gain Calibration Value
          </description>
        </field>
      </register>
      <register name="BIASPROG" address="0x40004030" access="RW" resetvalue="0x00000047">
        <description>Bias Programming Register</description>
        <field name="BIASPROG" bitoffset="0" bitlength="4">
          <description>
        Bias Programming Value
          </description>
        </field>
        <field name="HALFBIAS" bitoffset="6" bitlength="1">
          <description>Half Bias Current</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="ACMP" description="">
    <registergroup name="ACMP0" description="">
      <register name="CTRL" address="0x40001000" access="RW" resetvalue="0x47000000">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Analog Comparator Enable</description>
        </field>
        <field name="MUXEN" bitoffset="1" bitlength="1">
          <description>Input Mux Enable</description>
        </field>
        <field name="INACTVAL" bitoffset="2" bitlength="1">
          <description>Inactive Value</description>
        </field>
        <field name="GPIOINV" bitoffset="3" bitlength="1">
          <description>Comparator GPIO Output Invert</description>
        </field>
        <field name="HYSTSEL" bitoffset="4" bitlength="3">
          <description>
        Hysteresis Select
        -
        Value, Description
        0x00, HYST0 - No hysteresis
        0x01, HYST1 - ~15 mV hysteresis
        0x02, HYST2 - ~22 mV hysteresis
        0x03, HYST3 - ~29 mV hysteresis
        0x04, HYST4 - ~36 mV hysteresis
        0x05, HYST5 - ~43 mV hysteresis
        0x06, HYST6 - ~50 mV hysteresis
        0x07, HYST7 - ~57 mV hysteresis
          </description>
        </field>
        <field name="WARMTIME" bitoffset="8" bitlength="3">
          <description>
        Warm-up Time
        -
        Value, Description
        0x00, 4CYCLES - 4 HFPERCLK cycles
        0x01, 8CYCLES - 8 HFPERCLK cycles
        0x02, 16CYCLES - 16 HFPERCLK cycles
        0x03, 32CYCLES - 32 HFPERCLK cycles
        0x04, 64CYCLES - 64 HFPERCLK cycles
        0x05, 128CYCLES - 128 HFPERCLK cycles
        0x06, 256CYCLES - 256 HFPERCLK cycles
        0x07, 512CYCLES - 512 HFPERCLK cycles
          </description>
        </field>
        <field name="IRISE" bitoffset="16" bitlength="1">
          <description>Rising Edge Interrupt Sense</description>
        </field>
        <field name="IFALL" bitoffset="17" bitlength="1">
          <description>Falling Edge Interrupt Sense</description>
        </field>
        <field name="BIASPROG" bitoffset="24" bitlength="4">
          <description>
        Bias Configuration
          </description>
        </field>
        <field name="HALFBIAS" bitoffset="30" bitlength="1">
          <description>Half Bias Current</description>
        </field>
        <field name="FULLBIAS" bitoffset="31" bitlength="1">
          <description>Full Bias Current</description>
        </field>
      </register>
      <register name="INPUTSEL" address="0x40001004" access="RW" resetvalue="0x00010080">
        <description>Input Selection Register</description>
        <field name="POSSEL" bitoffset="0" bitlength="3">
          <description>
        Positive Input Select
        -
        Value, Description
        0x00, CH0 - Channel 0 as positive input
        0x01, CH1 - Channel 1 as positive input
        0x02, CH2 - Channel 2 as positive input
        0x03, CH3 - Channel 3 as positive input
        0x04, CH4 - Channel 4 as positive input
        0x05, CH5 - Channel 5 as positive input
        0x06, CH6 - Channel 6 as positive input
        0x07, CH7 - Channel 7 as positive input
          </description>
        </field>
        <field name="NEGSEL" bitoffset="4" bitlength="4">
          <description>
        Negative Input Select
        -
        Value, Description
        0x00, CH0 - Channel 0 as negative input
        0x01, CH1 - Channel 1 as negative input
        0x02, CH2 - Channel 2 as negative input
        0x03, CH3 - Channel 3 as negative input
        0x04, CH4 - Channel 4 as negative input
        0x05, CH5 - Channel 5 as negative input
        0x06, CH6 - Channel 6 as negative input
        0x07, CH7 - Channel 7 as negative input
        0x08, 1V25 - 1.25 V as negative input
        0x09, 2V5 - 2.5 V as negative input
        0x0A, VDD - Scaled VDD as negative input
        0x0B, CAPSENSE - Capacitive sense mode
          </description>
        </field>
        <field name="VDDLEVEL" bitoffset="8" bitlength="6">
          <description>
        VDD Reference Level
          </description>
        </field>
        <field name="LPREF" bitoffset="16" bitlength="1">
          <description>Low Power Reference Mode</description>
        </field>
        <field name="CSRESEN" bitoffset="24" bitlength="1">
          <description>Capacitive Sense Mode Internal Resistor Enable</description>
        </field>
        <field name="CSRESSEL" bitoffset="28" bitlength="2">
          <description>
        Capacitive Sense Mode Internal Resistor Select
        -
        Value, Description
        0x00, RES0 - Internal capacitive sense resistor value 0
        0x01, RES1 - Internal capacitive sense resistor value 1
        0x02, RES2 - Internal capacitive sense resistor value 2
        0x03, RES3 - Internal capacitive sense resistor value 3
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x40001008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="ACMPACT" bitoffset="0" bitlength="1">
          <description>Analog Comparator Active</description>
        </field>
        <field name="ACMPOUT" bitoffset="1" bitlength="1">
          <description>Analog Comparator Output</description>
        </field>
      </register>
      <register name="IEN" address="0x4000100c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Trigger Interrupt Enable</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40001010" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40001014" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Set</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40001018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Clear</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000101c" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="ACMPPEN" bitoffset="0" bitlength="1">
          <description>ACMP Output Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
    <registergroup name="ACMP1" description="">
      <register name="CTRL" address="0x40001400" access="RW" resetvalue="0x47000000">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Analog Comparator Enable</description>
        </field>
        <field name="MUXEN" bitoffset="1" bitlength="1">
          <description>Input Mux Enable</description>
        </field>
        <field name="INACTVAL" bitoffset="2" bitlength="1">
          <description>Inactive Value</description>
        </field>
        <field name="GPIOINV" bitoffset="3" bitlength="1">
          <description>Comparator GPIO Output Invert</description>
        </field>
        <field name="HYSTSEL" bitoffset="4" bitlength="3">
          <description>
        Hysteresis Select
        -
        Value, Description
        0x00, HYST0 - No hysteresis
        0x01, HYST1 - ~15 mV hysteresis
        0x02, HYST2 - ~22 mV hysteresis
        0x03, HYST3 - ~29 mV hysteresis
        0x04, HYST4 - ~36 mV hysteresis
        0x05, HYST5 - ~43 mV hysteresis
        0x06, HYST6 - ~50 mV hysteresis
        0x07, HYST7 - ~57 mV hysteresis
          </description>
        </field>
        <field name="WARMTIME" bitoffset="8" bitlength="3">
          <description>
        Warm-up Time
        -
        Value, Description
        0x00, 4CYCLES - 4 HFPERCLK cycles
        0x01, 8CYCLES - 8 HFPERCLK cycles
        0x02, 16CYCLES - 16 HFPERCLK cycles
        0x03, 32CYCLES - 32 HFPERCLK cycles
        0x04, 64CYCLES - 64 HFPERCLK cycles
        0x05, 128CYCLES - 128 HFPERCLK cycles
        0x06, 256CYCLES - 256 HFPERCLK cycles
        0x07, 512CYCLES - 512 HFPERCLK cycles
          </description>
        </field>
        <field name="IRISE" bitoffset="16" bitlength="1">
          <description>Rising Edge Interrupt Sense</description>
        </field>
        <field name="IFALL" bitoffset="17" bitlength="1">
          <description>Falling Edge Interrupt Sense</description>
        </field>
        <field name="BIASPROG" bitoffset="24" bitlength="4">
          <description>
        Bias Configuration
          </description>
        </field>
        <field name="HALFBIAS" bitoffset="30" bitlength="1">
          <description>Half Bias Current</description>
        </field>
        <field name="FULLBIAS" bitoffset="31" bitlength="1">
          <description>Full Bias Current</description>
        </field>
      </register>
      <register name="INPUTSEL" address="0x40001404" access="RW" resetvalue="0x00010080">
        <description>Input Selection Register</description>
        <field name="POSSEL" bitoffset="0" bitlength="3">
          <description>
        Positive Input Select
        -
        Value, Description
        0x00, CH0 - Channel 0 as positive input
        0x01, CH1 - Channel 1 as positive input
        0x02, CH2 - Channel 2 as positive input
        0x03, CH3 - Channel 3 as positive input
        0x04, CH4 - Channel 4 as positive input
        0x05, CH5 - Channel 5 as positive input
        0x06, CH6 - Channel 6 as positive input
        0x07, CH7 - Channel 7 as positive input
          </description>
        </field>
        <field name="NEGSEL" bitoffset="4" bitlength="4">
          <description>
        Negative Input Select
        -
        Value, Description
        0x00, CH0 - Channel 0 as negative input
        0x01, CH1 - Channel 1 as negative input
        0x02, CH2 - Channel 2 as negative input
        0x03, CH3 - Channel 3 as negative input
        0x04, CH4 - Channel 4 as negative input
        0x05, CH5 - Channel 5 as negative input
        0x06, CH6 - Channel 6 as negative input
        0x07, CH7 - Channel 7 as negative input
        0x08, 1V25 - 1.25 V as negative input
        0x09, 2V5 - 2.5 V as negative input
        0x0A, VDD - Scaled VDD as negative input
        0x0B, CAPSENSE - Capacitive sense mode
          </description>
        </field>
        <field name="VDDLEVEL" bitoffset="8" bitlength="6">
          <description>
        VDD Reference Level
          </description>
        </field>
        <field name="LPREF" bitoffset="16" bitlength="1">
          <description>Low Power Reference Mode</description>
        </field>
        <field name="CSRESEN" bitoffset="24" bitlength="1">
          <description>Capacitive Sense Mode Internal Resistor Enable</description>
        </field>
        <field name="CSRESSEL" bitoffset="28" bitlength="2">
          <description>
        Capacitive Sense Mode Internal Resistor Select
        -
        Value, Description
        0x00, RES0 - Internal capacitive sense resistor value 0
        0x01, RES1 - Internal capacitive sense resistor value 1
        0x02, RES2 - Internal capacitive sense resistor value 2
        0x03, RES3 - Internal capacitive sense resistor value 3
          </description>
        </field>
      </register>
      <register name="STATUS" address="0x40001408" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="ACMPACT" bitoffset="0" bitlength="1">
          <description>Analog Comparator Active</description>
        </field>
        <field name="ACMPOUT" bitoffset="1" bitlength="1">
          <description>Analog Comparator Output</description>
        </field>
      </register>
      <register name="IEN" address="0x4000140c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Trigger Interrupt Enable</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40001410" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40001414" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Set</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40001418" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Clear</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Clear</description>
        </field>
      </register>
      <register name="ROUTE" address="0x4000141c" access="RW" resetvalue="0x00000000">
        <description>I/O Routing Register</description>
        <field name="ACMPPEN" bitoffset="0" bitlength="1">
          <description>ACMP Output Pin Enable</description>
        </field>
        <field name="LOCATION" bitoffset="8" bitlength="2">
          <description>
        I/O Location
        -
        Value, Description
        0x00, LOC0 - Location 0
        0x01, LOC1 - Location 1
        0x02, LOC2 - Location 2
        0x03, LOC3 - Location 3
          </description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="VCMP" description="">
    <registergroup name="VCMP" description="">
      <register name="CTRL" address="0x40000000" access="RW" resetvalue="0x47000000">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Voltage Supply Comparator Enable</description>
        </field>
        <field name="INACTVAL" bitoffset="2" bitlength="1">
          <description>Inactive Value</description>
        </field>
        <field name="HYSTEN" bitoffset="4" bitlength="1">
          <description>Hysteresis Enable</description>
        </field>
        <field name="WARMTIME" bitoffset="8" bitlength="3">
          <description>
        Warm-Up Time
        -
        Value, Description
        0x00, 4CYCLES - 4 HFPERCLK cycles
        0x01, 8CYCLES - 8 HFPERCLK cycles
        0x02, 16CYCLES - 16 HFPERCLK cycles
        0x03, 32CYCLES - 32 HFPERCLK cycles
        0x04, 64CYCLES - 64 HFPERCLK cycles
        0x05, 128CYCLES - 128 HFPERCLK cycles
        0x06, 256CYCLES - 256 HFPERCLK cycles
        0x07, 512CYCLES - 512 HFPERCLK cycles
          </description>
        </field>
        <field name="IRISE" bitoffset="16" bitlength="1">
          <description>Rising Edge Interrupt Sense</description>
        </field>
        <field name="IFALL" bitoffset="17" bitlength="1">
          <description>Falling Edge Interrupt Sense</description>
        </field>
        <field name="BIASPROG" bitoffset="24" bitlength="4">
          <description>
        VCMP Bias Programming Value
          </description>
        </field>
        <field name="HALFBIAS" bitoffset="30" bitlength="1">
          <description>Half Bias Current</description>
        </field>
      </register>
      <register name="INPUTSEL" address="0x40000004" access="RW" resetvalue="0x00000000">
        <description>Input Selection Register</description>
        <field name="TRIGLEVEL" bitoffset="0" bitlength="6">
          <description>
        Trigger Level
          </description>
        </field>
        <field name="LPREF" bitoffset="8" bitlength="1">
          <description>Low Power Reference</description>
        </field>
      </register>
      <register name="STATUS" address="0x40000008" access="RO" resetvalue="0x00000000">
        <description>Status Register</description>
        <field name="VCMPACT" bitoffset="0" bitlength="1">
          <description>Voltage Supply Comparator Active</description>
        </field>
        <field name="VCMPOUT" bitoffset="1" bitlength="1">
          <description>Voltage Supply Comparator Output</description>
        </field>
      </register>
      <register name="IEN" address="0x4000000c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Trigger Interrupt Enable</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Enable</description>
        </field>
      </register>
      <register name="IF" address="0x40000010" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40000014" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Set</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Set</description>
        </field>
      </register>
      <register name="IFC" address="0x40000018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="EDGE" bitoffset="0" bitlength="1">
          <description>Edge Triggered Interrupt Flag Clear</description>
        </field>
        <field name="WARMUP" bitoffset="1" bitlength="1">
          <description>Warm-up Interrupt Flag Clear</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="RTC" description="">
    <registergroup name="RTC" description="">
      <register name="CTRL" address="0x40080000" access="RW" resetvalue="0x00000000">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>RTC Enable</description>
        </field>
        <field name="DEBUGRUN" bitoffset="1" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
        <field name="COMP0TOP" bitoffset="2" bitlength="1">
          <description>Compare Channel 0 is Top Value</description>
        </field>
      </register>
      <register name="CNT" address="0x40080004" access="RO" resetvalue="0x00000000">
        <description>Counter Value Register</description>
        <field name="CNT" bitoffset="0" bitlength="24">
          <description>
        Counter Value
          </description>
        </field>
      </register>
      <register name="COMP0" address="0x40080008" access="RW" resetvalue="0x00000000">
        <description>Compare Value Register 0</description>
        <field name="COMP0" bitoffset="0" bitlength="24">
          <description>
        Compare Value 0
          </description>
        </field>
      </register>
      <register name="COMP1" address="0x4008000c" access="RW" resetvalue="0x00000000">
        <description>Compare Value Register 1</description>
        <field name="COMP1" bitoffset="0" bitlength="24">
          <description>
        Compare Value 1
          </description>
        </field>
      </register>
      <register name="IF" address="0x40080010" access="RO" resetvalue="0x00000000">
        <description>Interrupt Flag Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Flag</description>
        </field>
        <field name="COMP0" bitoffset="1" bitlength="1">
          <description>Compare Match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="2" bitlength="1">
          <description>Compare Match 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IFS" address="0x40080014" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Set Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Set Overflow Interrupt Flag</description>
        </field>
        <field name="COMP0" bitoffset="1" bitlength="1">
          <description>Set Compare match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="2" bitlength="1">
          <description>Set Compare match 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IFC" address="0x40080018" access="WO" resetvalue="0x00000000">
        <description>Interrupt Flag Clear Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Clear Overflow Interrupt Flag</description>
        </field>
        <field name="COMP0" bitoffset="1" bitlength="1">
          <description>Clear Compare match 0 Interrupt Flag</description>
        </field>
        <field name="COMP1" bitoffset="2" bitlength="1">
          <description>Clear Compare match 1 Interrupt Flag</description>
        </field>
      </register>
      <register name="IEN" address="0x4008001c" access="RW" resetvalue="0x00000000">
        <description>Interrupt Enable Register</description>
        <field name="OF" bitoffset="0" bitlength="1">
          <description>Overflow Interrupt Enable</description>
        </field>
        <field name="COMP0" bitoffset="1" bitlength="1">
          <description>Compare Match 0 Interrupt Enable</description>
        </field>
        <field name="COMP1" bitoffset="2" bitlength="1">
          <description>Compare Match 1 Interrupt Enable</description>
        </field>
      </register>
      <register name="FREEZE" address="0x40080020" access="RW" resetvalue="0x00000000">
        <description>Freeze Register</description>
        <field name="REGFREEZE" bitoffset="0" bitlength="1">
          <description>Register Update Freeze</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40080024" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>RTC_CTRL Register Busy</description>
        </field>
        <field name="COMP0" bitoffset="1" bitlength="1">
          <description>RTC_COMP0 Register Busy</description>
        </field>
        <field name="COMP1" bitoffset="2" bitlength="1">
          <description>RTC_COMP1 Register Busy</description>
        </field>
      </register>
    </registergroup>
  </group>
  <group name="WDOG" description="">
    <registergroup name="WDOG" description="">
      <register name="CTRL" address="0x40088000" access="RW" resetvalue="0x00000F00">
        <description>Control Register</description>
        <field name="EN" bitoffset="0" bitlength="1">
          <description>Watchdog Timer Enable</description>
        </field>
        <field name="DEBUGRUN" bitoffset="1" bitlength="1">
          <description>Debug Mode Run Enable</description>
        </field>
        <field name="EM2RUN" bitoffset="2" bitlength="1">
          <description>Energy Mode 2 Run Enable</description>
        </field>
        <field name="EM3RUN" bitoffset="3" bitlength="1">
          <description>Energy Mode 3 Run Enable</description>
        </field>
        <field name="LOCK" bitoffset="4" bitlength="1">
          <description>Configuration lock</description>
        </field>
        <field name="EM4BLOCK" bitoffset="5" bitlength="1">
          <description>Energy Mode 4 Block</description>
        </field>
        <field name="SWOSCBLOCK" bitoffset="6" bitlength="1">
          <description>Software Oscillator Disable Block</description>
        </field>
        <field name="PERSEL" bitoffset="8" bitlength="4">
          <description>
        Watchdog Timeout Period Select.
          </description>
        </field>
        <field name="CLKSEL" bitoffset="12" bitlength="2">
          <description>
        Watchdog Clock Select
        -
        Value, Description
        0x00, ULFRCO - ULFRCO
        0x01, LFRCO - LFRCO
        0x02, LFXO - LFXO
          </description>
        </field>
      </register>
      <register name="CMD" address="0x40088004" access="WO" resetvalue="0x00000000">
        <description>Command Register</description>
        <field name="CLEAR" bitoffset="0" bitlength="1">
          <description>Watchdog Timer Clear</description>
        </field>
      </register>
      <register name="SYNCBUSY" address="0x40088008" access="RO" resetvalue="0x00000000">
        <description>Synchronization Busy Register</description>
        <field name="CTRL" bitoffset="0" bitlength="1">
          <description>WDOG_CTRL Register Busy</description>
        </field>
        <field name="CMD" bitoffset="1" bitlength="1">
          <description>WDOG_CMD Register Busy</description>
        </field>
      </register>
    </registergroup>
  </group>
</model>
