// Seed: 942107344
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(negedge -1'b0) -1 ? id_2 : -1 ? {id_2 | 1{1'h0}} : 1 ? -1 : id_2) id_2 = id_1;
  reg id_5;
  id_6 :
  assert property (@(id_4 or id_1 or posedge -1) id_6 + id_2) id_5 <= id_5 * 1'b0;
endmodule
macromodule module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_3 = id_3, id_4, id_5;
  final id_1 = -1'h0;
  wire id_6;
  reg id_7, id_8;
  wire id_9;
  wire id_10, id_11 = id_2;
  always id_7 <= id_7;
  wire id_12 = (1);
endmodule
