/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE : uint8_t
{
    _0_video_mux_LCDIF_DATA22 /*!< Select mux mode: ALT0 mux port:
                                 VIDEO_MUX_LCDIF_DATA22 of instance: VIDEO_MUX
                               */
        ,
    _1_EMVSIM2_PD = 1 /*!< Select mux mode: ALT1 mux port: EMVSIM2_PD of
                         instance: EMVSIM2 */
        ,
    _2_WDOG2_B =
        2 /*!< Select mux mode: ALT2 mux port: WDOG2_B of instance: WDOG2 */,
    _3_video_mux_EXT_DCIC1 = 3 /*!< Select mux mode: ALT3 mux port:
                                  VIDEO_MUX_EXT_DCIC1 of instance: VIDEO_MUX */
        ,
    _4_enet_1g_REF_CLK = 4 /*!< Select mux mode: ALT4 mux port: ENET_1G_REF_CLK
                              of instance: ENET_1G */
        ,
    _5_gpio_mux5_IO15 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX5_IO15
                             of instance: GPIO_MUX5 */
        ,
    _6_can1_TX = 6 /*!< Select mux mode: ALT6 mux port: FLEXCAN1_TX of
                      instance: FLEXCAN1 */
        ,
    _8_enet_qos_1588_EVENT0_IN =
        8 /*!< Select mux mode: ALT8 mux port: ENET_QOS_1588_EVENT0_IN of
             instance: ENET_QOS */
        ,
    _9_lpspi4_SDO = 9 /*!< Select mux mode: ALT9 mux port: LPSPI4_SOUT of
                         instance: LPSPI4 */
        ,
    _10_gpio11_IO15 = 10 /*!< Select mux mode: ALT10 mux port: GPIO11_IO15 of
                            instance: GPIO11 */
};
static_assert(sizeof(IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE) == 1);

/**
 * Converts IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
        _0_video_mux_LCDIF_DATA22:
        result = "_0_video_mux_LCDIF_DATA22";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_1_EMVSIM2_PD:
        result = "_1_EMVSIM2_PD";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_2_WDOG2_B:
        result = "_2_WDOG2_B";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
        _3_video_mux_EXT_DCIC1:
        result = "_3_video_mux_EXT_DCIC1";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_4_enet_1g_REF_CLK:
        result = "_4_enet_1g_REF_CLK";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_5_gpio_mux5_IO15:
        result = "_5_gpio_mux5_IO15";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_6_can1_TX:
        result = "_6_can1_TX";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
        _8_enet_qos_1588_EVENT0_IN:
        result = "_8_enet_qos_1588_EVENT0_IN";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_9_lpspi4_SDO:
        result = "_9_lpspi4_SDO";
        break;
    case IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_10_gpio11_IO15:
        result = "_10_gpio11_IO15";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(const char *data,
                        IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_video_mux_LCDIF_DATA22", 25)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
            _0_video_mux_LCDIF_DATA22;
    }
    else if ((result = !strncmp(data, "_1_EMVSIM2_PD", 13)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_1_EMVSIM2_PD;
    }
    else if ((result = !strncmp(data, "_2_WDOG2_B", 10)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_2_WDOG2_B;
    }
    else if ((result = !strncmp(data, "_3_video_mux_EXT_DCIC1", 22)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
            _3_video_mux_EXT_DCIC1;
    }
    else if ((result = !strncmp(data, "_4_enet_1g_REF_CLK", 18)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_4_enet_1g_REF_CLK;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux5_IO15", 17)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_5_gpio_mux5_IO15;
    }
    else if ((result = !strncmp(data, "_6_can1_TX", 10)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_6_can1_TX;
    }
    else if ((result = !strncmp(data, "_8_enet_qos_1588_EVENT0_IN", 26)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::
            _8_enet_qos_1588_EVENT0_IN;
    }
    else if ((result = !strncmp(data, "_9_lpspi4_SDO", 13)))
    {
        output = IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_9_lpspi4_SDO;
    }
    else if ((result = !strncmp(data, "_10_gpio11_IO15", 15)))
    {
        output =
            IOMUXC_SW_MUX_CTL_PAD_GPIO_DISP_B2_14_MUX_MODE::_10_gpio11_IO15;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
