Source Block: hdl/library/util_ccat/util_ccat.v@69:79@HdlIdDef
  input   [(CH_DW-1):0]             data_7;
  output  [((CH_CNT*CH_DW)-1):0]    ccat_data;

  // internal signals

  wire    [((CH_MCNT*CH_DW)-1):0]   data_s;

  // concatenate

  assign data_s[((CH_DW*1)-1):(CH_DW*0)] = data_0;
  assign data_s[((CH_DW*2)-1):(CH_DW*1)] = data_1;

Diff Content:
- 74   wire    [((CH_MCNT*CH_DW)-1):0]   data_s;
+ 74   wire    [((NUM_OF_CHANNELS_M*CHANNEL_DATA_WIDTH)-1):0]   data_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_bsplit/util_bsplit.v@69:79
  output  [(CH_DW-1):0]             split_data_6;
  output  [(CH_DW-1):0]             split_data_7;

  // internal signals

  wire    [((CH_MCNT*CH_DW)-1):0]   data_s;

  // extend and split
  
  assign data_s[((CH_MCNT*CH_DW)-1):(CH_CNT*CH_DW)] = 'd0;
  assign data_s[((CH_CNT*CH_DW)-1):0] = data;

