<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.992</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.773</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>2.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.948</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.911</twDel><twSUTime>0.002</twSUTime><twTotPathDel>1.913</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>1.119</twRouteDel><twTotDel>1.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X60Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.936</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.913</twDel><twSUTime>-0.012</twSUTime><twTotPathDel>1.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>1.121</twRouteDel><twTotDel>1.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.504</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.758</twDel><twSUTime>0.219</twSUTime><twTotPathDel>1.539</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.029</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X60Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.489</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.760</twDel><twSUTime>0.236</twSUTime><twTotPathDel>1.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.493</twLogDel><twRouteDel>1.031</twRouteDel><twTotDel>1.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.465</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.552</twDel><twSUTime>0.052</twSUTime><twTotPathDel>2.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X61Y82.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y82.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>1.736</twRouteDel><twTotDel>2.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X61Y82.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.442</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.442</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.783</twRouteDel><twTotDel>3.442</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.361</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.361</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.702</twRouteDel><twTotDel>3.361</twTotDel><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.074</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.074</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.436</twRouteDel><twTotDel>3.074</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4058</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1624</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.024</twMinPer></twConstHead><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X53Y87.C3), 126 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.976</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X53Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">4.420</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.779</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>11.836</twRouteDel><twTotDel>12.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.488</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X53Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.908</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.779</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>11.324</twRouteDel><twTotDel>12.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.395</twSlack><twSrc BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.570</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y7.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y7.DOADOL0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.779</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>8.677</twRouteDel><twTotDel>11.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X2Y26.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.766</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.199</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>8.147</twRouteDel><twTotDel>9.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.915</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.998</twRouteDel><twTotDel>9.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.121</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.792</twRouteDel><twTotDel>8.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X2Y26.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.766</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.199</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>8.147</twRouteDel><twTotDel>9.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.915</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.998</twRouteDel><twTotDel>9.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.121</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.129</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.792</twRouteDel><twTotDel>8.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X2Y24.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.859</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>8.054</twRouteDel><twTotDel>9.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.008</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.905</twRouteDel><twTotDel>8.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.214</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.699</twRouteDel><twTotDel>8.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X2Y24.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.859</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>9.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>8.054</twRouteDel><twTotDel>9.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.008</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.905</twRouteDel><twTotDel>8.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.214</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">6.036</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y24.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.699</twRouteDel><twTotDel>8.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAMB36_X2Y25.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.044</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.869</twRouteDel><twTotDel>8.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.193</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.720</twRouteDel><twTotDel>8.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.399</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.514</twRouteDel><twTotDel>8.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAMB36_X2Y25.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.044</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.869</twRouteDel><twTotDel>8.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.193</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.720</twRouteDel><twTotDel>8.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.399</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y25.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.851</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y25.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.514</twRouteDel><twTotDel>8.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAMB36_X3Y26.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.202</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.711</twRouteDel><twTotDel>8.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.351</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.562</twRouteDel><twTotDel>8.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.557</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.356</twRouteDel><twTotDel>8.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAMB36_X3Y26.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.202</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.711</twRouteDel><twTotDel>8.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.351</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.562</twRouteDel><twTotDel>8.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.557</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.693</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.356</twRouteDel><twTotDel>8.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y30.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.308</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.657</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.587</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.605</twRouteDel><twTotDel>8.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.457</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.508</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.587</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.456</twRouteDel><twTotDel>8.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.663</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.587</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.250</twRouteDel><twTotDel>8.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X55Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.473</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X65Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X48Y90.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X55Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X48Y90.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X46Y97.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X52Y74.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X52Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X50Y84.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X46Y101.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X0Y23.CLKARDCLKL" clockNet="chipscope_control&lt;0&gt;"/><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" locationPin="RAMB36_X0Y23.CLKARDCLKU" clockNet="chipscope_control&lt;0&gt;"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y28.CLKARDCLKL" clockNet="chipscope_control&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.680</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X52Y87.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>12.320</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>2.645</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>2.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X52Y87.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>12.320</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>2.645</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y87.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y87.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>2.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>12.451</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>12.451</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>12.451</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>12.451</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y86.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y86.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>12.763</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>2.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>12.763</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>2.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>12.763</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>2.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>12.763</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>2.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="133"><twSlack>1.412</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>1.415</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>1.416</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>1.418</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y74.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>1.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X52Y75.SR), 1 path
</twPathRptBanner><twRacePath anchorID="137"><twSlack>1.545</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y75.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.701</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X52Y75.SR), 1 path
</twPathRptBanner><twRacePath anchorID="138"><twSlack>1.548</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y75.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X52Y75.SR), 1 path
</twPathRptBanner><twRacePath anchorID="139"><twSlack>1.551</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y75.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.707</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X53Y75.SR), 1 path
</twPathRptBanner><twRacePath anchorID="140"><twSlack>1.553</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y75.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>icon/U0/U_ICON/iSYNC</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twRacePath anchorID="141"><twSlack>1.826</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
</twPathRptBanner><twRacePath anchorID="142"><twSlack>1.826</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iSEL_n</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y84.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>1.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.872</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y73.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>14.128</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y73.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="146"><twSlack>0.549</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>92</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>78</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X60Y103.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.967</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twDel>2.391</twDel><twSUTime>0.541</twSUTime><twTotPathDel>2.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y101.B</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.722</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y103.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>2.263</twLogDel><twRouteDel>0.669</twRouteDel><twTotDel>2.932</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X53Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.945</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.363</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>2.910</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X53Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.945</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.363</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>2.910</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X53Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twUnconstPath anchorID="155" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.945</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>2.363</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>2.910</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X53Y99.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twUnconstPath anchorID="157" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.943</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twDest><twDel>2.363</twDel><twSUTime>0.545</twSUTime><twTotPathDel>2.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>2.908</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X53Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twUnconstPath anchorID="159" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.941</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.359</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X53Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.941</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twDel>2.359</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (SLICE_X53Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twUnconstPath anchorID="163" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.941</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twDest><twDel>2.359</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X53Y100.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twUnconstPath anchorID="165" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.939</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.359</twDel><twSUTime>0.545</twSUTime><twTotPathDel>2.904</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>2.904</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X53Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twUnconstPath anchorID="167" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.905</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twDel>2.323</twDel><twSUTime>0.547</twSUTime><twTotPathDel>2.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y102.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>2.870</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR (SLICE_X55Y101.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twUnconstPath anchorID="169" twDataPathType="twDataPathMinDelay" ><twTotDel>0.442</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR</twDest><twDel>0.672</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y101.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;14&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X46Y99.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twUnconstPath anchorID="171" twDataPathType="twDataPathMinDelay" ><twTotDel>0.471</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.701</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X65Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twUnconstPath anchorID="173" twDataPathType="twDataPathMinDelay" ><twTotDel>0.453</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>0.706</twDel><twSUTime>0.218</twSUTime><twTotPathDel>0.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X63Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.488</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X58Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twUnconstPath anchorID="175" twDataPathType="twDataPathMinDelay" ><twTotDel>0.458</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.722</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X61Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X47Y101.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twUnconstPath anchorID="177" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X46Y99.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twUnconstPath anchorID="179" twDataPathType="twDataPathMinDelay" ><twTotDel>0.550</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.780</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.585</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.585</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X55Y101.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMinDelay" ><twTotDel>0.640</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twDest><twDel>0.872</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.675</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;14&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X47Y101.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMinDelay" ><twTotDel>0.649</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twDel>0.879</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X74Y78.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMinDelay" ><twTotDel>0.615</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.879</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X73Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.650</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X46Y99.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twUnconstPath anchorID="187" twDataPathType="twDataPathMinDelay" ><twTotDel>0.670</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.902</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.705</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="188" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 2 paths
</twPathRptBanner><twPathRpt anchorID="189"><twUnconstPath anchorID="190" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.647</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.428</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X62Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>1.884</twRouteDel><twTotDel>2.612</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.291</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.072</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X63Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>2.256</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D6), 15 paths
</twPathRptBanner><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.632</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.413</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="195"><twUnconstPath anchorID="196" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.616</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.397</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>2.581</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="197"><twUnconstPath anchorID="198" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.378</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.159</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.343</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="199"><twUnconstPath anchorID="200" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.346</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.127</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.301</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.169</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.950</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X57Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.124</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="203"><twUnconstPath anchorID="204" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.150</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.931</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X59Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y93.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.107</twRouteDel><twTotDel>2.115</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y101.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twUnconstPath anchorID="206" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.739</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.739</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.268</twRouteDel><twTotDel>1.739</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twUnconstPath anchorID="208" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.692</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.692</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.692</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twUnconstPath anchorID="210" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.684</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.684</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.684</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twUnconstPath anchorID="212" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.682</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.682</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.211</twRouteDel><twTotDel>1.682</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y101.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twUnconstPath anchorID="214" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.662</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.662</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y101.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>1.662</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X56Y100.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twUnconstPath anchorID="216" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.657</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twTotPathDel>1.657</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>1.657</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X56Y100.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twUnconstPath anchorID="218" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.649</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>1.649</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.178</twRouteDel><twTotDel>1.649</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="219" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>381616999</twItemCnt><twErrCntSetup>268</twErrCntSetup><twErrCntEndPt>268</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7519</twEndPtCnt><twPathErrCnt>376384525</twPathErrCnt><twMinPer>14.868</twMinPer></twConstHead><twPathRptBanner iPaths="57787640" iCriticalPaths="57525500" sType="EndPoint">Paths for end point Abuf/writeData_15 (SLICE_X27Y42.D5), 57787640 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.868</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.479</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.649</twLogDel><twRouteDel>5.830</twRouteDel><twTotDel>14.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.868</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.479</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.649</twLogDel><twRouteDel>5.830</twRouteDel><twTotDel>14.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.868</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.479</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.649</twLogDel><twRouteDel>5.830</twRouteDel><twTotDel>14.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31837060" iCriticalPaths="31690820" sType="EndPoint">Paths for end point Abuf/writeData_13 (SLICE_X27Y42.B6), 31837060 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.825</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_13</twDest><twTotPathDel>14.436</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;13&gt;1</twBEL><twBEL>Abuf/writeData_13</twBEL></twPathDel><twLogDel>8.581</twLogDel><twRouteDel>5.855</twRouteDel><twTotDel>14.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.825</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_13</twDest><twTotPathDel>14.436</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;13&gt;1</twBEL><twBEL>Abuf/writeData_13</twBEL></twPathDel><twLogDel>8.581</twLogDel><twRouteDel>5.855</twRouteDel><twTotDel>14.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.825</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_13</twDest><twTotPathDel>14.436</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;13&gt;1</twBEL><twBEL>Abuf/writeData_13</twBEL></twPathDel><twLogDel>8.581</twLogDel><twRouteDel>5.855</twRouteDel><twTotDel>14.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="75616398" iCriticalPaths="75269565" sType="EndPoint">Paths for end point Abuf/writeData_16 (SLICE_X26Y43.C5), 75616398 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.734</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>14.368</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.929</twLogDel><twRouteDel>5.439</twRouteDel><twTotDel>14.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.734</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>14.368</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.929</twLogDel><twRouteDel>5.439</twRouteDel><twTotDel>14.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.734</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>14.368</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.929</twLogDel><twRouteDel>5.439</twRouteDel><twTotDel>14.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97336046" iCriticalPaths="96887669" sType="EndPoint">Paths for end point Abuf/writeData_17 (SLICE_X26Y43.D6), 97336046 paths
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.714</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>14.348</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.992</twLogDel><twRouteDel>5.356</twRouteDel><twTotDel>14.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.714</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>14.348</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.992</twLogDel><twRouteDel>5.356</twRouteDel><twTotDel>14.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.714</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>14.348</twTotPathDel><twClkSkew dest = "1.409" src = "1.740">0.331</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen5/ready</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C11</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C101</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y35.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.992</twLogDel><twRouteDel>5.356</twRouteDel><twTotDel>14.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22818668" iCriticalPaths="22711025" sType="EndPoint">Paths for end point Abuf/writeData_12 (SLICE_X27Y42.A5), 22818668 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.690</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>14.301</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>14.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.690</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>14.301</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>14.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.690</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>14.301</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.516</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>14.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43349752" iCriticalPaths="43151176" sType="EndPoint">Paths for end point Abuf/writeData_14 (SLICE_X27Y42.C6), 43349752 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.680</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>14.291</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.582</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>14.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.680</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>14.291</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.582</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>14.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.680</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>14.291</twTotPathDel><twClkSkew dest = "1.386" src = "1.740">0.354</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C61</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;10&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.582</twLogDel><twRouteDel>5.709</twRouteDel><twTotDel>14.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69904" iCriticalPaths="69875" sType="EndPoint">Paths for end point Wgen/gen7/count_6 (SLICE_X33Y16.C6), 69904 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.656</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_6</twDest><twTotPathDel>14.392</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_F</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_6_rstpot</twBEL><twBEL>Wgen/gen7/count_6</twBEL></twPathDel><twLogDel>9.984</twLogDel><twRouteDel>4.408</twRouteDel><twTotDel>14.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.656</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_6</twDest><twTotPathDel>14.392</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_6_rstpot</twBEL><twBEL>Wgen/gen7/count_6</twBEL></twPathDel><twLogDel>9.987</twLogDel><twRouteDel>4.405</twRouteDel><twTotDel>14.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.575</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_6</twDest><twTotPathDel>14.311</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU5</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_6_rstpot</twBEL><twBEL>Wgen/gen7/count_6</twBEL></twPathDel><twLogDel>9.987</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>14.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69904" iCriticalPaths="69875" sType="EndPoint">Paths for end point Wgen/gen7/count_7 (SLICE_X33Y16.D6), 69904 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.650</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_7</twDest><twTotPathDel>14.386</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_F</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_7_rstpot</twBEL><twBEL>Wgen/gen7/count_7</twBEL></twPathDel><twLogDel>9.983</twLogDel><twRouteDel>4.403</twRouteDel><twTotDel>14.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.650</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_7</twDest><twTotPathDel>14.386</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_7_rstpot</twBEL><twBEL>Wgen/gen7/count_7</twBEL></twPathDel><twLogDel>9.986</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>14.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.569</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_7</twDest><twTotPathDel>14.305</twTotPathDel><twClkSkew dest = "1.461" src = "1.690">0.229</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU5</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Wgen/gen7/count&lt;7&gt;</twComp><twBEL>Wgen/gen7/count_7_rstpot</twBEL><twBEL>Wgen/gen7/count_7</twBEL></twPathDel><twLogDel>9.986</twLogDel><twRouteDel>4.319</twRouteDel><twTotDel>14.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="69904" iCriticalPaths="69875" sType="EndPoint">Paths for end point Wgen/gen7/count_8 (SLICE_X33Y18.C3), 69904 paths
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.608</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_8</twDest><twTotPathDel>14.350</twTotPathDel><twClkSkew dest = "1.467" src = "1.690">0.223</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_F</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_8_rstpot</twBEL><twBEL>Wgen/gen7/count_8</twBEL></twPathDel><twLogDel>9.984</twLogDel><twRouteDel>4.366</twRouteDel><twTotDel>14.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.608</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_8</twDest><twTotPathDel>14.350</twTotPathDel><twClkSkew dest = "1.467" src = "1.690">0.223</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU15</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_8_rstpot</twBEL><twBEL>Wgen/gen7/count_8</twBEL></twPathDel><twLogDel>9.987</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>14.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.527</twSlack><twSrc BELType="RAM">Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen7/count_8</twDest><twTotPathDel>14.269</twTotPathDel><twClkSkew dest = "1.467" src = "1.690">0.223</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen7/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen7/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU5</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen7/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Wgen/gen7/dataOutInt1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y11.P10</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen7/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>Wgen/dataOut7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y6.P26</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen7/Mmult_newData</twComp><twBEL>Wgen/gen7/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>Wgen/gen7/newData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp><twBEL>Wgen/gen7/count_or000079_G</twBEL><twBEL>Wgen/gen7/count_or000079</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Wgen/gen7/count_or000079</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_or0000146</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>Wgen/gen7/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Wgen/gen7/count&lt;8&gt;</twComp><twBEL>Wgen/gen7/count_8_rstpot</twBEL><twBEL>Wgen/gen7/count_8</twBEL></twPathDel><twLogDel>9.987</twLogDel><twRouteDel>4.282</twRouteDel><twTotDel>14.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15898672" iCriticalPaths="15823345" sType="EndPoint">Paths for end point Abuf/writeData_11 (SLICE_X27Y41.D5), 15898672 paths
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.570</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_11</twDest><twTotPathDel>14.183</twTotPathDel><twClkSkew dest = "1.388" src = "1.740">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A20</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C4</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;11&gt;1</twBEL><twBEL>Abuf/writeData_11</twBEL></twPathDel><twLogDel>8.450</twLogDel><twRouteDel>5.733</twRouteDel><twTotDel>14.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.570</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_11</twDest><twTotPathDel>14.183</twTotPathDel><twClkSkew dest = "1.388" src = "1.740">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A23</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C4</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;11&gt;1</twBEL><twBEL>Abuf/writeData_11</twBEL></twPathDel><twLogDel>8.450</twLogDel><twRouteDel>5.733</twRouteDel><twTotDel>14.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.570</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_11</twDest><twTotPathDel>14.183</twTotPathDel><twClkSkew dest = "1.388" src = "1.740">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y2.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y4.A21</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y4.P8</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>Wgen/dataOut3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp><twBEL>Wgen/Madd_dataOut_addsub0001C1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001C</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C9</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y32.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C4</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C51</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y34.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>datain_rnm0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;11&gt;1</twBEL><twBEL>Abuf/writeData_11</twBEL></twPathDel><twLogDel>8.450</twLogDel><twRouteDel>5.733</twRouteDel><twTotDel>14.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen3/RAM2/Mram_ram_ren (RAMB36_X1Y2.DIADIL11), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.290</twSlack><twSrc BELType="FF">Wgen/gen3/dataIn_11</twSrc><twDest BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "0.762" src = "0.547">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen3/dataIn_11</twSrc><twDest BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X29Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Wgen/gen3/dataIn&lt;11&gt;</twComp><twBEL>Wgen/gen3/dataIn_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.DIADIL11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>Wgen/gen3/dataIn&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen8/RAM2/Mram_ram_ren (RAMB36_X1Y9.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">Wgen/gen8/dataIn_10</twSrc><twDest BELType="RAM">Wgen/gen8/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "0.787" src = "0.578">-0.209</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen8/dataIn_10</twSrc><twDest BELType='RAM'>Wgen/gen8/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X29Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Wgen/gen8/dataIn&lt;12&gt;</twComp><twBEL>Wgen/gen8/dataIn_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.375</twDelInfo><twComp>Wgen/gen8/dataIn&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y9.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen8/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen8/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.375</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen5/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">Wgen/gen5/dataIn_9</twSrc><twDest BELType="RAM">Wgen/gen5/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.807" src = "0.572">-0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen5/dataIn_9</twSrc><twDest BELType='RAM'>Wgen/gen5/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Wgen/gen5/dataIn&lt;9&gt;</twComp><twBEL>Wgen/gen5/dataIn_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.DIADIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>Wgen/gen5/dataIn&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y8.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen5/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen5/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIU4), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">Wgen/gen4/dataIn_4</twSrc><twDest BELType="RAM">Wgen/gen4/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "0.801" src = "0.582">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen4/dataIn_4</twSrc><twDest BELType='RAM'>Wgen/gen4/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Wgen/gen4/dataIn&lt;3&gt;</twComp><twBEL>Wgen/gen4/dataIn_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.DIADIU4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>Wgen/gen4/dataIn&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y8.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen5/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen4/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIU3), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">Wgen/gen4/dataIn_3</twSrc><twDest BELType="RAM">Wgen/gen4/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.528</twTotPathDel><twClkSkew dest = "0.801" src = "0.582">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen4/dataIn_3</twSrc><twDest BELType='RAM'>Wgen/gen4/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Wgen/gen4/dataIn&lt;3&gt;</twComp><twBEL>Wgen/gen4/dataIn_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y8.DIADIU3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.381</twDelInfo><twComp>Wgen/gen4/dataIn&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y8.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen5/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen4/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6 (SLICE_X16Y59.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6</twSrc><twDest BELType="FF">fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew dest = "1.517" src = "1.352">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6</twSrc><twDest BELType='FF'>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X18Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;7&gt;</twComp><twBEL>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;7&gt;</twComp><twBEL>fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen2/RAM2/Mram_ram_ren (RAMB36_X1Y5.DIADIL6), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">Wgen/gen2/dataIn_6</twSrc><twDest BELType="RAM">Wgen/gen2/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "0.789" src = "0.570">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen2/dataIn_6</twSrc><twDest BELType='RAM'>Wgen/gen2/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Wgen/gen2/dataIn&lt;6&gt;</twComp><twBEL>Wgen/gen2/dataIn_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y5.DIADIL6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>Wgen/gen2/dataIn&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y5.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen2/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIBDIL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.788" src = "0.569">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.784" src = "0.569">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAMB36_X1Y25.DIBDIL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.774" src = "0.557">-0.217</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;28&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y25.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y25.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.763" src = "0.557">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;28&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y25.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y25.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIBDIU0), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.784" src = "0.569">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.DIBDIU0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="304"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="305" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="clk"/><twPinLimit anchorID="306" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y12.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="307" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" logResource="fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL" locationPin="RAMB36_X0Y12.REGCLKARDRCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="308">1</twUnmetConstCnt><twDataSheet anchorID="309" twNameLen="15"><twClk2SUList anchorID="310" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>14.868</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="311"><twErrCnt>268</twErrCnt><twScore>772592</twScore><twSetupScore>772592</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>381621305</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25614</twConnCnt></twConstCov><twStats anchorID="312"><twMinPer>14.868</twMinPer><twFootnote number="1" /><twMaxFreq>67.259</twMaxFreq><twMaxFromToDel>2.680</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May  2 18:44:40 2013 </twTimestamp></twFoot><twClientInfo anchorID="313"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 693 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
