

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Jul 10 04:29:37 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0  |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    103|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|    112|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |                              Instance                              |                               Module                              | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_U0  |dense_array_ap_fixed_784u_array_ap_fixed_16_6_5_3_0_10u_config6_s  |        0|      0|  2|  103|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                               |                                                                   |        0|      0|  2|  103|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_start                      |  in |    1| ap_ctrl_hs |       myproject       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |       myproject       | return value |
|start_out                     | out |    1| ap_ctrl_hs |       myproject       | return value |
|start_write                   | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_clk                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       myproject       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       myproject       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       myproject       | return value |
|layer6_out_V_data_0_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_0_V |    pointer   |
|layer6_out_V_data_1_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_1_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_1_V |    pointer   |
|layer6_out_V_data_2_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_2_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_2_V |    pointer   |
|layer6_out_V_data_3_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_3_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_3_V |    pointer   |
|layer6_out_V_data_4_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_4_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_4_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_4_V |    pointer   |
|layer6_out_V_data_5_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_5_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_5_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_5_V |    pointer   |
|layer6_out_V_data_6_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_6_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_6_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_6_V |    pointer   |
|layer6_out_V_data_7_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_7_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_7_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_7_V |    pointer   |
|layer6_out_V_data_8_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_8_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_8_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_8_V |    pointer   |
|layer6_out_V_data_9_V_din     | out |   16|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
|layer6_out_V_data_9_V_full_n  |  in |    1|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
|layer6_out_V_data_9_V_write   | out |    1|   ap_fifo  | layer6_out_V_data_9_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

