Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Fri Jun 28 12:28:00 2024
| Host              : nags27 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpt -pb xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.pb -rpx xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xcvc1902-vsvd1760
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (6)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (6)
---------------------------------
 There are 6 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                91907        0.015        0.000                      0                91679        0.000        0.000                       0                 37039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                           ------------           ----------      --------------
GT_REFCLK0                                                                      {0.000 5.000}          10.000          100.000         
  ch0_rxoutclk                                                                  {0.000 1.000}          2.000           500.000         
  ch0_txoutclk                                                                  {0.000 1.000}          2.000           500.000         
    dpll0_drp_dclk                                                              {0.000 4.000}          8.000           125.000         
XPIPE_GT_OUTCLK_0                                                               {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {0.000 2.000}          4.000           250.000         
    pluserclk0_bufg_in                                                          {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         {0.000 2.000}          4.000           250.000         
  xpipe_lnk0_gt_pipeclk                                                         {0.000 2.000}          4.000           250.000         
XPIPE_GT_PIPECLK_0                                                              {0.000 2.000}          4.000           250.000         
clk_pl_0                                                                        {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                        {0.000 15.000}         30.000          33.333          
  clkwiz_aclk_kernel_00_clk_out1                                                {0.000 2.475}          4.950           202.020         
  clkwiz_aclk_kernel_01_clk_out1                                                {0.000 1.000}          2.000           500.000         
clk_pl_2                                                                        {0.000 2.000}          4.000           250.000         
dpll0_clkout1                                                                   {0.000 1.600}          3.200           312.500         
qsfp0_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
qsfp1_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
sys_clk0_0_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0                                                                 {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                                                            {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                                                            {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk                                                       {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                                                                   {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                                                                  {0.000 0.156}          0.312           3200.000        
sys_clk0_1_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_1                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_1                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_1                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_1                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_1                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_1                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_2_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_2                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_2                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_2                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_2                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_2                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_2                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_3_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_3                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_3                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_3                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_3                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_3                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_3                                                                {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK0                                                                                                                                                                                                                        4.513        0.000                       0                     4  
  ch0_txoutclk                                                                                                                                                                                                                    0.620        0.000                       0                     1  
    dpll0_drp_dclk                                                                    3.454        0.000                      0                  486        0.076        0.000                      0                  486        2.500        0.000                       0                   253  
XPIPE_GT_OUTCLK_0                                                                                                                                                                                                                 1.361        0.000                       0                     1  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT                                                                                                                                                    1.580        0.000                       0                     2  
    pluserclk0_bufg_in                                                                1.106        0.000                      0                  961        0.039        0.000                      0                  961        1.394        0.000                       0                   680  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT                                                                                                                                                           0.721        0.000                       0                     1  
XPIPE_GT_PIPECLK_0                                                                                                                                                                                                                1.300        0.000                       0                     1  
clk_pl_0                                                                              3.754        0.000                      0                42113        0.021        0.000                      0                42113        3.500        0.000                       0                 18786  
clk_pl_1                                                                             27.736        0.000                      0                  320        0.061        0.000                      0                  320       14.609        0.000                       0                   357  
  clkwiz_aclk_kernel_00_clk_out1                                                      0.198        0.000                      0                24550        0.019        0.000                      0                24504        1.475        0.000                       0                  8204  
  clkwiz_aclk_kernel_01_clk_out1                                                      0.328        0.000                      0                  268        0.089        0.000                      0                  222        0.620        0.000                       0                   157  
clk_pl_2                                                                              0.411        0.000                      0                22094        0.025        0.000                      0                22094        1.000        0.000                       0                  8348  
dpll0_clkout1                                                                         1.543        0.000                      0                   35        0.096        0.000                      0                   35        1.220        0.000                       0                    24  
sys_clk0_0_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                                                                   0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                                                                              0.054        0.000                       0                    10  
    pll_clktoxphy[2]                                                                                                                                                                                                              0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                                                                         0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                                                                     0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                                                                    0.054        0.000                       0                     9  
sys_clk0_1_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_1                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_1                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_2_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_2                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_2                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_3_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_3                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_3                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_3                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_3                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_3                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_3                                                                                                                                                                                                                  0.054        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                    To Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                    --------                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pluserclk0_bufg_in                                                            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT        0.733        0.000                      0                   47        0.015        0.000                      0                   47  
top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         pluserclk0_bufg_in                                                                  0.306        0.000                      0                   37        0.097        0.000                      0                   37  
clkwiz_aclk_kernel_00_clk_out1                                                clk_pl_0                                                                           29.099        0.000                      0                   72                                                                        
clk_pl_0                                                                      clkwiz_aclk_kernel_00_clk_out1                                                      2.875        0.000                      0                   96                                                                        
clk_pl_2                                                                      clkwiz_aclk_kernel_00_clk_out1                                                      3.353        0.000                      0                   30                                                                        
clkwiz_aclk_kernel_00_clk_out1                                                clk_pl_2                                                                            2.592        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                             ----------                                                             --------                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                      clk_pl_0                                                               clk_pl_0                                                                     8.871        0.000                      0                   23        0.285        0.000                      0                   23  
**async_default**                                                      clk_pl_2                                                               clk_pl_2                                                                     2.739        0.000                      0                   23        0.135        0.000                      0                   23  
**async_default**                                                      clkwiz_aclk_kernel_00_clk_out1                                         clkwiz_aclk_kernel_00_clk_out1                                                                                                                     0.088        0.000                      0                   46  
**async_default**                                                      clkwiz_aclk_kernel_01_clk_out1                                         clkwiz_aclk_kernel_01_clk_out1                                                                                                                     0.033        0.000                      0                   46  
**async_default**                                                      dpll0_clkout1                                                          dpll0_clkout1                                                                1.776        0.000                      0                   19        0.569        0.000                      0                   19  
**async_default**                                                      dpll0_drp_dclk                                                         dpll0_drp_dclk                                                               5.467        0.000                      0                  249        0.155        0.000                      0                  249  
**async_default**                                                      pluserclk0_bufg_in                                                     pluserclk0_bufg_in                                                           1.687        0.000                      0                  453        0.294        0.000                      0                  453  
**async_default**                                                      top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  pluserclk0_bufg_in                                                           0.730        0.000                      0                   67        0.235        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK0
  To Clock:  GT_REFCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/IBUFDS_GTE5_PCIeA0_inst/I }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y3  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYE5_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTY_QUAD_X0Y4  top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst1/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  ch0_txoutclk
  To Clock:  ch0_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ch0_txoutclk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            0.934         2.000       1.066      BUFG_GT_X0Y30  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
Low Pulse Width   Slow    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y30  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
Low Pulse Width   Fast    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y30  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
High Pulse Width  Slow    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y30  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I
High Pulse Width  Fast    BUFG_GT/I  n/a            0.380         1.000       0.620      BUFG_GT_X0Y30  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/I



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.813ns (18.680%)  route 3.539ns (81.320%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 9.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.151ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.167     5.652    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X11Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.119     5.771 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3/O
                         net (fo=16, routed)          0.611     6.382    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3_n_0
    SLICE_X6Y150         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.087     6.469 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[0]_i_1/O
                         net (fo=1, routed)           0.053     6.522    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[0]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.363     9.866    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]/C
                         clock pessimism              0.227    10.093                     
                         clock uncertainty           -0.125     9.968                     
    SLICE_X6Y150         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     9.976    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[0]
  -------------------------------------------------------------------
                         required time                          9.976                     
                         arrival time                          -6.522                     
  -------------------------------------------------------------------
                         slack                                  3.454                     

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.363ns (8.396%)  route 3.961ns (91.604%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.542ns (routing 0.170ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.542     2.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y150         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/Q
                         net (fo=84, routed)          1.508     3.787    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[1]
    SLICE_X15Y156        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.119     3.906 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[14]_i_8/O
                         net (fo=18, routed)          2.235     6.142    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[14]_i_8_n_0
    SLICE_X5Y153         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.076     6.218 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[10]_i_5/O
                         net (fo=1, routed)           0.166     6.384    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[10]_i_5_n_0
    SLICE_X5Y149         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.077     6.461 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[10]_i_1/O
                         net (fo=1, routed)           0.051     6.512    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[10]_i_1_n_0
    SLICE_X5Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.350     9.853    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[10]/C
                         clock pessimism              0.262    10.115                     
                         clock uncertainty           -0.125     9.990                     
    SLICE_X5Y149         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     9.996    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[10]
  -------------------------------------------------------------------
                         required time                          9.996                     
                         arrival time                          -6.512                     
  -------------------------------------------------------------------
                         slack                                  3.485                     

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.695ns (16.519%)  route 3.512ns (83.481%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.151ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.291     5.776    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X9Y150         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.030     5.806 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4/O
                         net (fo=1, routed)           0.117     5.923    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4_n_0
    SLICE_X9Y150         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     5.981 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1/O
                         net (fo=3, routed)           0.396     6.377    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1_n_0
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.353     9.856    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[0]/C
                         clock pessimism              0.227    10.083                     
                         clock uncertainty           -0.125     9.958                     
    SLICE_X5Y151         FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.087     9.871    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.871                     
                         arrival time                          -6.377                     
  -------------------------------------------------------------------
                         slack                                  3.494                     

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.695ns (16.519%)  route 3.512ns (83.481%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.151ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.291     5.776    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X9Y150         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.030     5.806 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4/O
                         net (fo=1, routed)           0.117     5.923    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4_n_0
    SLICE_X9Y150         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     5.981 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1/O
                         net (fo=3, routed)           0.396     6.377    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1_n_0
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.353     9.856    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[1]/C
                         clock pessimism              0.227    10.083                     
                         clock uncertainty           -0.125     9.958                     
    SLICE_X5Y151         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.087     9.871    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.871                     
                         arrival time                          -6.377                     
  -------------------------------------------------------------------
                         slack                                  3.494                     

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.695ns (16.519%)  route 3.512ns (83.481%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.151ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.291     5.776    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X9Y150         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.030     5.806 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4/O
                         net (fo=1, routed)           0.117     5.923    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_4_n_0
    SLICE_X9Y150         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.058     5.981 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1/O
                         net (fo=3, routed)           0.396     6.377    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state[2]_i_1_n_0
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.353     9.856    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[2]/C
                         clock pessimism              0.227    10.083                     
                         clock uncertainty           -0.125     9.958                     
    SLICE_X5Y151         FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087     9.871    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.871                     
                         arrival time                          -6.377                     
  -------------------------------------------------------------------
                         slack                                  3.494                     

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.852ns (19.853%)  route 3.440ns (80.147%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 9.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.151ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.167     5.652    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X11Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.119     5.771 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3/O
                         net (fo=16, routed)          0.493     6.265    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3_n_0
    SLICE_X6Y150         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.126     6.391 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[1]_i_1/O
                         net (fo=1, routed)           0.071     6.462    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[1]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.363     9.866    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/C
                         clock pessimism              0.227    10.093                     
                         clock uncertainty           -0.125     9.968                     
    SLICE_X6Y150         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     9.976    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]
  -------------------------------------------------------------------
                         required time                          9.976                     
                         arrival time                          -6.462                     
  -------------------------------------------------------------------
                         slack                                  3.515                     

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.864ns (20.165%)  route 3.421ns (79.835%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 9.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.151ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.167     5.652    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X11Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.119     5.771 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3/O
                         net (fo=16, routed)          0.501     6.272    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3_n_0
    SLICE_X6Y150         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.138     6.410 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_1/O
                         net (fo=1, routed)           0.045     6.455    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.363     9.866    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[15]/C
                         clock pessimism              0.227    10.093                     
                         clock uncertainty           -0.125     9.968                     
    SLICE_X6Y150         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.008     9.976    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[15]
  -------------------------------------------------------------------
                         required time                          9.976                     
                         arrival time                          -6.455                     
  -------------------------------------------------------------------
                         slack                                  3.521                     

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.863ns (20.151%)  route 3.420ns (79.849%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT4=2 LUT5=1 LUT6=1 LUTCY1=1 LUTCY2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 9.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.151ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           0.700     5.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/I1
    SLICE_X13Y150        LUTCY1 (Prop_H5LUT_SLICEM_I1_PROP)
                                                      0.113     5.301 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     5.302    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_14_n_3
    SLICE_X13Y150        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     5.431 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_6/COUTH
                         net (fo=3, routed)           0.002     5.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/I4
    SLICE_X13Y151        LUTCY2 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.052     5.485 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[3]_i_3/LUTCY2_INST/O
                         net (fo=6, routed)           0.167     5.652    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary2
    SLICE_X11Y151        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.119     5.771 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3/O
                         net (fo=16, routed)          0.501     6.272    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[15]_i_3_n_0
    SLICE_X6Y150         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.137     6.409 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[12]_i_1/O
                         net (fo=1, routed)           0.044     6.453    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[12]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.363     9.866    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[12]/C
                         clock pessimism              0.227    10.093                     
                         clock uncertainty           -0.125     9.968                     
    SLICE_X6Y150         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     9.976    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[12]
  -------------------------------------------------------------------
                         required time                          9.976                     
                         arrival time                          -6.453                     
  -------------------------------------------------------------------
                         slack                                  3.523                     

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.288ns (6.741%)  route 3.984ns (93.259%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.542ns (routing 0.170ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.151ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.542     2.188    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y150         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt_reg[1]/Q
                         net (fo=84, routed)          1.508     3.787    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_cnt[1]
    SLICE_X15Y156        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.119     3.906 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[14]_i_8/O
                         net (fo=18, routed)          2.247     6.154    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[14]_i_8_n_0
    SLICE_X5Y153         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.028     6.182 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[11]_i_2/O
                         net (fo=1, routed)           0.175     6.357    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[11]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     6.407 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[11]_i_1/O
                         net (fo=1, routed)           0.054     6.461    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di[11]_i_1_n_0
    SLICE_X5Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.350     9.853    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X5Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[11]/C
                         clock pessimism              0.262    10.115                     
                         clock uncertainty           -0.125     9.990                     
    SLICE_X5Y149         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.007     9.997    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[11]
  -------------------------------------------------------------------
                         required time                          9.997                     
                         arrival time                          -6.461                     
  -------------------------------------------------------------------
                         slack                                  3.537                     

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.363ns (8.546%)  route 3.884ns (91.454%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 9.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.151ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.524     2.170    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     2.262 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/Q
                         net (fo=36, routed)          1.349     3.611    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
    SLICE_X10Y153        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.080     3.691 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2/O
                         net (fo=5, routed)           0.657     4.347    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[6]_i_2_n_0
    SLICE_X19Y151        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.141     4.488 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2/O
                         net (fo=7, routed)           1.430     5.918    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_2_n_0
    SLICE_X9Y149         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     5.968 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary[9]_i_1/O
                         net (fo=1, routed)           0.449     6.417    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary4[9]
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.349     9.852    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[9]/C
                         clock pessimism              0.227    10.079                     
                         clock uncertainty           -0.125     9.954                     
    SLICE_X7Y149         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.007     9.961    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[9]
  -------------------------------------------------------------------
                         required time                          9.961                     
                         arrival time                          -6.417                     
  -------------------------------------------------------------------
                         slack                                  3.544                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.084ns (41.718%)  route 0.117ns (58.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.956ns (routing 0.106ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.122ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.956     1.308    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y150         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     1.358 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/Q
                         net (fo=26, routed)          0.102     1.461    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]
    SLICE_X6Y150         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.034     1.495 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[1]_i_1/O
                         net (fo=1, routed)           0.015     1.510    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[1]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.113     1.590    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]/C
                         clock pessimism             -0.192     1.398                     
    SLICE_X6Y150         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.433    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433                     
                         arrival time                           1.510                     
  -------------------------------------------------------------------
                         slack                                  0.076                     

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[15]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.049ns (17.376%)  route 0.233ns (82.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y150         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.359 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[15]/Q
                         net (fo=1, routed)           0.233     1.592    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[15]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[15]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[15])
                                                      0.179     1.513    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.513                     
                         arrival time                           1.592                     
  -------------------------------------------------------------------
                         slack                                  0.079                     

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.053ns (19.303%)  route 0.222ns (80.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.122ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[1])
                                                      0.053     1.289 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[1]
                         net (fo=4, routed)           0.222     1.511    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[1]
    SLICE_X4Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.106     1.583    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[1]/C
                         clock pessimism             -0.192     1.391                     
    SLICE_X4Y149         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.035     1.426    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_68_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426                     
                         arrival time                           1.511                     
  -------------------------------------------------------------------
                         slack                                  0.085                     

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.052ns (19.165%)  route 0.219ns (80.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.884ns (routing 0.106ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.122ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.884     1.236    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
  -------------------------------------------------------------------    ----------------------------------
    DPLL_X1Y4            DPLL (Prop_DPLL_DCLK_DO[2])
                                                      0.052     1.288 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DO[2]
                         net (fo=2, routed)           0.219     1.507    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dout[2]
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.101     1.578    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X7Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[2]/C
                         clock pessimism             -0.192     1.386                     
    SLICE_X7Y149         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.421    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/apb_rdata_adr_64_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421                     
                         arrival time                           1.507                     
  -------------------------------------------------------------------
                         slack                                  0.087                     

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[3]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.050ns (17.422%)  route 0.237ns (82.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X6Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y150         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[3]/Q
                         net (fo=1, routed)           0.237     1.597    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[3]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[3])
                                                      0.166     1.500    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.500                     
                         arrival time                           1.597                     
  -------------------------------------------------------------------
                         slack                                  0.097                     

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.050ns (30.864%)  route 0.112ns (69.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.122ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.472    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg[0]
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.113     1.590    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[1]/C
                         clock pessimism             -0.252     1.338                     
    SLICE_X4Y150         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.373    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373                     
                         arrival time                           1.472                     
  -------------------------------------------------------------------
                         slack                                  0.099                     

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[14]
                            (rising edge-triggered cell DPLL clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.049ns (17.133%)  route 0.237ns (82.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.955ns (routing 0.106ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.122ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.955     1.307    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y151         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     1.356 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[14]/Q
                         net (fo=1, routed)           0.237     1.593    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_din[14]
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DI[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.049     1.526    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_drp_dclk
    DPLL_X1Y4            DPLL                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
                         clock pessimism             -0.192     1.334                     
    DPLL_X1Y4            DPLL (Hold_DPLL_DCLK_DI[14])
                                                      0.160     1.494    static           top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst
  -------------------------------------------------------------------
                         required time                         -1.494                     
                         arrival time                           1.593                     
  -------------------------------------------------------------------
                         slack                                  0.099                     

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_d_reg/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.230%)  route 0.113ns (69.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.122ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.957     1.309    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y151         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.358 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_reg/Q
                         net (fo=2, routed)           0.113     1.471    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_reg_n_0
    SLICE_X4Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_d_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.108     1.585    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_d_reg/C
                         clock pessimism             -0.247     1.337                     
    SLICE_X4Y151         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.372    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/den_int_d_reg
  -------------------------------------------------------------------
                         required time                         -1.372                     
                         arrival time                           1.471                     
  -------------------------------------------------------------------
                         slack                                  0.099                     

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.191%)  route 0.117ns (66.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      0.956ns (routing 0.106ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.956     1.308    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y150         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     1.358 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[6]/Q
                         net (fo=12, routed)          0.102     1.460    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[6]
    SLICE_X8Y150         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.008     1.468 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code[11]_i_1/O
                         net (fo=1, routed)           0.015     1.483    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code[11]_i_1_n_0
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
                         clock pessimism             -0.243     1.336                     
    SLICE_X8Y150         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.371    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.371                     
                         arrival time                           1.483                     
  -------------------------------------------------------------------
                         slack                                  0.112                     

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dpll0_drp_dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.681%)  route 0.158ns (66.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.122ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.953     1.305    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y149         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.355 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/Q
                         net (fo=40, routed)          0.143     1.498    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]
    SLICE_X4Y151         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     1.528 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[2]_i_1/O
                         net (fo=1, routed)           0.015     1.543    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail[2]_i_1_n_0
    SLICE_X4Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.108     1.585    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X4Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[2]/C
                         clock pessimism             -0.192     1.393                     
    SLICE_X4Y151         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.428    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/jump_fail_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428                     
                         arrival time                           1.543                     
  -------------------------------------------------------------------
                         slack                                  0.115                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_drp_dclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DPLL/DCLK  n/a            3.333         8.000       4.667      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X10Y152  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X12Y150  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[12]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/C
Min Period        n/a     FDCE/C     n/a            0.550         8.000       7.450      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/C
Low Pulse Width   Slow    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Low Pulse Width   Fast    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X10Y152  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X10Y152  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
High Pulse Width  Slow    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
High Pulse Width  Fast    DPLL/DCLK  n/a            1.500         4.000       2.500      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/DCLK
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X10Y152  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X10Y152  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Base_code_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X5Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.275         4.000       3.725      SLICE_X8Y150   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_OUTCLK_0
  To Clock:  XPIPE_GT_OUTCLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_OUTCLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK }

Check Type        Corner  Lib Pin                                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            1.279         4.000       2.721      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
Low Pulse Width   Slow    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
Low Pulse Width   Fast    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
High Pulse Width  Slow    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
High Pulse Width  Fast    CPM_MAIN/IFCPMXPIPELINK0XPIPEGTOUTCLK  n/a            0.639         2.000       1.361      CPM_MAIN_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     DPLL/CLKIN         n/a            0.934         4.000       3.066      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Min Period        n/a     DPLL/CLKIN_DESKEW  n/a            0.934         4.000       3.066      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Max Period        n/a     DPLL/CLKIN         n/a            20.000        4.000       16.000     DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Low Pulse Width   Slow    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Low Pulse Width   Fast    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
Low Pulse Width   Slow    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
Low Pulse Width   Fast    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
High Pulse Width  Slow    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
High Pulse Width  Fast    DPLL/CLKIN_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN_DESKEW
High Pulse Width  Slow    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN
High Pulse Width  Fast    DPLL/CLKIN         n/a            0.391         2.000       1.609      DPLL_X1Y4  top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.578ns (21.202%)  route 2.148ns (78.798%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.085ns = ( 3.915 - 4.000 ) 
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.288ns (routing 0.739ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.677ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.288     1.029    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X17Y142        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y142        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     1.119 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[2]/Q
                         net (fo=4, routed)           0.240     1.359    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg_n_0_[2]
    SLICE_X16Y142        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.134     1.493 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/m_axis_mdma_h2c_tvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.512     2.006    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/m_axis_mdma_h2c_tvalid_INST_0_i_1_n_0
    SLICE_X15Y142        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.084     2.090 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/rptr[5]_i_1/O
                         net (fo=18, routed)          0.523     2.612    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/out_pop_up
    SLICE_X18Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.074     2.686 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[6]_i_2/O
                         net (fo=5, routed)           0.210     2.896    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[6]_i_2_n_0
    SLICE_X17Y144        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.141     3.037 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_2/O
                         net (fo=1, routed)           0.265     3.302    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_2_n_0
    SLICE_X17Y144        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.055     3.357 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_1/O
                         net (fo=1, routed)           0.398     3.755    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_1_n_0
    SLICE_X17Y144        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.073     3.915    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X17Y144        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/C
                         clock pessimism              1.073     4.988                     
                         clock uncertainty           -0.133     4.855                     
    SLICE_X17Y144        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     4.861    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]
  -------------------------------------------------------------------
                         required time                          4.861                     
                         arrival time                          -3.755                     
  -------------------------------------------------------------------
                         slack                                  1.106                     

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.436ns (17.711%)  route 2.026ns (82.289%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.078ns = ( 3.922 - 4.000 ) 
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 0.739ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.677ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.323     1.064    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X12Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y153        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     1.156 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/Q
                         net (fo=6, routed)           0.403     1.559    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg_n_0_[2][0]
    SLICE_X14Y154        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     1.693 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_5__0/O
                         net (fo=3, routed)           0.509     2.202    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_5__0_n_0
    SLICE_X16Y154        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.079     2.281 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_6/O
                         net (fo=3, routed)           0.600     2.881    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_6_n_0
    SLICE_X15Y154        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.082     2.963 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_4/O
                         net (fo=1, routed)           0.227     3.190    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_4_n_0
    SLICE_X15Y154        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.049     3.239 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_1__6/O
                         net (fo=2, routed)           0.287     3.526    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/out_pop_up
    SLICE_X15Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.080     3.922    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X15Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[0]/C
                         clock pessimism              1.072     4.994                     
                         clock uncertainty           -0.133     4.861                     
    SLICE_X15Y154        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.087     4.774    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          4.774                     
                         arrival time                          -3.526                     
  -------------------------------------------------------------------
                         slack                                  1.248                     

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.436ns (17.711%)  route 2.026ns (82.289%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.078ns = ( 3.922 - 4.000 ) 
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 0.739ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.677ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.323     1.064    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X12Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y153        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     1.156 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[2][0]/Q
                         net (fo=6, routed)           0.403     1.559    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg_n_0_[2][0]
    SLICE_X14Y154        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     1.693 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_5__0/O
                         net (fo=3, routed)           0.509     2.202    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_5__0_n_0
    SLICE_X16Y154        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.079     2.281 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_6/O
                         net (fo=3, routed)           0.600     2.881    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_6_n_0
    SLICE_X15Y154        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.082     2.963 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_4/O
                         net (fo=1, routed)           0.227     3.190    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/h2c_byp_out_vld_INST_0_i_4_n_0
    SLICE_X15Y154        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.049     3.239 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr[1]_i_1__6/O
                         net (fo=2, routed)           0.287     3.526    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/out_pop_up
    SLICE_X15Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.080     3.922    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X15Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[1]/C
                         clock pessimism              1.072     4.994                     
                         clock uncertainty           -0.133     4.861                     
    SLICE_X15Y154        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.087     4.774    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          4.774                     
                         arrival time                          -3.526                     
  -------------------------------------------------------------------
                         slack                                  1.248                     

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.427ns (16.628%)  route 2.141ns (83.372%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.087ns = ( 3.913 - 4.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    1.091ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.297ns (routing 0.739ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.677ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.297     1.038    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X15Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y151        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     1.129 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[2]/Q
                         net (fo=8, routed)           0.495     1.624    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg_n_0_[2]
    SLICE_X18Y151        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.060     1.684 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[2]_i_4__0/O
                         net (fo=1, routed)           0.214     1.898    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[2]_i_4__0_n_0
    SLICE_X18Y151        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.093     1.991 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[2]_i_2__0/O
                         net (fo=5, routed)           0.346     2.337    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[2]_i_2__0_n_0
    SLICE_X17Y152        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.048     2.385 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[5]_i_2/O
                         net (fo=4, routed)           0.170     2.555    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[5]_i_2_n_0
    SLICE_X19Y152        LUT5 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.082     2.637 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_2__0/O
                         net (fo=2, routed)           0.332     2.969    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_2__0_n_0
    SLICE_X18Y151        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.053     3.022 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_1__0/O
                         net (fo=1, routed)           0.584     3.606    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit[7]_i_1__0_n_0
    SLICE_X15Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.071     3.913    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X15Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]/C
                         clock pessimism              1.091     5.004                     
                         clock uncertainty           -0.133     4.871                     
    SLICE_X15Y151        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     4.877    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[7]
  -------------------------------------------------------------------
                         required time                          4.877                     
                         arrival time                          -3.606                     
  -------------------------------------------------------------------
                         slack                                  1.271                     

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][11]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.233ns (10.125%)  route 2.068ns (89.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.103ns = ( 3.897 - 4.000 ) 
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.677ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.330     1.071    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X16Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y150        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     1.163 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/Q
                         net (fo=67, routed)          1.558     2.722    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr[3]
    SLICE_X11Y148        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     2.863 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram[56][646]_i_1/O
                         net (fo=2, routed)           0.510     3.373    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram[56][646]_i_1_n_0
    SLICE_X9Y143         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.055     3.897    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y143         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][11]/C
                         clock pessimism              1.037     4.934                     
                         clock uncertainty           -0.133     4.801                     
    SLICE_X9Y143         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090     4.711    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][11]
  -------------------------------------------------------------------
                         required time                          4.711                     
                         arrival time                          -3.373                     
  -------------------------------------------------------------------
                         slack                                  1.339                     

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][70]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.233ns (10.125%)  route 2.068ns (89.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.103ns = ( 3.897 - 4.000 ) 
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.677ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.330     1.071    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X16Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y150        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     1.163 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/Q
                         net (fo=67, routed)          1.558     2.722    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr[3]
    SLICE_X11Y148        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     2.863 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram[56][646]_i_1/O
                         net (fo=2, routed)           0.510     3.373    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram[56][646]_i_1_n_0
    SLICE_X9Y143         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][70]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.055     3.897    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y143         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][70]/C
                         clock pessimism              1.037     4.934                     
                         clock uncertainty           -0.133     4.801                     
    SLICE_X9Y143         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.090     4.711    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[56].sram_reg[56][70]
  -------------------------------------------------------------------
                         required time                          4.711                     
                         arrival time                          -3.373                     
  -------------------------------------------------------------------
                         slack                                  1.339                     

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_data_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.316ns (13.648%)  route 1.999ns (86.352%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 3.912 - 4.000 ) 
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.739ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.677ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.286     1.027    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X15Y144        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y144        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     1.118 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/ch_crdt_reg[0][0]/Q
                         net (fo=5, routed)           0.810     1.927    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/ch_crdt_reg_n_0_[0][0]
    SLICE_X18Y148        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.138     2.065 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_vld_i_2/O
                         net (fo=1, routed)           0.214     2.279    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_vld_i_2_n_0
    SLICE_X18Y148        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.087     2.366 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_vld_i_1/O
                         net (fo=8, routed)           0.976     3.342    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/fab_mgmt_req_rdy
    SLICE_X11Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_data_reg[16]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.070     3.912    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/clk
    SLICE_X11Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_data_reg[16]/C
                         clock pessimism              1.037     4.949                     
                         clock uncertainty           -0.133     4.816                     
    SLICE_X11Y153        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090     4.726    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_mgmt_req/tl_data_reg[16]
  -------------------------------------------------------------------
                         required time                          4.726                     
                         arrival time                          -3.342                     
  -------------------------------------------------------------------
                         slack                                  1.384                     

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.553ns (22.909%)  route 1.861ns (77.091%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.328ns (routing 0.739ns, distribution 1.589ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.328     1.069    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/clk
    SLICE_X19Y157        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X19Y157        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     1.159 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[1]/Q
                         net (fo=4, routed)           0.266     1.425    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg_n_0_[1]
    SLICE_X18Y156        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.129     1.554 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/c2h_byp_out_vld_INST_0_i_9/O
                         net (fo=5, routed)           0.610     2.164    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/c2h_byp_out_vld_INST_0_i_9_n_0
    SLICE_X13Y155        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.077     2.241 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_13__0/O
                         net (fo=3, routed)           0.226     2.467    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_13__0_n_0
    SLICE_X15Y157        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.096     2.563 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_9__0/O
                         net (fo=1, routed)           0.288     2.851    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_9__0_n_0
    SLICE_X14Y157        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.027     2.878 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_3__0/O
                         net (fo=2, routed)           0.412     3.290    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_3__0_n_0
    SLICE_X19Y156        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     3.424 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_1__6/O
                         net (fo=1, routed)           0.059     3.483    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt[2]_i_1__6_n_0
    SLICE_X19Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/clk
    SLICE_X19Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[2]/C
                         clock pessimism              1.073     5.005                     
                         clock uncertainty           -0.133     4.872                     
    SLICE_X19Y156        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.007     4.879    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.879                     
                         arrival time                          -3.483                     
  -------------------------------------------------------------------
                         slack                                  1.396                     

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][11]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.226ns (10.115%)  route 2.008ns (89.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.081ns = ( 3.919 - 4.000 ) 
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.677ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.330     1.071    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X16Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y150        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     1.163 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/Q
                         net (fo=67, routed)          1.558     2.722    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr[3]
    SLICE_X11Y148        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     2.856 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram[52][646]_i_1/O
                         net (fo=2, routed)           0.450     3.306    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram[52][646]_i_1_n_0
    SLICE_X10Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.077     3.919    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X10Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][11]/C
                         clock pessimism              1.037     4.956                     
                         clock uncertainty           -0.133     4.823                     
    SLICE_X10Y151        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.087     4.736    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][11]
  -------------------------------------------------------------------
                         required time                          4.736                     
                         arrival time                          -3.306                     
  -------------------------------------------------------------------
                         slack                                  1.430                     

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][70]/CE
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.226ns (10.115%)  route 2.008ns (89.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.081ns = ( 3.919 - 4.000 ) 
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.330ns (routing 0.739ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.677ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.330     1.071    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X16Y150        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y150        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     1.163 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr_reg[3]/Q
                         net (fo=67, routed)          1.558     2.722    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/wptr[3]
    SLICE_X11Y148        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     2.856 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram[52][646]_i_1/O
                         net (fo=2, routed)           0.450     3.306    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram[52][646]_i_1_n_0
    SLICE_X10Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][70]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.077     3.919    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X10Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][70]/C
                         clock pessimism              1.037     4.956                     
                         clock uncertainty           -0.133     4.823                     
    SLICE_X10Y151        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.087     4.736    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[52].sram_reg[52][70]
  -------------------------------------------------------------------
                         required time                          4.736                     
                         arrival time                          -3.306                     
  -------------------------------------------------------------------
                         slack                                  1.430                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    -0.178ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.436ns (routing 0.449ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.504ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.436    -0.178    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/clk
    SLICE_X11Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y153        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.129 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_ch_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.010    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_pre[h2c_byp_in][ch][1]
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.640     0.768    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/C
                         clock pessimism             -0.852    -0.084                     
    SLICE_X13Y153        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.035    -0.049    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]
  -------------------------------------------------------------------
                         required time                          0.049                     
                         arrival time                          -0.010                     
  -------------------------------------------------------------------
                         slack                                  0.039                     

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.762%)  route 0.118ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    0.881ns
  Clock Net Delay (Source):      1.443ns (routing 0.449ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.443    -0.171    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/clk
    SLICE_X14Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_vld_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y152        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.050    -0.121 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_h2c_byp_in/u_tl_mst/tl_vld_reg/Q
                         net (fo=1, routed)           0.118    -0.003    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_pre[h2c_byp_in][vld]
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.645     0.773    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/C
                         clock pessimism             -0.881    -0.108                     
    SLICE_X14Y154        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035    -0.073    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]
  -------------------------------------------------------------------
                         required time                          0.073                     
                         arrival time                          -0.003                     
  -------------------------------------------------------------------
                         slack                                  0.070                     

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/tl_crdt_ch_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    -0.179ns
    Clock Pessimism Removal (CPR):    0.881ns
  Clock Net Delay (Source):      1.435ns (routing 0.449ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.504ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.435    -0.179    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/clk
    SLICE_X15Y151        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/tl_crdt_ch_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y151        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.130 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/tl_crdt_ch_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.010    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_pre[byp_out][dir]
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.632     0.760    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/C
                         clock pessimism             -0.881    -0.121                     
    SLICE_X15Y152        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.035    -0.086    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]
  -------------------------------------------------------------------
                         required time                          0.086                     
                         arrival time                          -0.010                     
  -------------------------------------------------------------------
                         slack                                  0.076                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    -0.162ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Net Delay (Source):      1.452ns (routing 0.449ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.504ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.452    -0.162    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y157        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y157        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.113 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][4]/Q
                         net (fo=1, routed)           0.103    -0.010    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][4]
    SLICE_X17Y157        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.651     0.779    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y157        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][4]/C
                         clock pessimism             -0.913    -0.134                     
    SLICE_X17Y157        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.099    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.099                     
                         arrival time                          -0.010                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    -0.165ns
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Net Delay (Source):      1.449ns (routing 0.449ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.504ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.449    -0.165    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y156        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.116 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][6]/Q
                         net (fo=1, routed)           0.103    -0.013    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][6]
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.645     0.773    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y156        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][6]/C
                         clock pessimism             -0.909    -0.137                     
    SLICE_X17Y156        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.102    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][6]
  -------------------------------------------------------------------
                         required time                          0.102                     
                         arrival time                          -0.013                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    -0.163ns
    Clock Pessimism Removal (CPR):    0.905ns
  Clock Net Delay (Source):      1.451ns (routing 0.449ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.504ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.451    -0.163    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y162        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.114 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][14]/Q
                         net (fo=1, routed)           0.103    -0.011    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][14]
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.642     0.770    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y162        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][14]/C
                         clock pessimism             -0.905    -0.135                     
    SLICE_X17Y162        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.100    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.100                     
                         arrival time                          -0.011                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Net Delay (Source):      1.450ns (routing 0.449ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.504ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.450    -0.164    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y155        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y155        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.115 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][3]/Q
                         net (fo=1, routed)           0.103    -0.012    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][3]
    SLICE_X17Y155        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.650     0.778    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y155        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][3]/C
                         clock pessimism             -0.914    -0.136                     
    SLICE_X17Y155        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.101    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.101                     
                         arrival time                          -0.012                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    -0.164ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Net Delay (Source):      1.450ns (routing 0.449ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.504ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.450    -0.164    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y154        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.115 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][5]/Q
                         net (fo=1, routed)           0.103    -0.012    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][5]
    SLICE_X17Y154        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.649     0.777    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y154        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][5]/C
                         clock pessimism             -0.913    -0.136                     
    SLICE_X17Y154        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.101    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.101                     
                         arrival time                          -0.012                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.166ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Net Delay (Source):      1.448ns (routing 0.449ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.504ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.448    -0.166    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y152        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y152        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.117 r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[2][8]/Q
                         net (fo=1, routed)           0.103    -0.014    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff[2][8]
    SLICE_X17Y152        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.647     0.775    static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/dest_clk
    SLICE_X17Y152        FDRE                                         r  static         top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][8]/C
                         clock pessimism             -0.913    -0.138                     
    SLICE_X17Y152        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035    -0.103    static           top_i/blp/qdma_shim/inst/usr_irq_xpm_cdc/syncstages_ff_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.103                     
                         arrival time                          -0.014                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.168ns
    Clock Pessimism Removal (CPR):    0.914ns
  Clock Net Delay (Source):      1.446ns (routing 0.449ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.446    -0.168    static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y150        FDRE                                         r  static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[1][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y150        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049    -0.119 r  static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[1][2]/Q
                         net (fo=1, routed)           0.105    -0.014    static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff[1][2]
    SLICE_X17Y150        FDRE                                         r  static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[2][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/dest_clk
    SLICE_X17Y150        FDRE                                         r  static         top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[2][2]/C
                         clock pessimism             -0.914    -0.140                     
    SLICE_X17Y150        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035    -0.105    static           top_i/blp/irq_shim/inst/xpm_cdc_array_single_inst/syncstages_ff_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.105                     
                         arrival time                          -0.014                     
  -------------------------------------------------------------------
                         slack                                  0.091                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pluserclk0_bufg_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK         n/a            1.213         4.000       2.787      SLICE_X17Y158  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     DPLL/CLKOUT0       n/a            0.934         4.000       3.066      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
Min Period        n/a     DPLL/CLKFB_DESKEW  n/a            0.934         4.000       3.066      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Min Period        n/a     BUFG_GT/I          n/a            0.934         4.000       3.066      BUFG_GT_X0Y41  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X13Y152  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.606         2.000       1.394      SLICE_X17Y158  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.606         2.000       1.394      SLICE_X17Y158  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Low Pulse Width   Fast    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
Low Pulse Width   Slow    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y41  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Low Pulse Width   Fast    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y41  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.606         2.000       1.394      SLICE_X17Y158  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.606         2.000       1.394      SLICE_X17Y158  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
High Pulse Width  Fast    DPLL/CLKFB_DESKEW  n/a            0.420         2.000       1.580      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKFB_DESKEW
High Pulse Width  Slow    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y41  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
High Pulse Width  Fast    BUFG_GT/I          n/a            0.380         2.000       1.620      BUFG_GT_X0Y41  top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/I
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X15Y159  top_i/blp/blp_logic/base_clocking/pcie_reset_sync/U0/EXT_LPF/lpf_asr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT }

Check Type        Corner  Lib Pin                             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            2.558         4.000       1.442      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
Low Pulse Width   Slow    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
Low Pulse Width   Fast    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
High Pulse Width  Slow    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
High Pulse Width  Fast    CPM_EXT/IFCPMEXTCLKRSTPCIE0USERCLK  n/a            1.279         2.000       0.721      CPM_EXT_X0Y0  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_PIPECLK_0
  To Clock:  XPIPE_GT_PIPECLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_PIPECLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTPIPECLK }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            2.000         4.000       2.000      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
Low Pulse Width   Slow    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
Low Pulse Width   Fast    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
High Pulse Width  Slow    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK
High Pulse Width  Fast    XPIPE_QUAD/XPIPE_GT_PIPECLK  n/a            0.700         2.000       1.300      XPIPE_QUAD_X0Y0  top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_on_write_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.262ns (4.604%)  route 5.429ns (95.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 13.279 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.224ns (routing 0.888ns, distribution 2.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 f  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.016     7.853    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/s00_axi_aresetn
    SLICE_X11Y223        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.095     7.948 r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg3[31]_i_1__0/O
                         net (fo=260, routed)         0.832     8.780    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/slv_reg3_reg[0]_0[0]
    SLICE_X4Y255         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     8.855 r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_i_1/O
                         net (fo=2, routed)           0.580     9.435    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_i_1_n_0
    SLICE_X5Y233         FDRE                                         r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_on_write_reg_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.224    13.279    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/s00_axi_aclk
    SLICE_X5Y233         FDRE                                         r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_on_write_reg_reg/C
                         clock pessimism              0.192    13.471                     
                         clock uncertainty           -0.159    13.312                     
    SLICE_X5Y233         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.123    13.189    static           top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_on_write_reg_reg
  -------------------------------------------------------------------
                         required time                         13.189                     
                         arrival time                          -9.435                     
  -------------------------------------------------------------------
                         slack                                  3.754                     

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.262ns (4.604%)  route 5.429ns (95.396%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 13.279 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.224ns (routing 0.888ns, distribution 2.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 f  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.016     7.853    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/s00_axi_aresetn
    SLICE_X11Y223        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.095     7.948 r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg3[31]_i_1__0/O
                         net (fo=260, routed)         0.832     8.780    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/slv_reg3_reg[0]_0[0]
    SLICE_X4Y255         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     8.855 r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_i_1/O
                         net (fo=2, routed)           0.580     9.435    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_i_1_n_0
    SLICE_X5Y233         FDRE                                         r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.224    13.279    static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/s00_axi_aclk
    SLICE_X5Y233         FDRE                                         r  static         top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_reg/C
                         clock pessimism              0.192    13.471                     
                         clock uncertainty           -0.159    13.312                     
    SLICE_X5Y233         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.123    13.189    static           top_i/blp/blp_logic/gcq_u2a_0/inst/cmd_queue_v1_0_0_S00_AXI_sq_inst/irq_reg_write_reg
  -------------------------------------------------------------------
                         required time                         13.189                     
                         arrival time                          -9.435                     
  -------------------------------------------------------------------
                         slack                                  3.754                     

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.280ns (4.815%)  route 5.535ns (95.185%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 13.296 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.241ns (routing 0.888ns, distribution 2.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.394     8.230    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y233        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.087     8.317 f  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.081     8.398    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/cs_ce_clr
    SLICE_X11Y233        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     8.451 r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=2, routed)           0.997     9.448    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I_n_0
    SLICE_X12Y231        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048     9.496 r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_fret_i_1/O
                         net (fo=1, routed)           0.063     9.559    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rdce[3]
    SLICE_X12Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_fret/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.241    13.296    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_fret/C
                         clock pessimism              0.192    13.488                     
                         clock uncertainty           -0.159    13.329                     
    SLICE_X12Y231        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    13.337    static           top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_fret
  -------------------------------------------------------------------
                         required time                         13.337                     
                         arrival time                          -9.559                     
  -------------------------------------------------------------------
                         slack                                  3.778                     

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.232ns (4.124%)  route 5.393ns (95.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 13.287 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.232ns (routing 0.888ns, distribution 2.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.394     8.230    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y233        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.087     8.317 f  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.081     8.398    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/cs_ce_clr
    SLICE_X11Y233        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     8.451 r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=2, routed)           0.918     9.369    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I_n_0
    SLICE_X13Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.232    13.287    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X13Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.192    13.479                     
                         clock uncertainty           -0.159    13.320                     
    SLICE_X13Y231        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006    13.326    static           top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.326                     
                         arrival time                          -9.369                     
  -------------------------------------------------------------------
                         slack                                  3.957                     

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[24].sie_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.218ns (3.883%)  route 5.396ns (96.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 13.287 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.232ns (routing 0.888ns, distribution 2.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.429     8.265    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X13Y238        LUT5 (Prop_F5LUT_SLICEM_I3_O)
                                                      0.126     8.391 r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[24].sie[24]_i_1/O
                         net (fo=1, routed)           0.967     9.358    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[24].sie_reg[24]_0
    SLICE_X15Y238        FDRE                                         r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[24].sie_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.232    13.287    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X15Y238        FDRE                                         r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[24].sie_reg[24]/C
                         clock pessimism              0.192    13.479                     
                         clock uncertainty           -0.159    13.320                     
    SLICE_X15Y238        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007    13.327    static           top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[24].sie_reg[24]
  -------------------------------------------------------------------
                         required time                         13.327                     
                         arrival time                          -9.358                     
  -------------------------------------------------------------------
                         slack                                  3.969                     

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.307ns (5.499%)  route 5.276ns (94.501%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.296ns = ( 13.296 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.241ns (routing 0.888ns, distribution 2.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.394     8.230    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y233        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.087     8.317 f  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.340     8.657    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X12Y234        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.049     8.706 r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=2, routed)           0.497     9.203    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1_n_0
    SLICE_X12Y231        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.079     9.282 r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_fret_i_1/O
                         net (fo=1, routed)           0.045     9.327    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_fret_i_1_n_0
    SLICE_X12Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_fret/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.241    13.296    static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X12Y231        FDRE                                         r  static         top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_fret/C
                         clock pessimism              0.192    13.488                     
                         clock uncertainty           -0.159    13.329                     
    SLICE_X12Y231        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008    13.337    static           top_i/blp/blp_logic/axi_uart_mgmt_rpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_fret
  -------------------------------------------------------------------
                         required time                         13.337                     
                         arrival time                          -9.327                     
  -------------------------------------------------------------------
                         slack                                  4.010                     

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[20].sie_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.218ns (4.009%)  route 5.220ns (95.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 13.284 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.229ns (routing 0.888ns, distribution 2.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/slowest_sync_clk
    SLICE_X6Y143         FDRE                                         r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y143         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.836 r  static         top_i/blp/blp_logic/base_clocking/pl_reset_sync/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=2320, routed)        4.236     8.073    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X13Y234        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.126     8.199 r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[20].sie[20]_i_1/O
                         net (fo=1, routed)           0.984     9.183    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[20].sie_reg[20]_0
    SLICE_X13Y233        FDRE                                         r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[20].sie_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.229    13.284    static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X13Y233        FDRE                                         r  static         top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[20].sie_reg[20]/C
                         clock pessimism              0.192    13.476                     
                         clock uncertainty           -0.159    13.317                     
    SLICE_X13Y233        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.006    13.323    static           top_i/blp/blp_logic/ert_support/axi_intc_0_31/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[20].sie_reg[20]
  -------------------------------------------------------------------
                         required time                         13.323                     
                         arrival time                          -9.183                     
  -------------------------------------------------------------------
                         slack                                  4.141                     

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.178ns (3.260%)  route 5.283ns (96.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.310 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.641ns (routing 1.033ns, distribution 2.608ns)
  Clock Net Delay (Destination): 3.255ns (routing 0.888ns, distribution 2.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.641     3.744    static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y143        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y143        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.835 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/Q
                         net (fo=150, routed)         5.221     9.055    static         top_i/blp/blp_logic/axi_firewall_user/inst/s_axi_ctl_wdata[2]
    SLICE_X17Y246        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.087     9.142 r  static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl[2]_i_1/O
                         net (fo=1, routed)           0.062     9.204    static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl[2]_i_1_n_0
    SLICE_X17Y246        FDRE                                         r  static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.255    13.310    static         top_i/blp/blp_logic/axi_firewall_user/inst/aclk
    SLICE_X17Y246        FDRE                                         r  static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl_reg[2]/C
                         clock pessimism              0.192    13.502                     
                         clock uncertainty           -0.159    13.343                     
    SLICE_X17Y246        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006    13.349    static           top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_vec_ctl_reg[2]
  -------------------------------------------------------------------
                         required time                         13.349                     
                         arrival time                          -9.204                     
  -------------------------------------------------------------------
                         slack                                  4.145                     

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_pause_ctl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 0.090ns (1.660%)  route 5.330ns (98.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 13.297 - 10.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.642ns (routing 1.033ns, distribution 2.609ns)
  Clock Net Delay (Destination): 3.242ns (routing 0.888ns, distribution 2.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.642     3.745    static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y144        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.835 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/Q
                         net (fo=149, routed)         5.330     9.165    static         top_i/blp/blp_logic/axi_firewall_user/inst/s_axi_ctl_wdata[7]
    SLICE_X7Y250         FDRE                                         r  static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_pause_ctl_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.242    13.297    static         top_i/blp/blp_logic/axi_firewall_user/inst/aclk
    SLICE_X7Y250         FDRE                                         r  static         top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_pause_ctl_reg[7]/C
                         clock pessimism              0.192    13.489                     
                         clock uncertainty           -0.159    13.330                     
    SLICE_X7Y250         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.007    13.337    static           top_i/blp/blp_logic/axi_firewall_user/inst/gen_mi.soft_pause_ctl_reg[7]
  -------------------------------------------------------------------
                         required time                         13.337                     
                         arrival time                          -9.165                     
  -------------------------------------------------------------------
                         slack                                  4.172                     

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.190ns (21.299%)  route 4.397ns (78.701%))
  Logic Levels:           4  (LUT2=1 LUT4=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.312ns (routing 1.033ns, distribution 2.279ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.312     3.415    static         top_i/blp/cips/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[26])
                                                      0.908     4.323 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[26]
                         net (fo=1, routed)           2.035     6.358    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/s_axi_awaddr[23]
    SLICE_X3Y140         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.088     6.446 r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[8]_i_5/O
                         net (fo=1, routed)           0.458     6.904    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[8]_i_5_n_0
    SLICE_X15Y141        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.028     6.932 r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[8]_i_3/O
                         net (fo=5, routed)           0.369     7.301    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[25]
    SLICE_X12Y142        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     7.376 r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[8]_i_2/O
                         net (fo=13, routed)          0.374     7.750    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/S00_AXI_awaddr[37]
    SLICE_X2Y143         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.091     7.841 r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[8]_i_1__0/O
                         net (fo=5, routed)           1.161     9.002    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[8]_i_1__0_n_0
    SLICE_X2Y202         FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X2Y202         FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]/C
                         clock pessimism              0.162    13.479                     
                         clock uncertainty           -0.159    13.320                     
    SLICE_X2Y202         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    13.199    static           top_i/blp/blp_logic/axi_ic_apu/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         13.199                     
                         arrival time                          -9.002                     
  -------------------------------------------------------------------
                         slack                                  4.197                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_ic_user_extend/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.058ns (20.931%)  route 0.219ns (79.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      2.148ns (routing 0.582ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.148     2.190    boundary                            top_i/ulp/axi_ic_user_extend/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X33Y257        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user_extend/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X33Y257        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     2.240 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user_extend/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/Q
                         net (fo=8, routed)           0.202     2.443    reconfigurable                      top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awready
    SLICE_X27Y257        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.008     2.451 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_i_1/O
                         net (fo=1, routed)           0.017     2.468    reconfigurable                      top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_i_1_n_0
    SLICE_X27Y257        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    boundary                            top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X27Y257        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_reg/C
                         clock pessimism             -0.265     2.412                                            
    SLICE_X27Y257        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.447    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_awvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -2.447                                            
                         arrival time                           2.468                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[69][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.948%)  route 0.224ns (82.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      2.232ns (routing 0.582ns, distribution 1.650ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.724ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.232     2.274    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X7Y182         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y182         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.049     2.323 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][8]/Q
                         net (fo=2, routed)           0.224     2.547    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[69][15]_0[8]
    SLICE_X7Y195         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[69][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.586     2.666    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X7Y195         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[69][8]/C
                         clock pessimism             -0.180     2.487                     
    SLICE_X7Y195         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     2.522    static           top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[69][8]
  -------------------------------------------------------------------
                         required time                         -2.522                     
                         arrival time                           2.547                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[58][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[93][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      2.239ns (routing 0.582ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.607ns (routing 0.724ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.239     2.281    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y178        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[58][12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y178        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     2.330 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/ram_clk_config_reg[58][12]/Q
                         net (fo=2, routed)           0.244     2.574    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[93][15]_0[12]
    SLICE_X10Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[93][12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.607     2.687    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X10Y189        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[93][12]/C
                         clock pessimism             -0.180     2.507                     
    SLICE_X10Y189        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     2.542    static           top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[93][12]
  -------------------------------------------------------------------
                         required time                         -2.542                     
                         arrival time                           2.574                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_ic_apu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg2_low_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.050ns (17.327%)  route 0.239ns (82.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      2.239ns (routing 0.582ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.601ns (routing 0.724ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.239     2.281    static         top_i/blp/blp_logic/axi_ic_apu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X10Y179        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_apu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y179        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     2.331 r  static         top_i/blp/blp_logic/axi_ic_apu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/Q
                         net (fo=20, routed)          0.239     2.570    static         top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/s01_axi_wdata[11]
    SLICE_X13Y204        FDRE                                         r  static         top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg2_low_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.601     2.681    static         top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/s00_axi_aclk
    SLICE_X13Y204        FDRE                                         r  static         top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg2_low_reg[11]/C
                         clock pessimism             -0.180     2.501                     
    SLICE_X13Y204        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.536    static           top_i/blp/blp_logic/gcq_r2a/inst/cmd_queue_v1_0_0_S00_AXI_cq_inst/slv_reg2_low_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.536                     
                         arrival time                           2.570                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.050ns (31.847%)  route 0.107ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.234ns (routing 0.582ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.601ns (routing 0.724ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.234     2.276    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X12Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y261        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     2.326 r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.107     2.433    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_araddr[28]
    SLICE_X10Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.601     2.681    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[28]/C
                         clock pessimism             -0.317     2.364                     
    SLICE_X10Y261        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     2.399    static           top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.399                     
                         arrival time                           2.433                     
  -------------------------------------------------------------------
                         slack                                  0.034                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      2.204ns (routing 0.582ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.603ns (routing 0.724ns, distribution 1.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.204     2.246    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/WCLK
    SLICE_X17Y215        RAMS32                                       r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y215        RAMS32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.356 r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_11_11/SP/O
                         net (fo=1, routed)           0.017     2.373    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg0[11]
    SLICE_X17Y215        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.603     2.683    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    SLICE_X17Y215        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11]/C
                         clock pessimism             -0.379     2.303                     
    SLICE_X17Y215        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.338    static           top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.338                     
                         arrival time                           2.373                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      2.204ns (routing 0.582ns, distribution 1.622ns)
  Clock Net Delay (Destination): 2.602ns (routing 0.724ns, distribution 1.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.204     2.246    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/WCLK
    SLICE_X17Y216        RAMS32                                       r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y216        RAMS32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     2.356 r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_26_26/SP/O
                         net (fo=1, routed)           0.017     2.373    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg0[26]
    SLICE_X17Y216        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.602     2.682    static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/clka
    SLICE_X17Y216        FDRE                                         r  static         top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]/C
                         clock pessimism             -0.378     2.303                     
    SLICE_X17Y216        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     2.338    static           top_i/blp/blp_logic/uuid_rom/U0/xpm_memory_spram_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.338                     
                         arrival time                           2.373                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.210ns (routing 0.582ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.582ns (routing 0.724ns, distribution 1.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.210     2.252    static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X11Y140        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.301 r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[12]/Q
                         net (fo=1, routed)           0.114     2.415    static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[22]
    SLICE_X12Y140        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.582     2.662    static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X12Y140        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]/C
                         clock pessimism             -0.317     2.345                     
    SLICE_X12Y140        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.035     2.380    static           top_i/blp/blp_logic/axi_ic_rpu/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.380                     
                         arrival time                           2.415                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.050ns (31.646%)  route 0.108ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.234ns (routing 0.582ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.601ns (routing 0.724ns, distribution 1.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.234     2.276    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X12Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y261        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.326 r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/Q
                         net (fo=1, routed)           0.108     2.434    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_araddr[20]
    SLICE_X10Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.601     2.681    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X10Y261        FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[20]/C
                         clock pessimism             -0.317     2.364                     
    SLICE_X10Y261        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     2.399    static           top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.399                     
                         arrival time                           2.434                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1104]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X2Y263         FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1104]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y263         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.320 r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1104]/Q
                         net (fo=1, routed)           0.112     2.432    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_araddr[43]
    SLICE_X4Y263         FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[43]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.599     2.679    static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y263         FDRE                                         r  static         top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[43]/C
                         clock pessimism             -0.317     2.362                     
    SLICE_X4Y263         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     2.397    static           top_i/blp/blp_logic/axi_ic_pluser/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.397                     
                         arrival time                           2.432                     
  -------------------------------------------------------------------
                         slack                                  0.035                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME5/DCLK      n/a            3.333         10.000      6.667      MMCM_X2Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Min Period        n/a     MMCME5/DCLK      n/a            3.333         10.000      6.667      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         10.000      7.143      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     PS9/MAXIGP2ACLK  n/a            2.857         10.000      7.143      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y5  top_i/blp/axi_noc_ic/inst/M01_AXI_nsu/bd_3e6f_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y6  top_i/blp/axi_noc_ic/inst/M02_AXI_nsu/bd_3e6f_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y2  top_i/blp/axi_noc_ic/inst/M03_AXI_nsu/bd_3e6f_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK   n/a            2.000         10.000      8.000      NOC_NSU512_X0Y3  top_i/blp/axi_noc_ic/inst/M04_AXI_nsu/bd_3e6f_M04_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK   n/a            2.000         10.000      8.000      NOC_NMU512_X0Y5  top_i/blp/axi_noc_mc/inst/S00_AXI_nmu/bd_0e6e_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X2Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X2Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Fast    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
Low Pulse Width   Slow    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X2Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X2Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Slow    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Fast    MMCME5/DCLK      n/a            1.500         5.000       3.500      MMCM_X3Y0        top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/DCLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Fast    PS9/MAXIGP2ACLK  n/a            1.429         5.000       3.571      PS9_X0Y0         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/MAXIGP2ACLK
High Pulse Width  Slow    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK   n/a            1.000         5.000       4.000      NOC_NSU512_X0Y4  top_i/blp/axi_noc_ic/inst/M00_AXI_nsu/bd_3e6f_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       27.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.164ns (8.105%)  route 1.860ns (91.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 36.897 - 30.000 ) 
    Source Clock Delay      (SCD):    7.737ns
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.376ns, distribution 1.692ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.341ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.068     7.737    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y186        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     7.827 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[2]/Q
                         net (fo=4, routed)           0.783     8.610    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[50]
    SLICE_X10Y186        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.074     8.684 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_2/O
                         net (fo=3, routed)           1.077     9.761    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_c
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.842    36.897    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_reg[0]/C
                         clock pessimism              0.770    37.667                     
                         clock uncertainty           -0.178    37.489                     
    SLICE_X11Y187        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007    37.496    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_reg[0]
  -------------------------------------------------------------------
                         required time                         37.496                     
                         arrival time                          -9.761                     
  -------------------------------------------------------------------
                         slack                                 27.736                     

Slack (MET) :             27.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.166ns (8.635%)  route 1.756ns (91.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.916ns = ( 36.916 - 30.000 ) 
    Source Clock Delay      (SCD):    7.733ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.376ns, distribution 1.688ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.341ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.064     7.733    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X15Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y187        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     7.823 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/Q
                         net (fo=4, routed)           0.478     8.302    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/src_in[59]
    SLICE_X13Y187        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.028     8.330 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_3__0/O
                         net (fo=1, routed)           0.378     8.708    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_3__0_n_0
    SLICE_X14Y186        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     8.756 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_2__0/O
                         net (fo=3, routed)           0.900     9.656    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_2__0_n_0
    SLICE_X18Y203        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.861    36.916    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X18Y203        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[1]/C
                         clock pessimism              0.649    37.565                     
                         clock uncertainty           -0.178    37.387                     
    SLICE_X18Y203        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    37.395    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[1]
  -------------------------------------------------------------------
                         required time                         37.395                     
                         arrival time                          -9.656                     
  -------------------------------------------------------------------
                         slack                                 27.739                     

Slack (MET) :             27.801ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.306ns (16.477%)  route 1.551ns (83.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.923ns = ( 36.923 - 30.000 ) 
    Source Clock Delay      (SCD):    7.743ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.376ns, distribution 1.698ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.341ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.074     7.743    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_freerun
    SLICE_X14Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     7.834 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/Q
                         net (fo=4, routed)           0.454     8.289    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/src_in[56]
    SLICE_X12Y187        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.087     8.376 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_4__1/O
                         net (fo=1, routed)           0.307     8.683    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_4__1_n_0
    SLICE_X13Y187        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.128     8.811 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_2__1/O
                         net (fo=3, routed)           0.790     9.601    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.868    36.923    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_freerun
    SLICE_X18Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[0]/C
                         clock pessimism              0.649    37.572                     
                         clock uncertainty           -0.178    37.394                     
    SLICE_X18Y202        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    37.402    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[0]
  -------------------------------------------------------------------
                         required time                         37.402                     
                         arrival time                          -9.601                     
  -------------------------------------------------------------------
                         slack                                 27.801                     

Slack (MET) :             27.801ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.306ns (16.477%)  route 1.551ns (83.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.923ns = ( 36.923 - 30.000 ) 
    Source Clock Delay      (SCD):    7.743ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.376ns, distribution 1.698ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.341ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.074     7.743    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_freerun
    SLICE_X14Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.091     7.834 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[8]/Q
                         net (fo=4, routed)           0.454     8.289    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/src_in[56]
    SLICE_X12Y187        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.087     8.376 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_4__1/O
                         net (fo=1, routed)           0.307     8.683    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_4__1_n_0
    SLICE_X13Y187        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.128     8.811 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_2__1/O
                         net (fo=3, routed)           0.790     9.601    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.868    36.923    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_freerun
    SLICE_X18Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[1]/C
                         clock pessimism              0.649    37.572                     
                         clock uncertainty           -0.178    37.394                     
    SLICE_X18Y202        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    37.402    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[1]
  -------------------------------------------------------------------
                         required time                         37.402                     
                         arrival time                          -9.601                     
  -------------------------------------------------------------------
                         slack                                 27.801                     

Slack (MET) :             27.908ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.166ns (9.467%)  route 1.587ns (90.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.916ns = ( 36.916 - 30.000 ) 
    Source Clock Delay      (SCD):    7.733ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.376ns, distribution 1.688ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.341ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.064     7.733    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X15Y187        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y187        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     7.823 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[11]/Q
                         net (fo=4, routed)           0.478     8.302    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/src_in[59]
    SLICE_X13Y187        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.028     8.330 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_3__0/O
                         net (fo=1, routed)           0.378     8.708    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_3__0_n_0
    SLICE_X14Y186        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     8.756 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_2__0/O
                         net (fo=3, routed)           0.731     9.487    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_ref_i_i_2__0_n_0
    SLICE_X18Y203        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.861    36.916    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X18Y203        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[0]/C
                         clock pessimism              0.649    37.565                     
                         clock uncertainty           -0.178    37.387                     
    SLICE_X18Y203        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008    37.395    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/done_reg[0]
  -------------------------------------------------------------------
                         required time                         37.395                     
                         arrival time                          -9.487                     
  -------------------------------------------------------------------
                         slack                                 27.908                     

Slack (MET) :             28.049ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.209ns (13.098%)  route 1.387ns (86.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 36.906 - 30.000 ) 
    Source Clock Delay      (SCD):    7.728ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.376ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.341ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.059     7.728    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X13Y182        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.818 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/Q
                         net (fo=3, routed)           0.242     8.060    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[64]
    SLICE_X11Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.119     8.179 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_1/O
                         net (fo=18, routed)          1.144     9.323    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/sel
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.851    36.906    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[7]/C
                         clock pessimism              0.735    37.641                     
                         clock uncertainty           -0.178    37.463                     
    SLICE_X11Y186        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.090    37.373    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         37.373                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                 28.049                     

Slack (MET) :             28.049ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.209ns (13.098%)  route 1.387ns (86.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 36.906 - 30.000 ) 
    Source Clock Delay      (SCD):    7.728ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.376ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.341ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.059     7.728    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X13Y182        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.818 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/Q
                         net (fo=3, routed)           0.242     8.060    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[64]
    SLICE_X11Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.119     8.179 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_1/O
                         net (fo=18, routed)          1.144     9.323    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/sel
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.851    36.906    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[8]/C
                         clock pessimism              0.735    37.641                     
                         clock uncertainty           -0.178    37.463                     
    SLICE_X11Y186        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.090    37.373    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         37.373                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                 28.049                     

Slack (MET) :             28.050ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.105%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 36.906 - 30.000 ) 
    Source Clock Delay      (SCD):    7.728ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.376ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.341ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.059     7.728    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X13Y182        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.818 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/Q
                         net (fo=3, routed)           0.242     8.060    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[64]
    SLICE_X11Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.119     8.179 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_1/O
                         net (fo=18, routed)          1.143     9.323    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/sel
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.851    36.906    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[5]/C
                         clock pessimism              0.735    37.641                     
                         clock uncertainty           -0.178    37.463                     
    SLICE_X11Y186        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.090    37.373    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         37.373                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                 28.050                     

Slack (MET) :             28.050ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.209ns (13.105%)  route 1.386ns (86.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 36.906 - 30.000 ) 
    Source Clock Delay      (SCD):    7.728ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.376ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.341ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.059     7.728    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X13Y182        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.818 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/Q
                         net (fo=3, routed)           0.242     8.060    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[64]
    SLICE_X11Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.119     8.179 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_1/O
                         net (fo=18, routed)          1.143     9.323    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/sel
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.851    36.906    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[6]/C
                         clock pessimism              0.735    37.641                     
                         clock uncertainty           -0.178    37.463                     
    SLICE_X11Y186        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.090    37.373    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         37.373                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                 28.050                     

Slack (MET) :             28.052ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_pl_1 rise@30.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.209ns (13.111%)  route 1.385ns (86.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 36.906 - 30.000 ) 
    Source Clock Delay      (SCD):    7.728ns
    Clock Pessimism Removal (CPR):    0.735ns
  Clock Uncertainty:      0.178ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.356ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.376ns, distribution 1.683ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.341ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         2.059     7.728    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X13Y182        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y182        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.818 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_reg/Q
                         net (fo=3, routed)           0.242     8.060    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/src_in[64]
    SLICE_X11Y183        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.119     8.179 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/done_ref_i_i_1/O
                         net (fo=18, routed)          1.143     9.322    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/sel
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                     30.000    30.000 r                 
    PS9_X0Y0             PS9                          0.000    30.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000    35.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    35.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.851    36.906    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[3]/C
                         clock pessimism              0.735    37.641                     
                         clock uncertainty           -0.178    37.463                     
    SLICE_X11Y186        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.089    37.374    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         37.374                     
                         arrival time                          -9.322                     
  -------------------------------------------------------------------
                         slack                                 28.052                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_ref_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.059ns (24.969%)  route 0.177ns (75.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.111ns
    Source Clock Delay      (SCD):    6.329ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Net Delay (Source):      1.287ns (routing 0.225ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.263ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.287     6.329    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y190        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_ref_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y190        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     6.379 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_ref_reg/Q
                         net (fo=19, routed)          0.153     6.533    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_ref
    SLICE_X11Y184        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.009     6.542 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i[0]_i_1/O
                         net (fo=1, routed)           0.024     6.566    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i[0]_i_1_n_0
    SLICE_X11Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.465     7.111    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_freerun
    SLICE_X11Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[0]/C
                         clock pessimism             -0.642     6.470                     
    SLICE_X11Y184        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     6.505    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/ref_clk_cntr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.505                     
                         arrival time                           6.566                     
  -------------------------------------------------------------------
                         slack                                  0.061                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.108ns
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Net Delay (Source):      1.282ns (routing 0.225ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.263ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.282     6.324    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X13Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.373 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.105     6.478    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][6]
    SLICE_X13Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.462     7.108    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X13Y184        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][6]/C
                         clock pessimism             -0.756     6.352                     
    SLICE_X13Y184        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.387    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.387                     
                         arrival time                           6.478                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.136ns
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      1.296ns (routing 0.225ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.263ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.296     6.338    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y194        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y194        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.387 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.105     6.492    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][11]
    SLICE_X17Y194        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.490     7.136    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y194        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][11]/C
                         clock pessimism             -0.769     6.366                     
    SLICE_X17Y194        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.401    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -6.401                     
                         arrival time                           6.492                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.136ns
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      1.296ns (routing 0.225ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.263ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.296     6.338    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y196        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.387 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][13]/Q
                         net (fo=1, routed)           0.105     6.492    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][13]
    SLICE_X17Y196        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.490     7.136    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y196        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][13]/C
                         clock pessimism             -0.769     6.366                     
    SLICE_X17Y196        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.401    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -6.401                     
                         arrival time                           6.492                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.127ns
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Net Delay (Source):      1.288ns (routing 0.225ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.263ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.288     6.330    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X9Y188         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y188         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.379 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.105     6.484    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][4]
    SLICE_X9Y188         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.481     7.127    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X9Y188         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][4]/C
                         clock pessimism             -0.768     6.358                     
    SLICE_X9Y188         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.393    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.393                     
                         arrival time                           6.484                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.125ns
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Net Delay (Source):      1.288ns (routing 0.225ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.263ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.288     6.330    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X9Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y186         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.379 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.105     6.484    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][0]
    SLICE_X9Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.479     7.125    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X9Y186         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][0]/C
                         clock pessimism             -0.767     6.358                     
    SLICE_X9Y186         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.393    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.393                     
                         arrival time                           6.484                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.129ns
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Net Delay (Source):      1.294ns (routing 0.225ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.263ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.294     6.336    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y186        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.385 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.105     6.490    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][2]
    SLICE_X17Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.483     7.129    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y186        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][2]/C
                         clock pessimism             -0.764     6.364                     
    SLICE_X17Y186        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.399    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.399                     
                         arrival time                           6.490                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.127ns
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Net Delay (Source):      1.293ns (routing 0.225ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.263ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.293     6.335    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.384 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][20]/Q
                         net (fo=1, routed)           0.105     6.489    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff[0][20]
    SLICE_X17Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.481     7.127    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/dest_clk
    SLICE_X17Y202        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][20]/C
                         clock pessimism             -0.764     6.363                     
    SLICE_X17Y202        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.398    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -6.398                     
                         arrival time                           6.489                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.115ns
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Net Delay (Source):      1.282ns (routing 0.225ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.263ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.282     6.324    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/dest_clk
    SLICE_X1Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y190         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.373 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.105     6.478    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff[0][5]
    SLICE_X1Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.469     7.115    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/dest_clk
    SLICE_X1Y190         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/C
                         clock pessimism             -0.763     6.352                     
    SLICE_X1Y190         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.387    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.387                     
                         arrival time                           6.478                     
  -------------------------------------------------------------------
                         slack                                  0.091                     

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.109ns
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.758ns
  Clock Net Delay (Source):      1.280ns (routing 0.225ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.263ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.280     6.322    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X1Y192         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y192         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     6.371 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.105     6.476    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff[0][5]
    SLICE_X1Y192         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=356, routed)         1.463     7.109    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/dest_clk
    SLICE_X1Y192         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]/C
                         clock pessimism             -0.758     6.350                     
    SLICE_X1Y192         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     6.385    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_test_clk0_cntr/syncstages_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.385                     
                         arrival time                           6.476                     
  -------------------------------------------------------------------
                         slack                                  0.091                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         30.000      29.066     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         30.000      29.066     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     BUFG_PS/I      n/a            0.934         30.000      29.066     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
Min Period        n/a     FDPE/C         n/a            0.550         30.000      29.450     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[0]/C
Min Period        n/a     FDPE/C         n/a            0.550         30.000      29.450     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[1]/C
Min Period        n/a     FDPE/C         n/a            0.550         30.000      29.450     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[2]/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X14Y188  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_ref_i_reg/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X18Y202  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[0]/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X18Y202  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/done_reg[1]/C
Min Period        n/a     FDRE/C         n/a            0.550         30.000      29.450     SLICE_X12Y187  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/ref_clk_cntr_i_reg[0]/C
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       30.000      70.000     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       30.000      70.000     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFG_PS/I      n/a            0.380         15.000      14.620     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I      n/a            0.380         15.000      14.620     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
Low Pulse Width   Slow    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[0]/C
Low Pulse Width   Fast    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[0]/C
Low Pulse Width   Slow    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[1]/C
Low Pulse Width   Fast    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[1]/C
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X2Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         15.000      14.609     MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFG_PS/I      n/a            0.380         15.000      14.620     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
High Pulse Width  Fast    BUFG_PS/I      n/a            0.380         15.000      14.620     BUFG_PS_X0Y7   top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/I
High Pulse Width  Slow    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[1]/C
High Pulse Width  Fast    FDPE/C         n/a            0.275         15.000      14.725     SLICE_X16Y181  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/cdc_user_rst_aclk/arststages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/RSTRAMARSTRAML
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clkwiz_aclk_kernel_00_clk_out1 rise@4.950ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.091ns (2.260%)  route 3.936ns (97.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.452ns = ( 14.402 - 4.950 ) 
    Source Clock Delay      (SCD):    10.876ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.526ns (routing 1.185ns, distribution 2.341ns)
  Clock Net Delay (Destination): 2.977ns (routing 1.020ns, distribution 1.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.386     7.272    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.350 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        3.526    10.876    boundary                            top_i/ulp/reset_controllers/pipereg_kernel0/inst/clk
    SLICE_X108Y146       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X108Y146       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    10.967 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/Q
                         net (fo=637, routed)         3.936    14.903    reconfigurable                      top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/rsta
    RAMB36_X2Y10         RAMB36E5_INT                                 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/RSTRAMARSTRAML  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      4.950     4.950 r                                      
    PS9_X0Y0             PS9                          0.000     4.950 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     9.950    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.005 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027    11.032    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.027 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.335    11.362    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.425 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.977    14.402    boundary                            top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X2Y10         RAMB36E5_INT                                 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/CLKARDCLKL
                         clock pessimism              1.072    15.474                                            
                         clock uncertainty           -0.118    15.357                                            
    RAMB36_X2Y10         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_RSTRAMARSTRAML)
                                                     -0.256    15.101    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16
  -------------------------------------------------------------------
                         required time                         15.101                                            
                         arrival time                         -14.903                                            
  -------------------------------------------------------------------
                         slack                                  0.198                                            

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[0]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[0]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[4]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[4]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[5]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[5]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[6]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[6]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.879ns  (logic 0.140ns (15.931%)  route 0.739ns (84.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.859ns
    Source Clock Delay      (SCD):    11.141ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.789ns (routing 1.154ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.383ns (routing 0.994ns, distribution 2.389ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.388     7.274    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.352 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.789    11.141    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X5Y173         FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X5Y173         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092    11.233 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[7]/Q
                         net (fo=18, routed)          0.444    11.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]
    SLICE_X4Y183         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.048    11.725 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim[7]_i_1/O
                         net (fo=8, routed)           0.295    12.020    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[7]/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027     7.511    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.506 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.336     7.842    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.905 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.383    11.288    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X8Y183         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[7]/C
                         clock pessimism              1.204    12.492                     
                         clock uncertainty           -0.118    12.374                     
    SLICE_X8Y183         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.121    12.253    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[7]
  -------------------------------------------------------------------
                         required time                         12.253                     
                         arrival time                         -12.020                     
  -------------------------------------------------------------------
                         slack                                  0.234                     

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/RSTRAMARSTRAMU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (clkwiz_aclk_kernel_00_clk_out1 rise@4.950ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.091ns (2.292%)  route 3.880ns (97.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 14.398 - 4.950 ) 
    Source Clock Delay      (SCD):    10.876ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.118ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.235ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.526ns (routing 1.185ns, distribution 2.341ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.020ns, distribution 1.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.166     6.835    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.886 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.386     7.272    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.350 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        3.526    10.876    boundary                            top_i/ulp/reset_controllers/pipereg_kernel0/inst/clk
    SLICE_X108Y146       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X108Y146       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091    10.967 f  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/reset_controllers/pipereg_kernel0/inst/FDRE.FDRElp[0].FDRE_inst/Q
                         net (fo=637, routed)         3.880    14.847    reconfigurable                      top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/rsta
    RAMB36_X2Y10         RAMB36E5_INT                                 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/RSTRAMARSTRAMU  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      4.950     4.950 r                                      
    PS9_X0Y0             PS9                          0.000     4.950 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     9.950    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.005 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.027    11.032    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.027 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.335    11.362    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.425 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.973    14.398    boundary                            top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X2Y10         RAMB36E5_INT                                 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16/CLKARDCLKU
                         clock pessimism              1.072    15.470                                            
                         clock uncertainty           -0.118    15.353                                            
    RAMB36_X2Y10         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_RSTRAMARSTRAMU)
                                                     -0.259    15.094    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/plram_ctrl_bram/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16
  -------------------------------------------------------------------
                         required time                         15.094                                            
                         arrival time                         -14.847                                            
  -------------------------------------------------------------------
                         slack                                  0.247                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[14]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.818%)  route 0.195ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.942ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.973ns (routing 0.734ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.973     7.942    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP0_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP0_X92Y1     FDRE (Prop_C_GRP0_IFF14_BLI_C_GRP0_C_Q)
                                                      0.091     8.033 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[14]/Q
                         net (fo=1, routed)           0.195     8.228    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[14]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[14]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[14])
                                                      0.050     8.209    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.209                                            
                         arrival time                           8.228                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[22]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.102ns (36.823%)  route 0.175ns (63.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF6_BLI_C_GRP2_C_Q)
                                                      0.102     8.045 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[22]/Q
                         net (fo=1, routed)           0.175     8.220    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[22]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[22]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[22])
                                                      0.042     8.201    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.201                                            
                         arrival time                           8.220                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[26]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.098ns (35.636%)  route 0.177ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[26]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF10_BLI_C_GRP2_C_Q)
                                                      0.098     8.041 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[26]/Q
                         net (fo=1, routed)           0.177     8.218    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[26]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[26]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[26])
                                                      0.040     8.199    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.199                                            
                         arrival time                           8.218                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[31]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.102ns (36.299%)  route 0.179ns (63.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF15_BLI_C_GRP2_C_Q)
                                                      0.102     8.045 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[31]/Q
                         net (fo=1, routed)           0.179     8.224    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[31]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[31]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[31])
                                                      0.046     8.205    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.205                                            
                         arrival time                           8.224                                            
  -------------------------------------------------------------------
                         slack                                  0.019                                            

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[10]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.722%)  route 0.188ns (65.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.942ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.973ns (routing 0.734ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.973     7.942    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP0_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP0_X92Y1     FDRE (Prop_C_GRP0_IFF10_BLI_C_GRP0_C_Q)
                                                      0.100     8.042 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[10]/Q
                         net (fo=1, routed)           0.188     8.230    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[10]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[10])
                                                      0.051     8.210    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.210                                            
                         arrival time                           8.230                                            
  -------------------------------------------------------------------
                         slack                                  0.020                                            

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[30]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.101ns (35.563%)  route 0.183ns (64.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[30]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF14_BLI_C_GRP2_C_Q)
                                                      0.101     8.044 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[30]/Q
                         net (fo=1, routed)           0.183     8.227    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[30]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[30]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[30])
                                                      0.048     8.207    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.207                                            
                         arrival time                           8.227                                            
  -------------------------------------------------------------------
                         slack                                  0.020                                            

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[28]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.094ns (33.333%)  route 0.188ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[28]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF12_BLI_C_GRP2_C_Q)
                                                      0.094     8.037 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[28]/Q
                         net (fo=1, routed)           0.188     8.225    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[28]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[28]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[28])
                                                      0.044     8.203    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.203                                            
                         arrival time                           8.225                                            
  -------------------------------------------------------------------
                         slack                                  0.022                                            

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[13]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.095ns (33.451%)  route 0.189ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.942ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.973ns (routing 0.734ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.973     7.942    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP0_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP0_X92Y1     FDRE (Prop_C_GRP0_IFF13_BLI_C_GRP0_C_Q)
                                                      0.095     8.037 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[13]/Q
                         net (fo=1, routed)           0.189     8.226    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[13]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[13]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[13])
                                                      0.044     8.203    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.203                                            
                         arrival time                           8.226                                            
  -------------------------------------------------------------------
                         slack                                  0.023                                            

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[17]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.095ns (35.849%)  route 0.170ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.943ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.974ns (routing 0.734ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.974     7.943    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP2_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP2_X92Y1     FDRE (Prop_C_GRP2_IFF1_BLI_C_GRP2_C_Q)
                                                      0.095     8.038 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[17]/Q
                         net (fo=1, routed)           0.170     8.208    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[17]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[17]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[17])
                                                      0.026     8.185    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.185                                            
                         arrival time                           8.208                                            
  -------------------------------------------------------------------
                         slack                                  0.023                                            

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[1]
                            (rising edge-triggered cell AIE_PL_S_AXIS32 clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.496%)  route 0.174ns (63.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    7.942ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Net Delay (Source):      1.973ns (routing 0.734ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.495ns (routing 0.918ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        1.973     7.942    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/s_axis_aclk
    BLI_C_GRP0_X92Y1     FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    BLI_C_GRP0_X92Y1     FDRE (Prop_C_GRP0_IFF1_BLI_C_GRP0_C_Q)
                                                      0.100     8.042 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl2ai_wrapper_32/bli0.bli_s0o_tdata_1_reg[1]/Q
                         net (fo=1, routed)           0.174     8.216    reconfigurable                      top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/tdata[1]
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_TDATA[1]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static                              top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static                              top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.495     9.352    boundary                            top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/s_axis_aclk
    AIE_PL_X23Y0         AIE_PL_S_AXIS32                              r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
                         clock pessimism             -1.193     8.159                                            
    AIE_PL_X23Y0         AIE_PL_S_AXIS32 (Hold_AIE_PL_S_AXIS_2_AIE_PL_S_AXIS_ACLK_S_AXIS_TDATA[1])
                                                      0.033     8.192    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst
  -------------------------------------------------------------------
                         required time                         -8.192                                            
                         arrival time                           8.216                                            
  -------------------------------------------------------------------
                         slack                                  0.024                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwiz_aclk_kernel_00_clk_out1
Waveform(ns):       { 0.000 2.475 }
Period(ns):         4.950
Sources:            { top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK               n/a            2.000         4.950       2.950      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK               n/a            2.000         4.950       2.950      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     AIE_PL_M_AXIS32/M_AXIS_ACLK  n/a            1.600         4.950       3.350      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
Min Period        n/a     AIE_PL_S_AXIS32/S_AXIS_ACLK  n/a            1.600         4.950       3.350      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL      n/a            1.379         4.950       3.571      RAMB36_X4Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU      n/a            1.379         4.950       3.571      RAMB36_X4Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL      n/a            1.379         4.950       3.571      RAMB36_X4Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU      n/a            1.379         4.950       3.571      RAMB36_X4Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_0/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL      n/a            1.379         4.950       3.571      RAMB36_X3Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU      n/a            1.379         4.950       3.571      RAMB36_X3Y77     top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKU
Low Pulse Width   Slow    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    AIE_PL_M_AXIS32/M_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_M_AXIS32/M_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
Low Pulse Width   Slow    AIE_PL_S_AXIS32/S_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Fast    AIE_PL_S_AXIS32/S_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            0.606         2.475       1.869      SLICE_X165Y309   top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            0.606         2.475       1.869      SLICE_X165Y309   top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y6  top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK               n/a            1.000         2.475       1.475      NOC_NMU512_X1Y5  top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    AIE_PL_M_AXIS32/M_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Fast    AIE_PL_M_AXIS32/M_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai_pl_channel_inst/M_AXIS_ACLK
High Pulse Width  Slow    AIE_PL_S_AXIS32/S_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Fast    AIE_PL_S_AXIS32/S_AXIS_ACLK  n/a            0.800         2.475       1.675      AIE_PL_X23Y0     top_i/ulp/ai_engine_0/inst/pl_ai_ch_0/inst/pl_ai_channel_inst/S_AXIS_ACLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            0.606         2.475       1.869      SLICE_X165Y309   top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                   n/a            0.606         2.475       1.869      SLICE_X165Y309   top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_01_clk_out1
  To Clock:  clkwiz_aclk_kernel_01_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]/D
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.974ns  (logic 0.512ns (52.570%)  route 0.462ns (47.430%))
  Logic Levels:           6  (LOOKAHEAD8=3 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.717ns
    Source Clock Delay      (SCD):    10.994ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.666ns (routing 1.046ns, distribution 2.620ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.896ns, distribution 2.366ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.431     7.250    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.328 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          3.666    10.994    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.091    11.085 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/Q
                         net (fo=3, routed)           0.350    11.435    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0/I3
    SLICE_X6Y190         LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.085    11.520 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034    11.554    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0_n_0
    SLICE_X6Y190         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127    11.681 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_2__0/COUTH
                         net (fo=3, routed)           0.001    11.682    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_2__0_n_3
    SLICE_X6Y191         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039    11.721 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]_i_2__0/COUTH
                         net (fo=3, routed)           0.001    11.722    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]_i_2__0_n_3
    SLICE_X6Y192         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052    11.774 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][18]_i_2__0/COUTB
                         net (fo=2, routed)           0.011    11.785    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][18]_i_1__0/I4
    SLICE_X6Y192         LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053    11.838 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][18]_i_1__0/LUTCY2_INST/O
                         net (fo=3, routed)           0.020    11.858    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]_i_1__0/I4
    SLICE_X6Y192         LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065    11.923 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.045    11.968    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]_i_1__0_n_1
    SLICE_X6Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.821    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.884 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          3.262    11.146    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]/C
                         clock pessimism              1.226    12.372                     
                         clock uncertainty           -0.083    12.289                     
    SLICE_X6Y192         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.007    12.296    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][19]
  -------------------------------------------------------------------
                         required time                         12.296                     
                         arrival time                         -11.968                     
  -------------------------------------------------------------------
                         slack                                  0.328                     

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_reg/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.800ns  (logic 0.180ns (22.493%)  route 0.620ns (77.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.700ns
    Source Clock Delay      (SCD):    10.981ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.709ns (routing 1.088ns, distribution 2.621ns)
  Clock Net Delay (Destination): 3.296ns (routing 0.933ns, distribution 2.363ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.194    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.272 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.709    10.981    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X4Y170         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y170         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092    11.073 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/Q
                         net (fo=27, routed)          0.290    11.363    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/rst_async_kernel_01
    SLICE_X2Y169         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088    11.451 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]_i_1__0/O
                         net (fo=2, routed)           0.330    11.781    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]_i_1__0_n_0
    SLICE_X2Y168         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.324     7.770    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.833 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.296    11.129    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X2Y168         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_reg/C
                         clock pessimism              1.190    12.319                     
                         clock uncertainty           -0.083    12.236                     
    SLICE_X2Y168         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121    12.115    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_reg
  -------------------------------------------------------------------
                         required time                         12.115                     
                         arrival time                         -11.781                     
  -------------------------------------------------------------------
                         slack                                  0.334                     

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_reg/R
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.800ns  (logic 0.180ns (22.493%)  route 0.620ns (77.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.700ns
    Source Clock Delay      (SCD):    10.981ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.709ns (routing 1.088ns, distribution 2.621ns)
  Clock Net Delay (Destination): 3.296ns (routing 0.933ns, distribution 2.363ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.194    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.272 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.709    10.981    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X4Y170         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y170         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092    11.073 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/Q
                         net (fo=27, routed)          0.290    11.363    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/rst_async_kernel_01
    SLICE_X2Y169         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088    11.451 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]_i_1__0/O
                         net (fo=2, routed)           0.330    11.781    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int[7]_i_1__0_n_0
    SLICE_X2Y168         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_reg/R
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.324     7.770    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.833 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          3.296    11.129    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X2Y168         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_reg/C
                         clock pessimism              1.190    12.319                     
                         clock uncertainty           -0.083    12.236                     
    SLICE_X2Y168         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121    12.115    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_reg
  -------------------------------------------------------------------
                         required time                         12.115                     
                         arrival time                         -11.781                     
  -------------------------------------------------------------------
                         slack                                  0.334                     

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]/D
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.969ns  (logic 0.507ns (52.326%)  route 0.462ns (47.674%))
  Logic Levels:           6  (LOOKAHEAD8=3 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.717ns
    Source Clock Delay      (SCD):    10.994ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.666ns (routing 1.046ns, distribution 2.620ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.896ns, distribution 2.366ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.431     7.250    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.328 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          3.666    10.994    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y190         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.091    11.085 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/Q
                         net (fo=3, routed)           0.350    11.435    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0/I3
    SLICE_X6Y190         LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.085    11.520 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034    11.554    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_1__0_n_0
    SLICE_X6Y190         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127    11.681 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_2__0/COUTH
                         net (fo=3, routed)           0.001    11.682    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]_i_2__0_n_3
    SLICE_X6Y191         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039    11.721 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]_i_2__0/COUTH
                         net (fo=3, routed)           0.001    11.722    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]_i_2__0_n_3
    SLICE_X6Y192         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042    11.764 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][18]_i_2__0/COUTD
                         net (fo=2, routed)           0.011    11.775    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][20]_i_1__0/I4
    SLICE_X6Y192         LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058    11.833 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][20]_i_1__0/LUTCY2_INST/O
                         net (fo=3, routed)           0.021    11.854    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]_i_1__0/I4
    SLICE_X6Y192         LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065    11.919 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.044    11.963    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]_i_1__0_n_1
    SLICE_X6Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.375     7.821    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.884 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          3.262    11.146    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]/C
                         clock pessimism              1.226    12.372                     
                         clock uncertainty           -0.083    12.289                     
    SLICE_X6Y192         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.008    12.297    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][21]
  -------------------------------------------------------------------
                         required time                         12.297                     
                         arrival time                         -11.963                     
  -------------------------------------------------------------------
                         slack                                  0.334                     

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.956ns  (logic 0.513ns (53.687%)  route 0.443ns (46.313%))
  Logic Levels:           6  (LOOKAHEAD8=3 LUTCY1=2 LUTCY2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.580ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 0.615ns, distribution 1.686ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.301     9.580    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y196         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y196         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     9.672 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]/Q
                         net (fo=3, routed)           0.363    10.035    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]_i_1__1/I3
    SLICE_X8Y196         LUTCY1 (Prop_F5LUT_SLICEL_I3_PROP)
                                                      0.077    10.112 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]_i_1__1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.112    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][5]_i_1__1_n_3
    SLICE_X8Y196         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.135    10.247 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][2]_i_2__1/COUTH
                         net (fo=3, routed)           0.002    10.249    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][2]_i_2__1_n_3
    SLICE_X8Y197         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039    10.288 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][10]_i_2__1/COUTH
                         net (fo=3, routed)           0.002    10.290    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][10]_i_2__1_n_3
    SLICE_X8Y198         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052    10.342 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]_i_2__1/COUTB
                         net (fo=2, routed)           0.011    10.353    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]_i_1__1/I4
    SLICE_X8Y198         LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053    10.406 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]_i_1__1/LUTCY2_INST/O
                         net (fo=3, routed)           0.020    10.426    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]_i_1__1/I4
    SLICE_X8Y198         LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065    10.491 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]_i_1__1/LUTCY1_INST/O
                         net (fo=1, routed)           0.045    10.536    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]_i_1__1_n_1
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/C
                         clock pessimism              1.054    10.957                     
                         clock uncertainty           -0.083    10.874                     
    SLICE_X8Y198         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.007    10.881    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         10.881                     
                         arrival time                         -10.536                     
  -------------------------------------------------------------------
                         slack                                  0.346                     

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][16]/CLR
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.722ns  (logic 0.092ns (12.734%)  route 0.630ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.577ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 0.615ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.298     9.577    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X10Y177        FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y177        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     9.669 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.630    10.299    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_0
    SLICE_X8Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][16]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][16]/C
                         clock pessimism              0.933    10.836                     
                         clock uncertainty           -0.083    10.753                     
    SLICE_X8Y198         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107    10.646    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         10.646                     
                         arrival time                         -10.299                     
  -------------------------------------------------------------------
                         slack                                  0.347                     

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][17]/CLR
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.722ns  (logic 0.092ns (12.734%)  route 0.630ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.577ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 0.615ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.298     9.577    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X10Y177        FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y177        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     9.669 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.630    10.299    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_0
    SLICE_X8Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][17]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][17]/C
                         clock pessimism              0.933    10.836                     
                         clock uncertainty           -0.083    10.753                     
    SLICE_X8Y198         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107    10.646    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][17]
  -------------------------------------------------------------------
                         required time                         10.646                     
                         arrival time                         -10.299                     
  -------------------------------------------------------------------
                         slack                                  0.347                     

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]/CLR
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.722ns  (logic 0.092ns (12.734%)  route 0.630ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.577ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 0.615ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.298     9.577    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X10Y177        FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y177        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     9.669 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.630    10.299    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_0
    SLICE_X8Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]/C
                         clock pessimism              0.933    10.836                     
                         clock uncertainty           -0.083    10.753                     
    SLICE_X8Y198         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107    10.646    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         10.646                     
                         arrival time                         -10.299                     
  -------------------------------------------------------------------
                         slack                                  0.347                     

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/CLR
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.722ns  (logic 0.092ns (12.734%)  route 0.630ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.577ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 0.615ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.298     9.577    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X10Y177        FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y177        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     9.669 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.630    10.299    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_0
    SLICE_X8Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]/C
                         clock pessimism              0.933    10.836                     
                         clock uncertainty           -0.083    10.753                     
    SLICE_X8Y198         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107    10.646    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         10.646                     
                         arrival time                         -10.299                     
  -------------------------------------------------------------------
                         slack                                  0.347                     

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][20]/CLR
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.429ns  (MaxDelay Path 1.429ns)
  Data Path Delay:        0.722ns  (logic 0.092ns (12.734%)  route 0.630ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.474ns
    Source Clock Delay      (SCD):    9.577ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Uncertainty:      0.083ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.165ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.298ns (routing 0.615ns, distribution 1.683ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.550ns, distribution 1.513ns)
  Timing Exception:       MaxDelay Path 1.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     5.669 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         1.099     6.768    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     6.819 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.382     7.201    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     7.279 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.298     9.577    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X10Y177        FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y177        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     9.669 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.630    10.299    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_0
    SLICE_X8Y198         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][20]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    1.429     1.429                   
    PS9_X0Y0             PS9                          0.000     1.429 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     6.429    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     6.484 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.967     7.451    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     7.446 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.331     7.777    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     7.840 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/O
    X1Y2 (CLOCK_ROOT)    net (fo=29, routed)          2.063     9.903    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_cont_01
    SLICE_X8Y198         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][20]/C
                         clock pessimism              0.933    10.836                     
                         clock uncertainty           -0.083    10.753                     
    SLICE_X8Y198         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107    10.646    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[0].test_clk_cntr_reg[0][20]
  -------------------------------------------------------------------
                         required time                         10.646                     
                         arrival time                         -10.299                     
  -------------------------------------------------------------------
                         slack                                  0.347                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.482ns
    Source Clock Delay      (SCD):    8.221ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Net Delay (Source):      2.314ns (routing 0.660ns, distribution 1.654ns)
  Clock Net Delay (Destination): 2.704ns (routing 0.835ns, distribution 1.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.314     8.221    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/dest_clk
    SLICE_X17Y171        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y171        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.270 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.103     8.373    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff[2]
    SLICE_X17Y171        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.704     9.482    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/dest_clk
    SLICE_X17Y171        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[3]/C
                         clock pessimism             -1.233     8.249                     
    SLICE_X17Y171        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/LCK_CDC/arststages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.284                     
                         arrival time                           8.373                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.495ns
    Source Clock Delay      (SCD):    8.225ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Net Delay (Source):      2.318ns (routing 0.660ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.717ns (routing 0.835ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.318     8.225    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X17Y173        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y173        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     8.274 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[3]/Q
                         net (fo=1, routed)           0.128     8.402    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg_n_0_[3]
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.717     9.495    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]/C
                         clock pessimism             -1.217     8.278                     
    SLICE_X19Y173        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     8.313    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.313                     
                         arrival time                           8.402                     
  -------------------------------------------------------------------
                         slack                                  0.090                     

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/FDRE.FDRElp[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.050ns (25.143%)  route 0.149ns (74.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.472ns
    Source Clock Delay      (SCD):    8.214ns
    Clock Pessimism Removal (CPR):    1.184ns
  Clock Net Delay (Source):      2.307ns (routing 0.660ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.835ns, distribution 1.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.307     8.214    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X4Y170         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y170         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     8.264 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rst_Int_reg/Q
                         net (fo=27, routed)          0.149     8.413    static         top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/D[0]
    SLICE_X2Y171         FDRE                                         r  static         top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/FDRE.FDRElp[0].FDRE_inst/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.694     9.472    static         top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/clk
    SLICE_X2Y171         FDRE                                         r  static         top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/FDRE.FDRElp[0].FDRE_inst/C
                         clock pessimism             -1.184     8.288                     
    SLICE_X2Y171         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     8.323    static           top_i/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01/inst/FDRE.FDRElp[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         -8.323                     
                         arrival time                           8.413                     
  -------------------------------------------------------------------
                         slack                                  0.090                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.466ns
    Source Clock Delay      (SCD):    8.207ns
    Clock Pessimism Removal (CPR):    1.231ns
  Clock Net Delay (Source):      2.300ns (routing 0.660ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.688ns (routing 0.835ns, distribution 1.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.300     8.207    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/dest_clk
    SLICE_X3Y169         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y169         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.256 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.106     8.362    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff[2]
    SLICE_X3Y169         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.688     9.466    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/dest_clk
    SLICE_X3Y169         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[3]/C
                         clock pessimism             -1.231     8.235                     
    SLICE_X3Y169         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     8.270    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/PD_CDC/arststages_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.270                     
                         arrival time                           8.362                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.475ns
    Source Clock Delay      (SCD):    8.223ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Net Delay (Source):      2.284ns (routing 0.646ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.659ns (routing 0.807ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.284     8.223    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/dest_clk
    SLICE_X3Y203         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[1][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y203         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.272 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.106     8.378    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff[1]
    SLICE_X3Y203         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.659     9.475    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/dest_clk
    SLICE_X3Y203         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]/C
                         clock pessimism             -1.224     8.251                     
    SLICE_X3Y203         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.286    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_done/syncstages_ff_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -8.286                     
                         arrival time                           8.378                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.480ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.664ns (routing 0.807ns, distribution 1.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.277 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[1]/Q
                         net (fo=1, routed)           0.106     8.383    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff[1]
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.664     9.480    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                         clock pessimism             -1.224     8.256                     
    SLICE_X3Y180         FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.035     8.291    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.291                     
                         arrival time                           8.383                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.050ns (27.778%)  route 0.130ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.495ns
    Source Clock Delay      (SCD):    8.225ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Net Delay (Source):      2.318ns (routing 0.660ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.717ns (routing 0.835ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.318     8.225    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X17Y173        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y173        FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     8.275 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[1]/Q
                         net (fo=1, routed)           0.130     8.405    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg_n_0_[1]
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.717     9.495    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]/C
                         clock pessimism             -1.217     8.278                     
    SLICE_X19Y173        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     8.313    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.313                     
                         arrival time                           8.405                     
  -------------------------------------------------------------------
                         slack                                  0.093                     

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.495ns
    Source Clock Delay      (SCD):    8.225ns
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Net Delay (Source):      2.318ns (routing 0.660ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.717ns (routing 0.835ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.318     8.225    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X17Y173        FDSE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y173        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     8.274 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg[2]/Q
                         net (fo=1, routed)           0.131     8.405    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_int_reg_n_0_[2]
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.717     9.495    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X19Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]/C
                         clock pessimism             -1.217     8.278                     
    SLICE_X19Y173        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.035     8.313    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Rate_Lim_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.313                     
                         arrival time                           8.405                     
  -------------------------------------------------------------------
                         slack                                  0.093                     

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ETG.ETSE_CDC/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.472ns
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    1.231ns
  Clock Net Delay (Source):      2.306ns (routing 0.660ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.835ns, distribution 1.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.306     8.213    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ETG.ETSE_CDC/dest_clk
    SLICE_X2Y171         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ETG.ETSE_CDC/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y171         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     8.262 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ETG.ETSE_CDC/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           0.108     8.370    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_cdc
    SLICE_X2Y171         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.694     9.472    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X2Y171         FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
                         clock pessimism             -1.231     8.241                     
    SLICE_X2Y171         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     8.276    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg
  -------------------------------------------------------------------
                         required time                         -8.276                     
                         arrival time                           8.370                     
  -------------------------------------------------------------------
                         slack                                  0.094                     

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clkwiz_aclk_kernel_01_clk_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.496ns
    Source Clock Delay      (SCD):    8.225ns
    Clock Pessimism Removal (CPR):    1.242ns
  Clock Net Delay (Source):      2.318ns (routing 0.660ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.718ns (routing 0.835ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.216     5.862    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.907 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.318     8.225    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X17Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y173        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     8.274 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[5]/Q
                         net (fo=1, routed)           0.109     8.383    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg_n_0_[5]
    SLICE_X17Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.275     6.717    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.778 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=94, routed)          2.718     9.496    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK_0
    SLICE_X17Y173        FDRE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[6]/C
                         clock pessimism             -1.242     8.253                     
    SLICE_X17Y173        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.035     8.288    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Mbufg_Clrb_SR_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.288                     
                         arrival time                           8.383                     
  -------------------------------------------------------------------
                         slack                                  0.095                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwiz_aclk_kernel_01_clk_out1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         2.000       1.066      MMCM_X3Y0      top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X3Y3    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/I
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X3Y8    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/I
Min Period        n/a     BUFGCE/I        n/a            0.934         2.000       1.066      BUFGCE_X3Y12   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/I
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_Out_int_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X2Y168   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X2Y168   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X4Y170   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Last_Ext_Tog_In_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         2.000       1.450      SLICE_X18Y174  top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Last_Rate_Upd_Tog_CDC_reg/C
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y3    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y3    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/I
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y8    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y8    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/I
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y12   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y12   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_Out_int_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_Out_int_reg/C
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y3    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y3    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK/I
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y8    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y8    top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK/I
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y12   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.000       0.620      BUFGCE_X3Y12   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_En_SW_ret_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_Out_int_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.000       0.725      SLICE_X2Y171   top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Ext_Tog_Out_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.092ns (3.126%)  route 2.851ns (96.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.851     6.573    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[110]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[110]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X88Y53         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[110]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.573                                            
  -------------------------------------------------------------------
                         slack                                  0.411                                            

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[136]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.092ns (3.126%)  route 2.851ns (96.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.851     6.573    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[136]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[136]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X88Y53         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[136]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.573                                            
  -------------------------------------------------------------------
                         slack                                  0.411                                            

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.092ns (3.126%)  route 2.851ns (96.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.851     6.573    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X88Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X88Y53         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[139]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.573                                            
  -------------------------------------------------------------------
                         slack                                  0.411                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[101]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[102]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[102]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[102]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[103]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[103]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[103]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[106]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[106]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[106]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.092ns (3.185%)  route 2.796ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.527ns (routing 1.033ns, distribution 2.494ns)
  Clock Net Delay (Destination): 2.957ns (routing 0.888ns, distribution 2.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.527     3.630    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X72Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y100        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.722 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=532, routed)         2.796     6.518    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/rstb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                                      
    PS9_X0Y0             PS9                          0.000     4.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.957     7.012    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X86Y53         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/C
                         clock pessimism              0.211     7.223                                            
                         clock uncertainty           -0.119     7.105                                            
    SLICE_X86Y53         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     6.984    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]
  -------------------------------------------------------------------
                         required time                          6.984                                            
                         arrival time                          -6.518                                            
  -------------------------------------------------------------------
                         slack                                  0.466                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.059ns (27.241%)  route 0.158ns (72.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.060ns (routing 0.582ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.724ns, distribution 1.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.060     2.102    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/aclk
    SLICE_X83Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X83Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     2.152 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]/Q
                         net (fo=13, routed)          0.143     2.295    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl32_0[1]
    SLICE_X84Y91         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.009     2.304 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/gen_pipelined.mesg_reg[7]_i_2/O
                         net (fo=1, routed)           0.015     2.319    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1_n_1
    SLICE_X84Y91         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.393     2.473    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/aclk
    SLICE_X84Y91         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[7]/C
                         clock pessimism             -0.214     2.259                                            
    SLICE_X84Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.294    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.294                                            
                         arrival time                           2.319                                            
  -------------------------------------------------------------------
                         slack                                  0.025                                            

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.059ns (21.621%)  route 0.214ns (78.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      2.059ns (routing 0.582ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.724ns, distribution 1.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.059     2.101    boundary                            top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X76Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X76Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     2.151 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.190     2.341    reconfigurable                      top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr
    SLICE_X73Y100        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.009     2.350 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     2.374    reconfigurable                      top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int0__0
    SLICE_X73Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.503     2.583    boundary                            top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X73Y100        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.271     2.312                                            
    SLICE_X73Y100        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     2.347    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -2.347                                            
                         arrival time                           2.374                                            
  -------------------------------------------------------------------
                         slack                                  0.027                                            

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.049ns (20.417%)  route 0.191ns (79.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.038ns (routing 0.582ns, distribution 1.456ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.724ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.038     2.080    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X78Y91         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X78Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     2.129 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.191     2.320    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/DIG0
    SLICE_X79Y93         RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.373     2.453    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X79Y93         RAMD32                                       r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG/CLK
                         clock pessimism             -0.214     2.240                                            
    SLICE_X79Y93         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.049     2.289    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMG
  -------------------------------------------------------------------
                         required time                         -2.289                                            
                         arrival time                           2.320                                            
  -------------------------------------------------------------------
                         slack                                  0.032                                            

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[2].active_id_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.541%)  route 0.109ns (68.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      2.027ns (routing 0.582ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.724ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.027     2.069    boundary                            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/aclk
    SLICE_X80Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X80Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.119 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/Q
                         net (fo=4, routed)           0.109     2.228    reconfigurable                      top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg_n_0_[1]
    SLICE_X78Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[2].active_id_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.380     2.460    boundary                            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/aclk
    SLICE_X78Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[2].active_id_reg[5]/C
                         clock pessimism             -0.300     2.160                                            
    SLICE_X78Y25         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     2.195    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[2].active_id_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.195                                            
                         arrival time                           2.228                                            
  -------------------------------------------------------------------
                         slack                                  0.033                                            

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[3].active_id_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.541%)  route 0.109ns (68.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      2.027ns (routing 0.582ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.724ns, distribution 1.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.027     2.069    boundary                            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/aclk
    SLICE_X80Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X80Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.119 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg[1]/Q
                         net (fo=4, routed)           0.109     2.228    reconfigurable                      top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.s_aid_d_reg_n_0_[1]
    SLICE_X78Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[3].active_id_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.380     2.460    boundary                            top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/aclk
    SLICE_X78Y25         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[3].active_id_reg[7]/C
                         clock pessimism             -0.300     2.160                                            
    SLICE_X78Y25         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.195    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.gen_thread_loop[3].active_id_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.195                                            
                         arrival time                           2.228                                            
  -------------------------------------------------------------------
                         slack                                  0.033                                            

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_dbg_fw/inst/gen_mi.s_w_reg/m_vector_i_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.049ns (17.500%)  route 0.231ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      2.030ns (routing 0.582ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.474ns (routing 0.724ns, distribution 1.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.030     2.072    boundary                            top_i/ulp/axi_dbg_fw/inst/gen_mi.s_w_reg/aclk
    SLICE_X77Y13         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.s_w_reg/m_vector_i_reg[109]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X77Y13         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.049     2.121 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_fw/inst/gen_mi.s_w_reg/m_vector_i_reg[109]/Q
                         net (fo=1, routed)           0.231     2.352    reconfigurable                      top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/s_axi_wdata[91]
    SLICE_X68Y13         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[91]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.474     2.554    boundary                            top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X68Y13         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[91]/C
                         clock pessimism             -0.269     2.284                                            
    SLICE_X68Y13         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.319    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_reg[91]
  -------------------------------------------------------------------
                         required time                         -2.319                                            
                         arrival time                           2.352                                            
  -------------------------------------------------------------------
                         slack                                  0.033                                            

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.050ns (26.042%)  route 0.142ns (73.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.156ns (routing 0.582ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.419ns (routing 0.724ns, distribution 1.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.156     2.198    boundary                            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X59Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X59Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     2.248 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[58]/Q
                         net (fo=1, routed)           0.142     2.390    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/s_mesg[0]
    SLICE_X59Y87         SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.419     2.499    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/aclk
    SLICE_X59Y87         SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.214     2.285                                            
    SLICE_X59Y87         SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.071     2.356    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[286].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.356                                            
                         arrival time                           2.390                                            
  -------------------------------------------------------------------
                         slack                                  0.034                                            

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1061]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.093ns (33.403%)  route 0.185ns (66.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      2.038ns (routing 0.582ns, distribution 1.456ns)
  Clock Net Delay (Destination): 2.423ns (routing 0.724ns, distribution 1.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.038     2.080    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X82Y90         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X82Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.129 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1061]/Q
                         net (fo=8, routed)           0.162     2.292    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1061]_i_1/I1
    SLICE_X90Y92         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.044     2.336 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1061]_i_1/LUT5/O
                         net (fo=1, routed)           0.023     2.359    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/conv_awaddr[0]
    SLICE_X90Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1061]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.423     2.503    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X90Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1061]/C
                         clock pessimism             -0.214     2.289                                            
    SLICE_X90Y92         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.035     2.324    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1061]
  -------------------------------------------------------------------
                         required time                         -2.324                                            
                         arrival time                           2.359                                            
  -------------------------------------------------------------------
                         slack                                  0.035                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      2.076ns (routing 0.582ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.724ns, distribution 1.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.076     2.118    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/aclk
    SLICE_X71Y63         SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X71Y63         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.229 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.246    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[146]
    SLICE_X71Y63         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[146]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.462     2.542    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X71Y63         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[146]/C
                         clock pessimism             -0.367     2.175                                            
    SLICE_X71Y63         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.210    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[146]
  -------------------------------------------------------------------
                         required time                         -2.210                                            
                         arrival time                           2.246                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/shift_reg_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      2.074ns (routing 0.582ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.724ns, distribution 1.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.074     2.116    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/aclk
    SLICE_X69Y61         SRLC32E                                      r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/shift_reg_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X69Y61         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     2.227 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/shift_reg_reg[0]_srl32/Q
                         net (fo=1, routed)           0.017     2.244    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/srl_q[148]
    SLICE_X69Y61         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[148]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                                      
    PS9_X0Y0             PS9                          0.000     0.000 r  static                              top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static                              top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static                              top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.455     2.535    boundary                            top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X69Y61         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[148]/C
                         clock pessimism             -0.361     2.173                                            
    SLICE_X69Y61         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     2.208    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/mesg_reg_reg[148]
  -------------------------------------------------------------------
                         required time                         -2.208                                            
                         arrival time                           2.244                                            
  -------------------------------------------------------------------
                         slack                                  0.036                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         4.000       2.000      NOC_NSU512_X0Y0  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         4.000       2.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         4.000       2.787      SLICE_X3Y143     top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         4.000       2.787      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y0  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y0  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X3Y143     top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X3Y143     top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y0  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y0  top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         2.000       1.000      NOC_NSU512_X0Y1  top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X3Y143     top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         2.000       1.394      SLICE_X3Y143     top_i/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X81Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         2.000       1.394      SLICE_X85Y26     top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.485ns (32.597%)  route 1.003ns (67.403%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.191     2.975    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.063 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.217     3.280    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X8Y152         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     3.409 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[12]_i_1/O
                         net (fo=1, routed)           0.062     3.471    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_2
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     5.013    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.013                     
                         arrival time                          -3.471                     
  -------------------------------------------------------------------
                         slack                                  1.543                     

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.490ns (33.223%)  route 0.985ns (66.777%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.191     2.975    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.063 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.217     3.280    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X8Y152         LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.134     3.414 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[13]_i_1/O
                         net (fo=1, routed)           0.044     3.458    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_1
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.458                     
  -------------------------------------------------------------------
                         slack                                  1.557                     

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.485ns (32.761%)  route 0.995ns (67.239%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.184     2.968    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X9Y152         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.088     3.056 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[10]_i_2/O
                         net (fo=1, routed)           0.216     3.272    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[10]
    SLICE_X10Y153        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     3.401 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[10]_i_1/O
                         net (fo=1, routed)           0.062     3.463    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_4
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism              0.261     5.148                     
                         clock uncertainty           -0.127     5.021                     
    SLICE_X10Y153        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     5.028    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.028                     
                         arrival time                          -3.463                     
  -------------------------------------------------------------------
                         slack                                  1.565                     

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.219ns (15.860%)  route 1.162ns (84.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     2.075 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/Q
                         net (fo=7, routed)           1.098     3.173    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[11]
    SLICE_X8Y152         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127     3.300 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_1/O
                         net (fo=1, routed)           0.064     3.364    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/p_0_in[14]
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.364                     
  -------------------------------------------------------------------
                         slack                                  1.651                     

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.448ns (32.174%)  route 0.944ns (67.826%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.191     2.975    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2_n_0
    SLICE_X9Y152         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     3.063 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[14]_i_2/O
                         net (fo=4, routed)           0.177     3.239    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[13]
    SLICE_X10Y153        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.092     3.331 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[11]_i_1/O
                         net (fo=1, routed)           0.044     3.375    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_3
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism              0.261     5.148                     
                         clock uncertainty           -0.127     5.021                     
    SLICE_X10Y153        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.008     5.029    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.029                     
                         arrival time                          -3.375                     
  -------------------------------------------------------------------
                         slack                                  1.654                     

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.385ns (32.524%)  route 0.799ns (67.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.190     2.974    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X8Y152         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.117     3.091 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.076     3.167    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.167                     
  -------------------------------------------------------------------
                         slack                                  1.848                     

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.390ns (33.499%)  route 0.774ns (66.501%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.196     2.980    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X8Y152         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.122     3.102 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[6]_i_1/O
                         net (fo=1, routed)           0.045     3.147    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_8
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.147                     
  -------------------------------------------------------------------
                         slack                                  1.867                     

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.390ns (33.716%)  route 0.767ns (66.284%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.190     2.974    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X8Y152         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.122     3.096 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[8]_i_1/O
                         net (fo=1, routed)           0.044     3.140    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_6
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.140                     
  -------------------------------------------------------------------
                         slack                                  1.875                     

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.295ns (26.197%)  route 0.831ns (73.803%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     2.075 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/Q
                         net (fo=5, routed)           0.370     2.445    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
    SLICE_X9Y152         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     2.533 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2/O
                         net (fo=2, routed)           0.163     2.696    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[5]_i_2_n_0
    SLICE_X11Y152        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.088     2.784 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt[9]_i_2/O
                         net (fo=6, routed)           0.245     3.029    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt_reg[9]
    SLICE_X8Y152         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.027     3.056 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[9]_i_1/O
                         net (fo=1, routed)           0.053     3.109    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_5
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.109                     
  -------------------------------------------------------------------
                         slack                                  1.905                     

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.253ns (24.686%)  route 0.772ns (75.314%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.170ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.528     1.983    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     2.075 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en_d_reg/Q
                         net (fo=1, routed)           0.282     2.357    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_en_d
    SLICE_X13Y153        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.074     2.431 f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3/O
                         net (fo=15, routed)          0.427     2.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_3_n_0
    SLICE_X8Y152         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.087     2.945 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[5]_i_1/O
                         net (fo=1, routed)           0.063     3.008    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_9
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism              0.246     5.133                     
                         clock uncertainty           -0.127     5.006                     
    SLICE_X8Y152         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     5.014    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.014                     
                         arrival time                          -3.008                     
  -------------------------------------------------------------------
                         slack                                  2.007                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.447%)  route 0.109ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.122ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.109     1.345    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg[0]
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.098     1.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism             -0.219     1.214                     
    SLICE_X10Y153        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.249    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249                     
                         arrival time                           1.345                     
  -------------------------------------------------------------------
                         slack                                  0.096                     

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.050ns (26.178%)  route 0.141ns (73.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.122ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.141     1.373    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg[0]
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.095     1.430    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
                         clock pessimism             -0.220     1.210                     
    SLICE_X6Y151         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.245    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245                     
                         arrival time                           1.373                     
  -------------------------------------------------------------------
                         slack                                  0.128                     

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.070ns (36.305%)  route 0.123ns (63.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.122ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/Q
                         net (fo=7, routed)           0.106     1.342    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[2]
    SLICE_X10Y153        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.020     1.362 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     1.379    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_10
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.098     1.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism             -0.219     1.214                     
    SLICE_X10Y153        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.249    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249                     
                         arrival time                           1.379                     
  -------------------------------------------------------------------
                         slack                                  0.130                     

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.084ns (42.539%)  route 0.113ns (57.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.956ns (routing 0.106ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.956     1.185    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y152         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     1.235 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/Q
                         net (fo=4, routed)           0.096     1.331    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[14]
    SLICE_X8Y152         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.034     1.365 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[14]_i_1/O
                         net (fo=1, routed)           0.017     1.382    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/p_0_in[14]
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism             -0.219     1.213                     
    SLICE_X8Y152         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.248    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.382                     
  -------------------------------------------------------------------
                         slack                                  0.134                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.050ns (25.253%)  route 0.148ns (74.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.122ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.148     1.384    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg[1]
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.098     1.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                         clock pessimism             -0.219     1.214                     
    SLICE_X10Y153        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.249    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249                     
                         arrival time                           1.384                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.050ns (25.253%)  route 0.148ns (74.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.122ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[1]/Q
                         net (fo=1, routed)           0.148     1.380    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg[1]
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.095     1.430    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                         clock pessimism             -0.220     1.210                     
    SLICE_X6Y151         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.245    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245                     
                         arrival time                           1.380                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.080ns (39.029%)  route 0.125ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.956ns (routing 0.106ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.956     1.185    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y152         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.235 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/Q
                         net (fo=9, routed)           0.110     1.345    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/Q[6]
    SLICE_X8Y152         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     1.375 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     1.390    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en_n_7
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.219     1.213                     
    SLICE_X8Y152         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.248    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.248                     
                         arrival time                           1.390                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.677%)  route 0.170ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.170     1.406    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism             -0.201     1.231                     
    SLICE_X8Y152         FDCE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.264    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264                     
                         arrival time                           1.406                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.677%)  route 0.170ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.170     1.406    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism             -0.201     1.231                     
    SLICE_X8Y152         FDCE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.264    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.264                     
                         arrival time                           1.406                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             dpll0_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.677%)  route 0.170ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      0.957ns (routing 0.106ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.957     1.186    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X10Y153        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.236 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/Q
                         net (fo=17, routed)          0.170     1.406    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_en
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.201     1.231                     
    SLICE_X8Y152         FDCE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.264    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.264                     
                         arrival time                           1.406                     
  -------------------------------------------------------------------
                         slack                                  0.142                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_clkout1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DPLL/CLKOUT1  n/a            0.934         3.200       2.266      DPLL_X1Y4      top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
Min Period        n/a     BUFG_GT/I     n/a            0.934         3.200       2.266      BUFG_GT_X0Y26  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/C
Min Period        n/a     FDCE/C        n/a            0.550         3.200       2.650      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
Low Pulse Width   Slow    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y26  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Low Pulse Width   Fast    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y26  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Slow    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y26  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
High Pulse Width  Fast    BUFG_GT/I     n/a            0.380         1.600       1.220      BUFG_GT_X0Y26  top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/I
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X10Y153  top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C        n/a            0.275         1.600       1.325      SLICE_X8Y152   top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_0_clk_p
  To Clock:  sys_clk0_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_0_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X33Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X34Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X35Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X31Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X6Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X51Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X10Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X45Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X46Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X47Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X48Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X50Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X33Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X34Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X35Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X31Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X27Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X28Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X29Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X30Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X32Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X8Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X42Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X43Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X44Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X8Y0   top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X36Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X37Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X38Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X39Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X41Y0  top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_1_clk_p
  To Clock:  sys_clk0_1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_1_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X60Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X61Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X62Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X58Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X12Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X78Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X16Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X72Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X73Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X74Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X75Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X77Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X60Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X61Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X62Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X58Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X54Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X55Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X56Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X57Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X59Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X69Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X70Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X71Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X14Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X63Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X64Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X65Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X66Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X68Y0  top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_2_clk_p
  To Clock:  sys_clk0_2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_2_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X22Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X87Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X88Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X89Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X85Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X18Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X105Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X22Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X99Y0   top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X100Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X101Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X102Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X104Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X87Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X88Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X89Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X85Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X81Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X82Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X83Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X84Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X86Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X96Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X97Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X98Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X20Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X90Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X91Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X92Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X93Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X95Y0  top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_3_clk_p
  To Clock:  sys_clk0_3_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_3_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_3_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_3
  To Clock:  bank1_clkout0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_3
  To Clock:  pll_clktoxphy[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_3
  To Clock:  pll_clktoxphy[2]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_3
  To Clock:  bank1_xpll0_fifo_rd_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X4Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_3
  To Clock:  mc_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_3
  To Clock:  pll_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[60]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.091ns (4.727%)  route 1.834ns (95.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.304ns (routing 0.739ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.304     1.045    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     1.136 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][vld]/Q
                         net (fo=1, routed)           1.834     2.970    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[60]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[60]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[60])
                                                     -0.512     3.704    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.704                     
                         arrival time                          -2.970                     
  -------------------------------------------------------------------
                         slack                                  0.733                     

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][2]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.090ns (5.700%)  route 1.489ns (94.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     1.144 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][2]/Q
                         net (fo=1, routed)           1.489     2.633    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[305]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[305])
                                                     -0.507     3.709    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.709                     
                         arrival time                          -2.633                     
  -------------------------------------------------------------------
                         slack                                  1.075                     

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.090ns (5.821%)  route 1.456ns (94.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_valid_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     1.116 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_valid_reg/Q
                         net (fo=1, routed)           1.456     2.572    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID)
                                                     -0.566     3.650    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.650                     
                         arrival time                          -2.572                     
  -------------------------------------------------------------------
                         slack                                  1.078                     

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[291]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.091ns (5.848%)  route 1.465ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.323ns (routing 0.739ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.323     1.064    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y154        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     1.155 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/Q
                         net (fo=1, routed)           1.465     2.620    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[291]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[291]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[291])
                                                     -0.485     3.731    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.731                     
                         arrival time                          -2.620                     
  -------------------------------------------------------------------
                         slack                                  1.110                     

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[3]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.090ns (5.661%)  route 1.500ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     1.116 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/Q
                         net (fo=3, routed)           1.500     2.616    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[3]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[3])
                                                     -0.471     3.745    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.745                     
                         arrival time                          -2.616                     
  -------------------------------------------------------------------
                         slack                                  1.129                     

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[25]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.091ns (5.524%)  route 1.556ns (94.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     1.117 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/Q
                         net (fo=2, routed)           1.556     2.673    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[25]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[25]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[25])
                                                     -0.407     3.809    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.809                     
                         arrival time                          -2.673                     
  -------------------------------------------------------------------
                         slack                                  1.135                     

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[293]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.092ns (6.142%)  route 1.406ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.322ns (routing 0.739ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.322     1.063    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y153        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     1.155 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][0]/Q
                         net (fo=1, routed)           1.406     2.561    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[293]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[293]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[293])
                                                     -0.513     3.703    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.703                     
                         arrival time                          -2.561                     
  -------------------------------------------------------------------
                         slack                                  1.141                     

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[0]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.090ns (5.647%)  route 1.504ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     1.116 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/Q
                         net (fo=3, routed)           1.504     2.620    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[0]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[0])
                                                     -0.404     3.812    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.812                     
                         arrival time                          -2.620                     
  -------------------------------------------------------------------
                         slack                                  1.192                     

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.091ns (5.679%)  route 1.512ns (94.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     1.117 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[25]/Q
                         net (fo=2, routed)           1.512     2.629    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[12])
                                                     -0.385     3.831    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.831                     
                         arrival time                          -2.629                     
  -------------------------------------------------------------------
                         slack                                  1.202                     

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[16]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.090ns (5.679%)  route 1.495ns (94.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.338ns = ( 4.338 - 4.000 ) 
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      2.285ns (routing 0.739ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.285     1.026    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X17Y140        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X17Y140        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     1.116 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/G_GENERATE_M_PCIE4_CFG_EXT.s_pcie4_cfg_ext_read_data_reg[16]/Q
                         net (fo=3, routed)           1.495     2.611    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[16]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMPCIEA0CFGHPICFGEXTREADDATA[16]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism              0.358     4.696                     
                         clock uncertainty           -0.480     4.216                     
    CPM_MAIN_X0Y0        CPM_MAIN (Setup_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFCPMPCIEA0CFGHPICFGEXTREADDATA[16])
                                                     -0.390     3.826    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                          3.826                     
                         arrival time                          -2.611                     
  -------------------------------------------------------------------
                         slack                                  1.215                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][ch][0]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[58]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.049ns (7.815%)  route 0.578ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.168ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.446ns (routing 0.449ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.446    -0.168    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][ch][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y153        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049    -0.119 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[c2h_byp_in][ch][0]/Q
                         net (fo=1, routed)           0.578     0.459    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[58]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[58]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[58])
                                                     -0.054     0.444    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.444                     
                         arrival time                           0.459                     
  -------------------------------------------------------------------
                         slack                                  0.015                     

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.050ns (8.052%)  route 0.571ns (91.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.167ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.447ns (routing 0.449ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.447    -0.167    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y154        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050    -0.117 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/Q
                         net (fo=1, routed)           0.571     0.454    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[336]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[336])
                                                     -0.059     0.439    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.439                     
                         arrival time                           0.454                     
  -------------------------------------------------------------------
                         slack                                  0.015                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][3]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[314]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.049ns (7.357%)  route 0.617ns (92.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.174ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.440ns (routing 0.449ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.440    -0.174    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y156        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.125 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][3]/Q
                         net (fo=1, routed)           0.617     0.492    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[314]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[314]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[314])
                                                     -0.055     0.443    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.443                     
                         arrival time                           0.492                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][6]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[299]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.168ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.446ns (routing 0.449ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.446    -0.168    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y153        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.049    -0.119 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][6]/Q
                         net (fo=1, routed)           0.619     0.500    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[299]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[299]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[299])
                                                     -0.048     0.450    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.450                     
                         arrival time                           0.500                     
  -------------------------------------------------------------------
                         slack                                  0.050                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][5]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[298]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.050ns (7.331%)  route 0.632ns (92.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.168ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.446ns (routing 0.449ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.446    -0.168    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y153        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.050    -0.118 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[flr_in][fnc][5]/Q
                         net (fo=1, routed)           0.632     0.514    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[298]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[298]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[298])
                                                     -0.041     0.457    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.457                     
                         arrival time                           0.514                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[176]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.050ns (7.278%)  route 0.637ns (92.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.167ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.447ns (routing 0.449ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.447    -0.167    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y154        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050    -0.117 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/Q
                         net (fo=1, routed)           0.637     0.520    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[176]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[176]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[176])
                                                     -0.036     0.462    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.462                     
                         arrival time                           0.520                     
  -------------------------------------------------------------------
                         slack                                  0.058                     

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/C
                            (rising edge-triggered cell FDPE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.049ns (7.216%)  route 0.630ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.174ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.440ns (routing 0.449ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.440    -0.174    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y156        FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049    -0.125 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/Q
                         net (fo=1, routed)           0.630     0.505    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLCCAXISAXISCCTUSER[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLCCAXISAXISCCTUSER[0])
                                                     -0.055     0.443    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.443                     
                         arrival time                           0.505                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][4]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[315]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.049ns (7.335%)  route 0.619ns (92.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.174ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.440ns (routing 0.449ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.440    -0.174    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y156        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.125 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][vec][4]/Q
                         net (fo=1, routed)           0.619     0.494    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[315]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[315]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[315])
                                                     -0.070     0.428    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.428                     
                         arrival time                           0.494                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[175]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.049ns (7.174%)  route 0.634ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.123 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][ch][1]/Q
                         net (fo=1, routed)           0.634     0.511    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[175]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[175]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[175])
                                                     -0.055     0.443    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.443                     
                         arrival time                           0.511                     
  -------------------------------------------------------------------
                         slack                                  0.068                     

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[290]
                            (rising edge-triggered cell CPM_MAIN clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.049ns (7.132%)  route 0.638ns (92.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.480ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Source):      1.438ns (routing 0.449ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.438    -0.176    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X15Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y152        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.127 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][dir]/Q
                         net (fo=1, routed)           0.638     0.511    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFPCIE0PLRQAXISAXISRQTDATA[290]
    CPM_MAIN_X0Y0        CPM_MAIN                                     r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFPCIE0PLRQAXISAXISRQTDATA[290]
  -------------------------------------------------------------------    ----------------------------------

                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
                         clock pessimism             -0.302     0.018                     
                         clock uncertainty            0.480     0.498                     
    CPM_MAIN_X0Y0        CPM_MAIN (Hold_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_IFPCIE0PLRQAXISAXISRQTDATA[290])
                                                     -0.058     0.440    static           top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST
  -------------------------------------------------------------------
                         required time                         -0.440                     
                         arrival time                           0.511                     
  -------------------------------------------------------------------
                         slack                                  0.071                     





---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.025ns (35.007%)  route 1.903ns (64.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3])
                                                      0.862     1.108 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3]
                         net (fo=1, routed)           0.385     1.493    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[3]
    SLICE_X16Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     1.581 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3/O
                         net (fo=1, routed)           0.371     1.952    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3_n_0
    SLICE_X18Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     2.027 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_1/O
                         net (fo=4, routed)           1.147     3.174    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_0_in[25]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     3.480    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          3.480                     
                         arrival time                          -3.174                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.025ns (35.007%)  route 1.903ns (64.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3])
                                                      0.862     1.108 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3]
                         net (fo=1, routed)           0.385     1.493    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[3]
    SLICE_X16Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     1.581 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3/O
                         net (fo=1, routed)           0.371     1.952    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3_n_0
    SLICE_X18Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     2.027 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_1/O
                         net (fo=4, routed)           1.147     3.174    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_0_in[25]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     3.480    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.480                     
                         arrival time                          -3.174                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.025ns (35.007%)  route 1.903ns (64.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3])
                                                      0.862     1.108 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3]
                         net (fo=1, routed)           0.385     1.493    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[3]
    SLICE_X16Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     1.581 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3/O
                         net (fo=1, routed)           0.371     1.952    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3_n_0
    SLICE_X18Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     2.027 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_1/O
                         net (fo=4, routed)           1.147     3.174    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_0_in[25]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     3.480    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          3.480                     
                         arrival time                          -3.174                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 1.025ns (35.007%)  route 1.903ns (64.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3])
                                                      0.862     1.108 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[3]
                         net (fo=1, routed)           0.385     1.493    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[3]
    SLICE_X16Y160        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     1.581 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3/O
                         net (fo=1, routed)           0.371     1.952    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_3_n_0
    SLICE_X18Y161        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     2.027 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_1/O
                         net (fo=4, routed)           1.147     3.174    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_0_in[25]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     3.480    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                          3.480                     
                         arrival time                          -3.174                     
  -------------------------------------------------------------------
                         slack                                  0.306                     

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.847ns (30.980%)  route 1.887ns (69.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.070ns = ( 3.930 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.088ns (routing 0.677ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[1])
                                                      0.847     1.093 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[1]
                         net (fo=1, routed)           1.887     2.980    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[flr_out][fnc][0]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.088     3.930    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][0]/C
                         clock pessimism              0.270     4.200                     
                         clock uncertainty           -0.600     3.599                     
    SLICE_X14Y153        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.607    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][0]
  -------------------------------------------------------------------
                         required time                          3.607                     
                         arrival time                          -2.980                     
  -------------------------------------------------------------------
                         slack                                  0.627                     

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 1.046ns (38.549%)  route 1.667ns (61.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1])
                                                      0.915     1.161 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1]
                         net (fo=4, routed)           1.604     2.765    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[1]
    SLICE_X14Y155        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.131     2.896 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[16]_i_1/O
                         net (fo=1, routed)           0.063     2.959    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[16]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     3.609    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          3.609                     
                         arrival time                          -2.959                     
  -------------------------------------------------------------------
                         slack                                  0.650                     

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.053ns (38.965%)  route 1.649ns (61.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1])
                                                      0.915     1.161 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[1]
                         net (fo=4, routed)           1.604     2.765    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[1]
    SLICE_X14Y155        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.138     2.903 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[1]_i_1/O
                         net (fo=1, routed)           0.045     2.948    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_1_out[1]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     3.609    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.609                     
                         arrival time                          -2.948                     
  -------------------------------------------------------------------
                         slack                                  0.661                     

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.019ns (38.801%)  route 1.607ns (61.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0])
                                                      0.893     1.139 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0]
                         net (fo=4, routed)           1.531     2.670    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[0]
    SLICE_X14Y155        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     2.796 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[24]_i_1/O
                         net (fo=1, routed)           0.076     2.872    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_1_out[24]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.609    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          3.609                     
                         arrival time                          -2.872                     
  -------------------------------------------------------------------
                         slack                                  0.737                     

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.027ns (39.466%)  route 1.575ns (60.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.068ns = ( 3.932 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.090ns (routing 0.677ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0])
                                                      0.893     1.139 f  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER[0]
                         net (fo=4, routed)           1.531     2.670    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/s_pcie4_cfg_ext_register_number[0]
    SLICE_X14Y155        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.134     2.804 r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data[25]_i_2/O
                         net (fo=1, routed)           0.044     2.848    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/p_1_out[25]
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.090     3.932    static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/aclk_pcie
    SLICE_X14Y155        FDRE                                         r  static         top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]/C
                         clock pessimism              0.270     4.202                     
                         clock uncertainty           -0.600     3.601                     
    SLICE_X14Y155        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     3.609    static           top_i/blp/blp_logic/hw_discovery/inst/hw_disc_inst/pcie_vsec_inst/cfg_ext_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                          3.609                     
                         arrival time                          -2.848                     
  -------------------------------------------------------------------
                         slack                                  0.761                     

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][2]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.890ns (34.376%)  route 1.699ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.078ns = ( 3.922 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.080ns (routing 0.677ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[3])
                                                      0.890     1.136 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[3]
                         net (fo=1, routed)           1.699     2.835    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[flr_out][fnc][2]
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.080     3.922    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][2]/C
                         clock pessimism              0.270     4.192                     
                         clock uncertainty           -0.600     3.591                     
    SLICE_X13Y153        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.007     3.598    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][2]
  -------------------------------------------------------------------
                         required time                          3.598                     
                         arrival time                          -2.835                     
  -------------------------------------------------------------------
                         slack                                  0.763                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tlast]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.351ns (30.181%)  route 0.812ns (69.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.640ns (routing 0.504ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[112])
                                                      0.351     0.469 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[112]
                         net (fo=1, routed)           0.812     1.281    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[h2c_axis][tl_data][tlast]
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tlast]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.640     0.768    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tlast]/C
                         clock pessimism             -0.220     0.548                     
                         clock uncertainty            0.600     1.149                     
    SLICE_X13Y153        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.035     1.184    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tlast]
  -------------------------------------------------------------------
                         required time                         -1.184                     
                         arrival time                           1.281                     
  -------------------------------------------------------------------
                         slack                                  0.097                     

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[tm_dsc_sts][tvalid]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.365ns (31.629%)  route 0.789ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[41])
                                                      0.365     0.483 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[41]
                         net (fo=1, routed)           0.789     1.272    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[tm_dsc_sts][tvalid]
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[tm_dsc_sts][tvalid]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[tm_dsc_sts][tvalid]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.174    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[tm_dsc_sts][tvalid]
  -------------------------------------------------------------------
                         required time                         -1.174                     
                         arrival time                           1.272                     
  -------------------------------------------------------------------
                         slack                                  0.098                     

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tuser][11]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.368ns (31.806%)  route 0.789ns (68.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[53])
                                                      0.368     0.486 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER[53]
                         net (fo=1, routed)           0.789     1.275    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[h2c_axis][tl_data][tuser][11]
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tuser][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tuser][11]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.035     1.174    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_axis][tl_data][tuser][11]
  -------------------------------------------------------------------
                         required time                         -1.174                     
                         arrival time                           1.275                     
  -------------------------------------------------------------------
                         slack                                  0.101                     

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][5]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.389ns (33.219%)  route 0.782ns (66.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGERRFATALOUT)
                                                      0.389     0.507 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGERRFATALOUT
                         net (fo=1, routed)           0.782     1.289    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[flr_out][fnc][5]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.644     0.772    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][5]/C
                         clock pessimism             -0.220     0.552                     
                         clock uncertainty            0.600     1.153                     
    SLICE_X14Y153        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.188    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][5]
  -------------------------------------------------------------------
                         required time                         -1.188                     
                         arrival time                           1.289                     
  -------------------------------------------------------------------
                         slack                                  0.101                     

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.396ns (33.446%)  route 0.788ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.644ns (routing 0.504ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[2])
                                                      0.396     0.514 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT[2]
                         net (fo=1, routed)           0.788     1.302    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[flr_out][fnc][1]
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.644     0.772    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][1]/C
                         clock pessimism             -0.220     0.552                     
                         clock uncertainty            0.600     1.153                     
    SLICE_X14Y153        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.188    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[flr_out][fnc][1]
  -------------------------------------------------------------------
                         required time                         -1.188                     
                         arrival time                           1.302                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.367ns (30.892%)  route 0.821ns (69.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.640ns (routing 0.504ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[450])
                                                      0.367     0.485 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[450]
                         net (fo=1, routed)           0.821     1.306    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[h2c_byp_in][crdt_ch][0]
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.640     0.768    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]/C
                         clock pessimism             -0.220     0.548                     
                         clock uncertainty            0.600     1.149                     
    SLICE_X13Y153        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     1.184    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[h2c_byp_in][crdt_ch][0]
  -------------------------------------------------------------------
                         required time                         -1.184                     
                         arrival time                           1.306                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.350ns (29.191%)  route 0.849ns (70.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[453])
                                                      0.350     0.468 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[453]
                         net (fo=1, routed)           0.849     1.317    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[byp_out][dir]
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.035     1.190    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]
  -------------------------------------------------------------------
                         required time                         -1.190                     
                         arrival time                           1.317                     
  -------------------------------------------------------------------
                         slack                                  0.127                     

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.399ns (33.085%)  route 0.807ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE[1])
                                                      0.399     0.517 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE[1]
                         net (fo=1, routed)           0.807     1.324    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[irq_out][ack][0]
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.035     1.190    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]
  -------------------------------------------------------------------
                         required time                         -1.190                     
                         arrival time                           1.324                     
  -------------------------------------------------------------------
                         slack                                  0.134                     

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[c2h_byp_in][crdt_ch][1]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.390ns (32.419%)  route 0.813ns (67.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.768ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.640ns (routing 0.504ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[448])
                                                      0.390     0.508 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[448]
                         net (fo=1, routed)           0.813     1.321    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[c2h_byp_in][crdt_ch][1]
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[c2h_byp_in][crdt_ch][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.640     0.768    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[c2h_byp_in][crdt_ch][1]/C
                         clock pessimism             -0.220     0.548                     
                         clock uncertainty            0.600     1.149                     
    SLICE_X13Y153        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.035     1.184    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[c2h_byp_in][crdt_ch][1]
  -------------------------------------------------------------------
                         required time                         -1.184                     
                         arrival time                           1.321                     
  -------------------------------------------------------------------
                         slack                                  0.137                     

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/D
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pluserclk0_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.371ns (30.585%)  route 0.842ns (69.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[454])
                                                      0.371     0.489 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA[454]
                         net (fo=1, routed)           0.842     1.331    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out[byp_out][vld]
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.190    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]
  -------------------------------------------------------------------
                         required time                         -1.190                     
                         arrival time                           1.331                     
  -------------------------------------------------------------------
                         slack                                  0.141                     





---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.099ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.909ns  (logic 0.091ns (10.011%)  route 0.818ns (89.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y254                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X62Y254        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.818     0.909    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X38Y251        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X38Y251        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008    30.008    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         30.008                                            
                         arrival time                          -0.909                                            
  -------------------------------------------------------------------
                         slack                                 29.099                                            

Slack (MET) :             29.103ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.903ns  (logic 0.092ns (10.188%)  route 0.811ns (89.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
    SLICE_X62Y253        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.811     0.903    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[33]
    SLICE_X37Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X37Y252        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.006    30.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         30.006                                            
                         arrival time                          -0.903                                            
  -------------------------------------------------------------------
                         slack                                 29.103                                            

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.853ns  (logic 0.091ns (10.668%)  route 0.762ns (89.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X62Y253        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.762     0.853    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X40Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X40Y252        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008    30.008    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         30.008                                            
                         arrival time                          -0.853                                            
  -------------------------------------------------------------------
                         slack                                 29.155                                            

Slack (MET) :             29.174ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.833ns  (logic 0.092ns (11.044%)  route 0.741ns (88.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X62Y253        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.741     0.833    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X37Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X37Y252        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.833                                            
  -------------------------------------------------------------------
                         slack                                 29.174                                            

Slack (MET) :             29.216ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.791ns  (logic 0.092ns (11.631%)  route 0.699ns (88.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
    SLICE_X62Y253        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.699     0.791    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X31Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X31Y252        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.791                                            
  -------------------------------------------------------------------
                         slack                                 29.216                                            

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.789ns  (logic 0.092ns (11.660%)  route 0.697ns (88.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
    SLICE_X62Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.697     0.789    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X40Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X40Y252        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.008    30.008    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         30.008                                            
                         arrival time                          -0.789                                            
  -------------------------------------------------------------------
                         slack                                 29.219                                            

Slack (MET) :             29.227ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.780ns  (logic 0.093ns (11.923%)  route 0.687ns (88.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y254                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/C
    SLICE_X62Y254        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]/Q
                         net (fo=1, routed)           0.687     0.780    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[45]
    SLICE_X39Y254        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X39Y254        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.780                                            
  -------------------------------------------------------------------
                         slack                                 29.227                                            

Slack (MET) :             29.244ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.763ns  (logic 0.091ns (11.927%)  route 0.672ns (88.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/C
    SLICE_X62Y253        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.672     0.763    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[25]
    SLICE_X40Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X40Y252        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.763                                            
  -------------------------------------------------------------------
                         slack                                 29.244                                            

Slack (MET) :             29.247ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.760ns  (logic 0.091ns (11.974%)  route 0.669ns (88.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X32Y261                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/C
    SLICE_X32Y261        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.669     0.760    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[6]
    SLICE_X31Y261        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X31Y261        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007    30.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         30.007                                            
                         arrival time                          -0.760                                            
  -------------------------------------------------------------------
                         slack                                 29.247                                            

Slack (MET) :             29.250ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.758ns  (logic 0.093ns (12.269%)  route 0.665ns (87.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y253                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
    SLICE_X62Y253        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.665     0.758    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[53]
    SLICE_X40Y252        FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X40Y252        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.008    30.008    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         30.008                                            
                         arrival time                          -0.758                                            
  -------------------------------------------------------------------
                         slack                                 29.250                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.465ns  (logic 0.090ns (19.355%)  route 0.375ns (80.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X118Y257                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
    SLICE_X118Y257       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.375     0.465    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[102]
    SLICE_X118Y256       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X118Y256       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.465                                            
  -------------------------------------------------------------------
                         slack                                  2.875                                            

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.465ns  (logic 0.092ns (19.785%)  route 0.373ns (80.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X118Y257                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X118Y257       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.373     0.465    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X118Y256       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X118Y256       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.465                                            
  -------------------------------------------------------------------
                         slack                                  2.876                                            

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.447ns  (logic 0.092ns (20.582%)  route 0.355ns (79.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X118Y257                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X118Y257       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.355     0.447    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X118Y256       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X118Y256       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.447                                            
  -------------------------------------------------------------------
                         slack                                  2.894                                            

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.446ns  (logic 0.092ns (20.628%)  route 0.354ns (79.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X96Y259                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/C
    SLICE_X96Y259        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[101]/Q
                         net (fo=1, routed)           0.354     0.446    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[101]
    SLICE_X102Y259       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X102Y259       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[101]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.446                                            
  -------------------------------------------------------------------
                         slack                                  2.895                                            

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.433ns  (logic 0.090ns (20.785%)  route 0.343ns (79.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X118Y263                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
    SLICE_X118Y263       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.343     0.433    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[102]
    SLICE_X120Y265       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X120Y265       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.433                                            
  -------------------------------------------------------------------
                         slack                                  2.907                                            

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.428ns  (logic 0.092ns (21.495%)  route 0.336ns (78.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X118Y263                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X118Y263       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.336     0.428    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X120Y265       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X120Y265       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.428                                            
  -------------------------------------------------------------------
                         slack                                  2.913                                            

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.427ns  (logic 0.092ns (21.546%)  route 0.335ns (78.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X96Y259                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
    SLICE_X96Y259        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/Q
                         net (fo=1, routed)           0.335     0.427    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[100]
    SLICE_X102Y259       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X102Y259       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.427                                            
  -------------------------------------------------------------------
                         slack                                  2.914                                            

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.426ns  (logic 0.092ns (21.596%)  route 0.334ns (78.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X96Y259                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X96Y259        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.334     0.426    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X100Y263       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X100Y263       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.426                                            
  -------------------------------------------------------------------
                         slack                                  2.915                                            

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.424ns  (logic 0.091ns (21.462%)  route 0.333ns (78.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X96Y259                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
    SLICE_X96Y259        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.333     0.424    reconfigurable                      top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[102]
    SLICE_X100Y263       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X100Y263       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     3.341    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                          3.341                                            
                         arrival time                          -0.424                                            
  -------------------------------------------------------------------
                         slack                                  2.917                                            

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.396ns  (logic 0.090ns (22.727%)  route 0.306ns (77.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X96Y259                                     0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X96Y259        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           0.306     0.396    reconfigurable                      top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X102Y259       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X102Y259       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_ic_user/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.396                                            
  -------------------------------------------------------------------
                         slack                                  2.944                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        3.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.653ns  (logic 0.090ns (13.783%)  route 0.563ns (86.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X87Y95                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X87Y95         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.563     0.653    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X89Y96         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X89Y96         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.653                                            
  -------------------------------------------------------------------
                         slack                                  3.353                                            

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.636ns  (logic 0.092ns (14.465%)  route 0.544ns (85.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y65                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X64Y65         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     0.636    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X61Y66         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X61Y66         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.636                                            
  -------------------------------------------------------------------
                         slack                                  3.370                                            

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.636ns  (logic 0.090ns (14.151%)  route 0.546ns (85.849%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X78Y92                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X78Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.546     0.636    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X71Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X71Y92         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.636                                            
  -------------------------------------------------------------------
                         slack                                  3.370                                            

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.604ns  (logic 0.091ns (15.066%)  route 0.513ns (84.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X87Y95                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X87Y95         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.513     0.604    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X90Y96         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X90Y96         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.604                                            
  -------------------------------------------------------------------
                         slack                                  3.403                                            

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.578ns  (logic 0.092ns (15.917%)  route 0.486ns (84.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X78Y92                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X78Y92         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.486     0.578    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X74Y92         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X74Y92         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.578                                            
  -------------------------------------------------------------------
                         slack                                  3.429                                            

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.909%)  route 0.481ns (84.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X75Y93                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X75Y93         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.481     0.572    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X72Y93         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X72Y93         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.572                                            
  -------------------------------------------------------------------
                         slack                                  3.435                                            

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.552ns  (logic 0.091ns (16.486%)  route 0.461ns (83.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X80Y97                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X80Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.461     0.552    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X80Y98         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X80Y98         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.552                                            
  -------------------------------------------------------------------
                         slack                                  3.455                                            

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.546ns  (logic 0.090ns (16.484%)  route 0.456ns (83.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X68Y91                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X68Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.456     0.546    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X62Y91         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X62Y91         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     4.007    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.007                                            
                         arrival time                          -0.546                                            
  -------------------------------------------------------------------
                         slack                                  3.461                                            

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.535ns  (logic 0.091ns (17.009%)  route 0.444ns (82.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y92                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X62Y92         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.444     0.535    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X63Y93         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X63Y93         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.535                                            
  -------------------------------------------------------------------
                         slack                                  3.471                                            

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             clkwiz_aclk_kernel_00_clk_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.532ns  (logic 0.092ns (17.293%)  route 0.440ns (82.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X80Y97                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X80Y97         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.440     0.532    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X79Y99         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X79Y99         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     4.006    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.006                                            
                         arrival time                          -0.532                                            
  -------------------------------------------------------------------
                         slack                                  3.474                                            





---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.748ns  (logic 0.092ns (12.299%)  route 0.656ns (87.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X78Y97                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X78Y97         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.656     0.748    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X80Y94         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X80Y94         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.748                                            
  -------------------------------------------------------------------
                         slack                                  2.592                                            

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.737ns  (logic 0.091ns (12.347%)  route 0.646ns (87.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X65Y66                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X65Y66         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.646     0.737    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X65Y65         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X65Y65         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.737                                            
  -------------------------------------------------------------------
                         slack                                  2.602                                            

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.642ns  (logic 0.091ns (14.174%)  route 0.551ns (85.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X76Y97                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X76Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.551     0.642    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X76Y95         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X76Y95         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.642                                            
  -------------------------------------------------------------------
                         slack                                  2.698                                            

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.582ns  (logic 0.090ns (15.464%)  route 0.492ns (84.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X79Y95                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X79Y95         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.492     0.582    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X84Y95         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X84Y95         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.582                                            
  -------------------------------------------------------------------
                         slack                                  2.758                                            

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.576ns  (logic 0.092ns (15.972%)  route 0.484ns (84.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y65                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X62Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.576    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X64Y64         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X64Y64         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.576                                            
  -------------------------------------------------------------------
                         slack                                  2.764                                            

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.575ns  (logic 0.091ns (15.826%)  route 0.484ns (84.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X91Y96                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X91Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.484     0.575    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X93Y96         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X93Y96         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.339    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.339                                            
                         arrival time                          -0.575                                            
  -------------------------------------------------------------------
                         slack                                  2.764                                            

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.568ns  (logic 0.091ns (16.021%)  route 0.477ns (83.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y93                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X63Y93         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.568    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X64Y93         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X64Y93         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.568                                            
  -------------------------------------------------------------------
                         slack                                  2.772                                            

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.560ns  (logic 0.092ns (16.429%)  route 0.468ns (83.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X71Y93                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X71Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.468     0.560    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X70Y93         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X70Y93         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.560                                            
  -------------------------------------------------------------------
                         slack                                  2.780                                            

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.550ns  (logic 0.090ns (16.364%)  route 0.460ns (83.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y91                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X62Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.460     0.550    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X68Y91         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X68Y91         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.550                                            
  -------------------------------------------------------------------
                         slack                                  2.790                                            

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.543ns  (logic 0.093ns (17.127%)  route 0.450ns (82.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X62Y65                                      0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X62Y65         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.450     0.543    reconfigurable                      top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X64Y65         FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X64Y65         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.007     3.340    reconfigurable   pblock_dynamic_region
                                                                                                                 top_i/ulp/axi_sc_plram/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.340                                            
                         arrival time                          -0.543                                            
  -------------------------------------------------------------------
                         slack                                  2.797                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][16]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][16]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][17]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][17]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][17]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][18]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][18]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][19]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][19]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][20]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][20]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][21]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.092ns (11.963%)  route 0.677ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.262ns (routing 0.888ns, distribution 2.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.677     4.540    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y192        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][22]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.262    13.317    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y192        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][22]/C
                         clock pessimism              0.361    13.678                     
                         clock uncertainty           -0.159    13.519                     
    SLICE_X13Y192        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108    13.411    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.411                     
                         arrival time                          -4.540                     
  -------------------------------------------------------------------
                         slack                                  8.871                     

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.092ns (12.783%)  route 0.628ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.259ns (routing 0.888ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.628     4.491    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y191        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.259    13.314    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y191        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/C
                         clock pessimism              0.361    13.675                     
                         clock uncertainty           -0.159    13.516                     
    SLICE_X13Y191        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108    13.408    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.408                     
                         arrival time                          -4.491                     
  -------------------------------------------------------------------
                         slack                                  8.917                     

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.092ns (12.783%)  route 0.628ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.259ns (routing 0.888ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.628     4.491    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y191        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.259    13.314    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y191        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/C
                         clock pessimism              0.361    13.675                     
                         clock uncertainty           -0.159    13.516                     
    SLICE_X13Y191        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.108    13.408    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.408                     
                         arrival time                          -4.491                     
  -------------------------------------------------------------------
                         slack                                  8.917                     

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.092ns (12.783%)  route 0.628ns (87.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 13.314 - 10.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.159ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.317ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.668ns (routing 1.033ns, distribution 2.635ns)
  Clock Net Delay (Destination): 3.259ns (routing 0.888ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.668     3.771    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.863 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.628     4.491    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y191        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r                 
    PS9_X0Y0             PS9                          0.000    10.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       3.259    13.314    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y191        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][12]/C
                         clock pessimism              0.361    13.675                     
                         clock uncertainty           -0.159    13.516                     
    SLICE_X13Y191        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108    13.408    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.408                     
                         arrival time                          -4.491                     
  -------------------------------------------------------------------
                         slack                                  8.917                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][0]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][1]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][2]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][3]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][4]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][5]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][6]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.050ns (13.178%)  route 0.329ns (86.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.597ns (routing 0.724ns, distribution 1.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.329     2.651    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y190        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.597     2.677    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y190        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][7]/C
                         clock pessimism             -0.317     2.360                     
    SLICE_X13Y190        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     2.366    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.366                     
                         arrival time                           2.651                     
  -------------------------------------------------------------------
                         slack                                  0.285                     

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.050ns (12.058%)  route 0.365ns (87.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.591ns (routing 0.724ns, distribution 1.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.365     2.686    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y191        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.591     2.671    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y191        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]/C
                         clock pessimism             -0.317     2.354                     
    SLICE_X13Y191        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     2.360    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.360                     
                         arrival time                           2.686                     
  -------------------------------------------------------------------
                         slack                                  0.327                     

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.050ns (12.058%)  route 0.365ns (87.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      2.229ns (routing 0.582ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.591ns (routing 0.724ns, distribution 1.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.229     2.271    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X2Y205         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X2Y205         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     2.321 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.365     2.686    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_0
    SLICE_X13Y191        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=18785, routed)       2.591     2.671    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_ctrl
    SLICE_X13Y191        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]/C
                         clock pessimism             -0.317     2.354                     
    SLICE_X13Y191        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     2.360    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[0].test_clk_cntr_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.360                     
                         arrival time                           2.686                     
  -------------------------------------------------------------------
                         slack                                  0.327                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][16]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][16]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][16]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][17]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][17]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][17]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][17]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][18]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][18]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][18]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][19]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][19]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][19]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][19]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][20]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][20]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][20]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][21]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][21]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][21]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][21]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.091ns (11.637%)  route 0.691ns (88.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.691     4.545    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y195        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][22]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y195        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][22]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y195        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][22]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.545                     
  -------------------------------------------------------------------
                         slack                                  2.739                     

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.091ns (12.516%)  route 0.636ns (87.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.636     4.490    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y194        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y194        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y194        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.490                     
  -------------------------------------------------------------------
                         slack                                  2.794                     

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.091ns (12.516%)  route 0.636ns (87.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.636     4.490    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y194        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y194        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y194        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.490                     
  -------------------------------------------------------------------
                         slack                                  2.794                     

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_2 rise@4.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.091ns (12.516%)  route 0.636ns (87.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 7.319 - 4.000 ) 
    Source Clock Delay      (SCD):    3.763ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.119ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.238ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.660ns (routing 1.033ns, distribution 2.627ns)
  Clock Net Delay (Destination): 3.264ns (routing 0.888ns, distribution 2.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.660     3.763    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.854 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.636     4.490    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y194        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][12]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      4.000     4.000 r                 
    PS9_X0Y0             PS9                          0.000     4.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     4.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     4.055 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        3.264     7.319    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y194        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][12]/C
                         clock pessimism              0.192     7.511                     
                         clock uncertainty           -0.119     7.392                     
    SLICE_X13Y194        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108     7.284    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][12]
  -------------------------------------------------------------------
                         required time                          7.284                     
                         arrival time                          -4.490                     
  -------------------------------------------------------------------
                         slack                                  2.794                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][2]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][3]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][4]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][5]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][6]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.647%)  route 0.310ns (86.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.310     2.641    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y193        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y193        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][7]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y193        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.641                     
  -------------------------------------------------------------------
                         slack                                  0.135                     

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.049ns (11.684%)  route 0.370ns (88.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.370     2.701    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y194        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y194        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y194        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.701                     
  -------------------------------------------------------------------
                         slack                                  0.196                     

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.049ns (11.684%)  route 0.370ns (88.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      2.240ns (routing 0.582ns, distribution 1.658ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.724ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.240     2.282    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X1Y182         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y182         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.331 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.370     2.701    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/rst_cnt_synced_1
    SLICE_X13Y194        FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2]
                         net (fo=1, routed)           0.000     0.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[2]
    BUFG_PS_X0Y8         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X5Y2 (CLOCK_ROOT)    net (fo=8347, routed)        2.599     2.679    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/aclk_pcie
    SLICE_X13Y194        FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -0.179     2.500                     
    SLICE_X13Y194        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     2.506    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/frequency_counter_aclk/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.506                     
                         arrival time                           2.701                     
  -------------------------------------------------------------------
                         slack                                  0.196                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.050ns (16.511%)  route 0.253ns (83.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.253     8.670    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y192         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y192         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y192         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.670                     
  -------------------------------------------------------------------
                         slack                                  0.088                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.050ns (16.293%)  route 0.257ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.257     8.674    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y193         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y193         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y193         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.674                     
  -------------------------------------------------------------------
                         slack                                  0.092                     

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_00_clk_out1  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_00_clk_out1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.050ns (16.293%)  route 0.257ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.647ns
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    1.071ns
  Clock Net Delay (Source):      2.398ns (routing 0.734ns, distribution 1.664ns)
  Clock Net Delay (Destination): 2.790ns (routing 0.918ns, distribution 1.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.694     5.736    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.702 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.222     5.924    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.969 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.398     8.367    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X4Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y180         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     8.417 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.257     8.674    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X5Y193         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_00_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.839     6.485    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/clk_in1
    MMCM_X2Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.514 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.282     6.796    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_00
    BUFGCE_X2Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.857 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=8077, routed)        2.790     9.647    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/aclk_kernel_00
    SLICE_X5Y193         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -1.071     8.576                     
    SLICE_X5Y193         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.006     8.582    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -8.582                     
                         arrival time                           8.674                     
  -------------------------------------------------------------------
                         slack                                  0.092                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkwiz_aclk_kernel_01_clk_out1
  To Clock:  clkwiz_aclk_kernel_01_clk_out1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.859%)  route 0.211ns (81.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.211     8.488    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y190         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y190         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y190         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.488                     
  -------------------------------------------------------------------
                         slack                                  0.033                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.049ns (14.906%)  route 0.280ns (85.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.280     8.557    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y191         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y191         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y191         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.557                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
                            (removal check against rising-edge clock clkwiz_aclk_kernel_01_clk_out1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns - clkwiz_aclk_kernel_01_clk_out1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.049ns (14.906%)  route 0.280ns (85.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.485ns
    Source Clock Delay      (SCD):    8.228ns
    Clock Pessimism Removal (CPR):    1.038ns
  Clock Net Delay (Source):      2.289ns (routing 0.646ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.669ns (routing 0.807ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.000     5.000    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     5.042 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.638     5.680    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     5.646 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.248     5.894    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     5.939 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.289     8.228    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X3Y180         FDPE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X3Y180         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     8.277 f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=23, routed)          0.280     8.557    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/rst_cnt_synced_1
    SLICE_X6Y191         FDCE                                         f  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkwiz_aclk_kernel_01_clk_out1 rise edge)
                                                      0.000     0.000 r                 
    PS9_X0Y0             PS9                          0.000     0.000 r  static         top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           5.566     5.566    static         top_i/blp/cips/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     5.646 r  static         top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=356, routed)         0.767     6.413    static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/clk_in1
    MMCM_X3Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     6.442 r  static         top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=3, routed)           0.313     6.755    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/clk_in_kernel_01
    BUFGCE_X3Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     6.816 r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK/O
    X5Y2 (CLOCK_ROOT)    net (fo=30, routed)          2.669     9.485    static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/aclk_kernel_01
    SLICE_X6Y191         FDCE                                         r  static         top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]/C
                         clock pessimism             -1.038     8.447                     
    SLICE_X6Y191         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.007     8.454    static           top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].frequency_counter_kernel_inst/CLKS[1].test_clk_cntr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -8.454                     
                         arrival time                           8.557                     
  -------------------------------------------------------------------
                         slack                                  0.102                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (dpll0_clkout1 rise@3.200ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.090ns (8.114%)  route 1.019ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 4.887 - 3.200 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.127ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.253ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.170ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.151ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.246     0.246    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.455 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.524     1.979    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.069 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          1.019     3.088    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      3.200     3.200 r                 
    DPLL_X1Y4            DPLL                         0.000     3.200 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.168     3.368    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     3.528 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.359     4.887    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]/C
                         clock pessimism              0.211     5.098                     
                         clock uncertainty           -0.127     4.971                     
    SLICE_X10Y153        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.107     4.864    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.864                     
                         arrival time                          -3.088                     
  -------------------------------------------------------------------
                         slack                                  1.776                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.050ns (7.657%)  route 0.603ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.122ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.603     1.835    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/clear
    SLICE_X8Y152         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.097     1.432    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_dclk
    SLICE_X8Y152         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]/C
                         clock pessimism             -0.173     1.259                     
    SLICE_X8Y152         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007     1.266    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/dco_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.266                     
                         arrival time                           1.835                     
  -------------------------------------------------------------------
                         slack                                  0.569                     

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.050ns (7.632%)  route 0.605ns (92.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.122ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.605     1.837    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.098     1.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]/C
                         clock pessimism             -0.173     1.260                     
    SLICE_X10Y153        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.267    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267                     
                         arrival time                           1.837                     
  -------------------------------------------------------------------
                         slack                                  0.570                     

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock dpll0_clkout1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_clkout1 rise@0.000ns - dpll0_clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.050ns (7.632%)  route 0.605ns (92.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.953ns (routing 0.106ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.122ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.117     0.117    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.229 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          0.953     1.182    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/dco_dclk
    SLICE_X6Y151         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X6Y151         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.232 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_drst/sync_reg_reg[2]/Q
                         net (fo=19, routed)          0.605     1.837    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/AR[0]
    SLICE_X10Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_clkout1 rise edge)
                                                      0.000     0.000 r                 
    DPLL_X1Y4            DPLL                         0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1
                         net (fo=2, routed)           0.184     0.184    static         top_i/blp/cips/inst/cpm_0/inst/dpll0_clkout1
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.335 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1/O
    X0Y2 (CLOCK_ROOT)    net (fo=22, routed)          1.098     1.433    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/dco_dclk
    SLICE_X10Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]/C
                         clock pessimism             -0.173     1.260                     
    SLICE_X10Y153        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.267    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_dco_en/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267                     
                         arrival time                           1.837                     
  -------------------------------------------------------------------
                         slack                                  0.570                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        5.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/PRE
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDPE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[0]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[1]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[1]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[1]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[2]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[2]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[2]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[4]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[5]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[8]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[8]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[8]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[9]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[9]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/di_reg[9]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[1]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dpll0_drp_dclk rise@8.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.090ns (4.096%)  route 2.107ns (95.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 9.858 - 8.000 ) 
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.125ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.249ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.170ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.151ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.437     0.437    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209     0.646 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.543     2.189    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     2.279 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         2.107     4.386    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y149         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      8.000     8.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     8.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.343     8.343    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     8.503 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.355     9.858    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y149         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[2]/C
                         clock pessimism              0.227    10.085                     
                         clock uncertainty           -0.125     9.960                     
    SLICE_X8Y149         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     9.853    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/session_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.853                     
                         arrival time                          -4.386                     
  -------------------------------------------------------------------
                         slack                                  5.467                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[5]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[5]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[6]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[6]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/DCO_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[4]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[4]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[5]/CLR
                            (removal check against rising-edge clock dpll0_drp_dclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpll0_drp_dclk rise@0.000ns - dpll0_drp_dclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.050ns (20.947%)  route 0.189ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      0.958ns (routing 0.106ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.122ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.240     0.240    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112     0.352 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.958     1.310    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/ref_clk
    SLICE_X4Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X4Y150         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.360 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/Isync_rst/sync_reg_reg[2]/Q
                         net (fo=250, routed)         0.189     1.549    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ASYNC_RST
    SLICE_X8Y150         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock dpll0_drp_dclk rise edge)
                                                      0.000     0.000 r                 
    GTY_QUAD_X0Y3        GTYE5_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK
                         net (fo=3, routed)           0.326     0.326    static         top_i/blp/cips/inst/cpm_0/inst/ch0_txoutclk_m
    BUFG_GT_X0Y30        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151     0.477 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O
    X0Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.102     1.579    static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/ref_clk
    SLICE_X8Y150         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[5]/C
                         clock pessimism             -0.192     1.387                     
    SLICE_X8Y150         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.007     1.394    static           top_i/blp/cips/inst/cpm_0/inst/DPLL0_FD_CAL_inst/boundary_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.155                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[50].sram_reg[50][70]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.091ns (4.631%)  route 1.874ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.090ns = ( 3.910 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.677ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.874     3.019    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X11Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[50].sram_reg[50][70]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.068     3.910    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X11Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[50].sram_reg[50][70]/C
                         clock pessimism              1.037     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X11Y154        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[50].sram_reg[50][70]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -3.019                     
  -------------------------------------------------------------------
                         slack                                  1.687                     

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[3][0]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.091ns (4.631%)  route 1.874ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.090ns = ( 3.910 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.677ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.874     3.019    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[3][0]_0
    SLICE_X11Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[3][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.068     3.910    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X11Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[3][0]/C
                         clock pessimism              1.037     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X11Y154        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[0].u_dma_byp_in/sram_last_reg[3][0]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -3.019                     
  -------------------------------------------------------------------
                         slack                                  1.687                     

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/sram_last_reg[0][0]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.091ns (4.631%)  route 1.874ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.090ns = ( 3.910 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.677ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.874     3.019    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/sram_last_reg[3][0]_0
    SLICE_X11Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/sram_last_reg[0][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.068     3.910    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/clk
    SLICE_X11Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/sram_last_reg[0][0]/C
                         clock pessimism              1.037     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X11Y154        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/CH_WIDTH_CONV[1].u_dma_byp_in/sram_last_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -3.019                     
  -------------------------------------------------------------------
                         slack                                  1.687                     

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/genblk6[5].sram_reg[5][176]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.091ns (4.631%)  route 1.874ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.090ns = ( 3.910 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.068ns (routing 0.677ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.874     3.019    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/genblk6[1].sram_reg[1][0]_0
    SLICE_X11Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/genblk6[5].sram_reg[5][176]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.068     3.910    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/clk
    SLICE_X11Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/genblk6[5].sram_reg[5][176]/C
                         clock pessimism              1.037     4.947                     
                         clock uncertainty           -0.133     4.814                     
    SLICE_X11Y154        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.108     4.706    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[1].u_ch_fifo/genblk6[5].sram_reg[5][176]
  -------------------------------------------------------------------
                         required time                          4.706                     
                         arrival time                          -3.019                     
  -------------------------------------------------------------------
                         slack                                  1.687                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][11]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][11]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][11]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][70]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][70]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][70]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[32].sram_reg[32][70]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][11]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][11]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][11]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][70]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][70]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][70]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[33].sram_reg[33][70]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][11]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][11]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][11]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][70]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.091ns (5.615%)  route 1.530ns (94.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns = ( 3.905 - 4.000 ) 
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    1.037ns
  Clock Uncertainty:      0.133ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.266ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.739ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.677ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.418     0.430 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.433 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.326     0.759    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.477    -1.718 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.250    -1.468    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.209    -1.259 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.313     1.054    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     1.145 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         1.530     2.675    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/mdma_axi_resetn
    SLICE_X9Y144         FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][70]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.063     3.905    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X9Y144         FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][70]/C
                         clock pessimism              1.037     4.942                     
                         clock uncertainty           -0.133     4.809                     
    SLICE_X9Y144         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.108     4.701    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[61].sram_reg[61][70]
  -------------------------------------------------------------------
                         required time                          4.701                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  2.026                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[2]_0
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/CH_WIDTH_CONV[0].u_dma_byp_out/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/last_ch_reg[0]_3
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][0]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][1]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/last_ch_reg[0]_3
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][1]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][2]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/last_ch_reg[0]_3
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][2]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[2][0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/last_ch_reg[0]_3
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[2][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[2][0]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_byp_in/u_tl_mst/ch_crdt_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][0]_0
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[0]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[4]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/genblk6[1].sram_reg[1][0]_0
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[4]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_c2h_h2c_byp_out/u_tl_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[4]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/rptr_reg[1]_rep__2_0
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[0]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[1]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/rptr_reg[1]_rep__2_0
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[1]/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/ch_sink_fifo[0].u_ch_fifo/credit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDCE clocked by pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/tl_crdt_reg/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - pluserclk0_bufg_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.050ns (12.472%)  route 0.351ns (87.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    -0.172ns
    Clock Pessimism Removal (CPR):    0.852ns
  Clock Net Delay (Source):      1.442ns (routing 0.449ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.504ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.231     0.235 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.238 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.197     0.435    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -2.280    -1.845 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.119    -1.726    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.112    -1.614 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.442    -0.172    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y153        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050    -0.122 r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=387, routed)         0.351     0.229    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/rptr_reg[1]_rep__2
    SLICE_X18Y153        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/tl_crdt_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.652     0.780    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/clk
    SLICE_X18Y153        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/tl_crdt_reg/C
                         clock pessimism             -0.852    -0.072                     
    SLICE_X18Y153        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007    -0.065    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/mdma_tm_dsc_sts_slv/tl_crdt_reg
  -------------------------------------------------------------------
                         required time                          0.065                     
                         arrival time                           0.229                     
  -------------------------------------------------------------------
                         slack                                  0.294                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[byp_out][crdt]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis_last_pkt]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis_last_pkt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis_last_pkt]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis_last_pkt]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_byp_in][vld]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][1]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][1]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][1]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][4]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][4]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][4]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][5]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][5]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][5]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][6]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][6]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][6]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][7]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][7]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][7]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[tm_dsc_sts][crdt]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[tm_dsc_sts][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[tm_dsc_sts][crdt]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[tm_dsc_sts][crdt]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/CLR
                            (recovery check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pluserclk0_bufg_in rise@4.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.897ns (35.634%)  route 1.620ns (64.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.069ns = ( 3.931 - 4.000 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 2.089ns (routing 0.677ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.012     0.012    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.200     0.212 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.215 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.031     0.246    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.825     1.071 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           1.051     2.122    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     2.194 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.569     2.763    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X14Y154        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      4.000     4.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     4.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.008     4.008    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.330     4.338 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     4.341 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.274     4.615    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -3.104     1.511 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.171     1.682    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.160     1.842 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         2.089     3.931    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X14Y154        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]/C
                         clock pessimism              0.270     4.201                     
                         clock uncertainty           -0.600     3.600                     
    SLICE_X14Y154        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.107     3.493    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[vdm][crdt]
  -------------------------------------------------------------------
                         required time                          3.493                     
                         arrival time                          -2.763                     
  -------------------------------------------------------------------
                         slack                                  0.730                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.391ns (30.578%)  route 0.888ns (69.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.601     1.079    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X12Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.110 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica_1/O
                         net (fo=5, routed)           0.287     1.397    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_1_alias
    SLICE_X12Y155        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.007     1.162    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][dir]
  -------------------------------------------------------------------
                         required time                         -1.162                     
                         arrival time                           1.397                     
  -------------------------------------------------------------------
                         slack                                  0.235                     

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.391ns (30.578%)  route 0.888ns (69.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.601     1.079    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X12Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.110 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica_1/O
                         net (fo=5, routed)           0.287     1.397    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_1_alias
    SLICE_X12Y155        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.007     1.162    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[byp_out][vld]
  -------------------------------------------------------------------
                         required time                         -1.162                     
                         arrival time                           1.397                     
  -------------------------------------------------------------------
                         slack                                  0.235                     

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.391ns (30.578%)  route 0.888ns (69.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.601     1.079    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X12Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.110 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica_1/O
                         net (fo=5, routed)           0.287     1.397    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_1_alias
    SLICE_X12Y155        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.007     1.162    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[irq_out][ack][0]
  -------------------------------------------------------------------
                         required time                         -1.162                     
                         arrival time                           1.397                     
  -------------------------------------------------------------------
                         slack                                  0.235                     

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][last]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.391ns (30.578%)  route 0.888ns (69.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.601     1.079    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X12Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.110 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica_1/O
                         net (fo=5, routed)           0.287     1.397    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_1_alias
    SLICE_X12Y155        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][last]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][last]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.007     1.162    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][last]
  -------------------------------------------------------------------
                         required time                         -1.162                     
                         arrival time                           1.397                     
  -------------------------------------------------------------------
                         slack                                  0.235                     

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][vld]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.391ns (30.578%)  route 0.888ns (69.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.646ns (routing 0.504ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.601     1.079    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X12Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.110 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica_1/O
                         net (fo=5, routed)           0.287     1.397    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_1_alias
    SLICE_X12Y155        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][vld]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.646     0.774    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X12Y155        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][vld]/C
                         clock pessimism             -0.220     0.554                     
                         clock uncertainty            0.600     1.155                     
    SLICE_X12Y155        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.007     1.162    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_out_ff_reg[vdm][vld]
  -------------------------------------------------------------------
                         required time                         -1.162                     
                         arrival time                           1.397                     
  -------------------------------------------------------------------
                         slack                                  0.235                     

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_reg/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.414ns (32.268%)  route 0.869ns (67.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.623ns (routing 0.504ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0])
                                                      0.353     0.471 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0]
                         net (fo=2, routed)           0.526     0.997    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[0]
    SLICE_X15Y157        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.061     1.058 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.343     1.401    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_i_1_n_0
    SLICE_X11Y152        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.623     0.751    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/CLK
    SLICE_X11Y152        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_reg/C
                         clock pessimism             -0.220     0.531                     
                         clock uncertainty            0.600     1.132                     
    SLICE_X11Y152        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     1.138    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/user_lnk_up_reg
  -------------------------------------------------------------------
                         required time                         -1.138                     
                         arrival time                           1.401                     
  -------------------------------------------------------------------
                         slack                                  0.263                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/PRE
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.391ns (30.283%)  route 0.900ns (69.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.637     1.115    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.146 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.264     1.409    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X13Y156        FDPE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDPE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.006     1.145    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[dma_reset]
  -------------------------------------------------------------------
                         required time                         -1.145                     
                         arrival time                           1.409                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis][crdt]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.391ns (30.283%)  route 0.900ns (69.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.637     1.115    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.146 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.264     1.409    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X13Y156        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis][crdt]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis][crdt]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     1.145    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[h2c_axis][crdt]
  -------------------------------------------------------------------
                         required time                         -1.145                     
                         arrival time                           1.409                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][0]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.391ns (30.283%)  route 0.900ns (69.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.637     1.115    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.146 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.264     1.409    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X13Y156        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][0]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.006     1.145    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][0]
  -------------------------------------------------------------------
                         required time                         -1.145                     
                         arrival time                           1.409                     
  -------------------------------------------------------------------
                         slack                                  0.264                     

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                            (rising edge-triggered cell CPM_EXT clocked by top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][3]/CLR
                            (removal check against rising-edge clock pluserclk0_bufg_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pluserclk0_bufg_in rise@0.000ns - top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.391ns (30.283%)  route 0.900ns (69.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.758ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.600ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.288ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.336ns
  Clock Net Delay (Destination): 1.630ns (routing 0.504ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.004     0.004    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_PCIE0USERCLKINT)
                                                      0.098     0.102 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_PCIE0USERCLKINT_IFCPMEXTCLKRSTPCIE0USERCLK)
                                                      0.003     0.105 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/IFCPMEXTCLKRSTPCIE0USERCLK
                         net (fo=1, routed)           0.013     0.118    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMEXTCLKRSTPCIE0USERCLK
    CPM_EXT_X0Y0         CPM_EXT                                      r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFCPMEXTCLKRSTPCIE0USERCLK
  -------------------------------------------------------------------    ----------------------------------
    CPM_EXT_X0Y0         CPM_EXT (Prop_CPM_EXT_IFCPMEXTCLKRSTPCIE0USERCLK_IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1])
                                                      0.360     0.478 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_EXT_INST/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
                         net (fo=5, routed)           0.637     1.115    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS[1]
    SLICE_X14Y155        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.031     1.146 f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux_i_1_replica/O
                         net (fo=26, routed)          0.264     1.409    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/phy_rdy0_repN_alias
    SLICE_X13Y156        FDCE                                         f  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock pluserclk0_bufg_in rise edge)
                                                      0.000     0.000 r                 
    XPIPE_QUAD_X0Y0      XPIPE_QUAD                   0.000     0.000 r  static         top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/XPIPE_GT_OUTCLK
                         net (fo=1, routed)           0.007     0.007    static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_IFCPMXPIPELINK0XPIPEGTOUTCLK_CPMDPLLPCIE0USERCLKINT)
                                                      0.313     0.320 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
    CPM_MAIN_X0Y0        CPM_MAIN (Prop_CPM_MAIN_CPMDPLLPCIE0USERCLKINT_CPMDPLLPCIE0USERCLK)
                                                      0.003     0.323 r  static         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLK
                         net (fo=2, routed)           0.239     0.562    static         top_i/blp/cips/inst/cpm_0/inst/pcie0_user_clk_loc
    DPLL_X1Y4            DPLL (Prop_DPLL_CLKIN_CLKOUT0)
                                                     -1.772    -1.210 r  static         top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0
                         net (fo=2, routed)           0.187    -1.023    static         top_i/blp/cips/inst/cpm_0/inst/pluserclk0_bufg_in
    BUFG_GT_X0Y41        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.151    -0.872 r  static         top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0/O
    X1Y2 (CLOCK_ROOT)    net (fo=678, routed)         1.630     0.758    static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/clk
    SLICE_X13Y156        FDCE                                         r  static         top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][3]/C
                         clock pessimism             -0.220     0.538                     
                         clock uncertainty            0.600     1.139                     
    SLICE_X13Y156        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     1.145    static           top_i/blp/cips/inst/cpm_0/inst/qdma0_wrapper_i/AXIST.u_mdma_fab_demux/fab_in_reg[irq_in][fnc][3]
  -------------------------------------------------------------------
                         required time                         -1.145                     
                         arrival time                           1.409                     
  -------------------------------------------------------------------
                         slack                                  0.264                     





