#
# OPTION COMMAND FILE created by Cadence Quantus Extraction Version 21.1.0-p101 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "VSS"
device_reduction \
	 -m_factor infinite
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -array_vias_spacing "auto" \
	 -macro_cells_type "default" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type assura \
	 -design_cell_name "PIPO_4bit layout final_project" \
	 -directory_name "/home/muyey2/ece482.work/gpdk045" \
	 -format "DFII" \
	 -run_name "PIPO_4bit"
log_file \
	 -file_name "/home/muyey2/ece482.work/gpdk045/qrc.PIPO_4bit.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -enable_cellview_check false \
	 -hierarchical_extracted_views_directory "/home/muyey2/ece482.work/gpdk045/fp_test" \
	 -hierarchical_extracted_views_prefix "test" \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "false" \
	 -include_res_model "false" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -view_name "av_extracted"
output_setup \
	 -directory_name "/home/muyey2/ece482.work/gpdk045" \
	 -temporary_directory_name "PIPO_4bit"
process_technology \
	 -technology_directory \
		"/class/ece482/gpdk045_v_5_0/assura/../qrc/typical" \
	 -temperature \
		25.0


