module HalfAdderUsingGatelevel_tb;
reg a;
reg b;
wire s,c;
HalfAdderUsingGatelevel uut(.a(a),.b(b),.s(s),.c(c));
initial 
    begin
        a=0;b=0;#100;
        a=0;b=1;#100;
        a=1;b=0;#100;
        a=1;b=1;#100;
    end
endmodule
