
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118788                       # Number of seconds simulated
sim_ticks                                118787675083                       # Number of ticks simulated
final_tick                               1176646496396                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121637                       # Simulator instruction rate (inst/s)
host_op_rate                                   153616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3274935                       # Simulator tick rate (ticks/s)
host_mem_usage                               16948184                       # Number of bytes of host memory used
host_seconds                                 36271.76                       # Real time elapsed on the host
sim_insts                                  4411991896                       # Number of instructions simulated
sim_ops                                    5571913836                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       776192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1590912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       412416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3028864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1639936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1639936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3222                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23663                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12812                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12812                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6534281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13392905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2044118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3471875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25498134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13805607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13805607                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13805607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6534281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13392905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2044118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3471875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39303741                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142602252                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173825                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083404                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932409                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9384242                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8666310                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437630                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87762                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104480820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128043776                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173825                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11103940                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261391                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4544837                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104331                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140511476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113322646     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782565      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365494      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380244      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263981      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124390      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777811      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979166      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515179      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140511476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162507                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897909                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103313172                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5957076                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841142                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109540                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290537                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154448400                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290537                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103827933                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3505080                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1301968                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425713                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160237                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152997999                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          521                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403024                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8243                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214059659                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713140317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713140317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45800434                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33758                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17736                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3798682                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309862                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1679755                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149134245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33756                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139182048                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       110372                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25201811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57203894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140511476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83142812     59.17%     59.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23722679     16.88%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11946664      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811064      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6901869      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703497      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068053      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119134      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95704      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140511476                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977587     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156992     12.01%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172141     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114951252     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012368      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356827     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845579      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139182048                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976016                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306720                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009389                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420292664                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174370476                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135073822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140488768                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974785                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161725                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          600                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290537                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2849016                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249513                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149168001                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186914                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903395                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17734                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13041                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234238                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136812922                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108558                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369126                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952583                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290137                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844025                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959402                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135080578                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135073822                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81509934                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221137023                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947207                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368595                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26754071                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957427                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136220939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87121918     63.96%     63.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505653     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810199      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814836      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764530      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538364      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562711      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096673      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006055      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136220939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006055                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282390871                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302642809                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2090776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.426023                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.426023                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701251                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701251                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618249320                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186384726                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145816930                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142602252                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23617742                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19137625                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2050031                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9506726                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9064566                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2525417                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90760                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103028047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129996348                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23617742                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11589983                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28407240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6665011                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3158382                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12025383                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1655140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139162414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110755174     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2672412      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2035929      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4999460      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1130659      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1614975      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1216514      0.87%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          767398      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13969893     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139162414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165620                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911601                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101827621                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4728775                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27968233                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111688                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4526088                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4077224                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42659                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156857413                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82914                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4526088                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102690249                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1292431                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1985218                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27208055                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1460365                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155229935                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16964                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271323                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       151368                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218043692                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723001925                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723001925                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171981130                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46062562                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38546                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21887                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5002950                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15005464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7311904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120473                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1625122                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152469250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141543343                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192247                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27961950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60676882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5201                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139162414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017109                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79890876     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24902286     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11630241      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8537094      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7595360      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3012979      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2981975      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       461716      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149887      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139162414                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569487     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117610     14.16%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143617     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118799873     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2126825      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16658      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13361432      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7238555      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141543343                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992574                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             830714                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005869                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    423272061                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180470145                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137980222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142374057                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       343437                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3687062                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1038                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233354                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4526088                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         812519                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92467                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152507767                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15005464                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7311904                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21859                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1113676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284557                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138992096                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12840326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2551247                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20077132                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19738774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7236806                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.974684                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138161038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137980222                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82755488                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229320666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967588                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360872                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100752383                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123733431                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28776011                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2053342                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134636326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83877907     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23753414     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10464528      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5483387      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4369716      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1569508      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1335868      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996796      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2785202      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134636326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100752383                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123733431                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18396952                       # Number of memory references committed
system.switch_cpus1.commit.loads             11318402                       # Number of loads committed
system.switch_cpus1.commit.membars              16658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17778132                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111488232                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2518971                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2785202                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284360566                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309545215                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3439838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100752383                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123733431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100752383                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.415373                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.415373                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.706527                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.706527                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       626716047                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192179599                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146698344                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142602252                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23986256                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19453887                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2047987                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9854596                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9230630                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2580548                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95215                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104799546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131150679                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23986256                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11811178                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28863630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6665883                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2600455                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12242200                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1609350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140855392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111991762     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2032404      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3721499      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3374658      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2145277      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1760197      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1020812      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1062506      0.75%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13746277      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140855392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919696                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103736115                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3989649                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28491475                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48156                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4589991                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4146749                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1774                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158704422                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13647                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4589991                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104572185                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1085732                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1717814                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27684596                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1205068                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156927019                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        228818                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       520454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221998624                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730724157                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730724157                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175756602                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46242005                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34611                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17306                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4330466                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14871333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7380197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83621                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1653166                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153947863                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143071044                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161493                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26967011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59174772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140855392                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015730                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80921375     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24670752     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12971574      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7492582      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8297121      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3076147      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2735977      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524595      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165269      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140855392                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573092     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117641     14.14%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141178     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120483351     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024791      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17305      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13203278      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7342319      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143071044                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003287                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             831911                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427990883                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180949699                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139930015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143902955                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       275906                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3413748                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121895                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4589991                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         703423                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107528                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153982475                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14871333                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7380197                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17306                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2288718                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140709562                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12682173                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2361481                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20024144                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20024752                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7341971                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.986727                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140059013                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139930015                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81651604                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229291063                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981261                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356105                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102360203                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126035307                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27947532                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072176                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136265401                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694749                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84419498     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24017011     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11932264      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4059442      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4996002      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750395      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1233277      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020299      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2837213      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136265401                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102360203                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126035307                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18715885                       # Number of memory references committed
system.switch_cpus2.commit.loads             11457583                       # Number of loads committed
system.switch_cpus2.commit.membars              17306                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18191815                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113548154                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2599466                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2837213                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287411027                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312555864                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1746860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102360203                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126035307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102360203                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393142                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393142                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717802                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717802                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633572305                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195883834                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147880989                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34612                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142602252                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22218847                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18316402                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984998                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9171286                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8527779                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2332099                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87955                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108283075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122035136                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22218847                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10859878                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25519539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5869823                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2854191                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12563402                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140508410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114988871     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333277      0.95%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886666      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2464258      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763558      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2055595      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1183991      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1736389      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12095805      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140508410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155810                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.855773                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107091661                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4443858                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25063066                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58457                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851367                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3548811                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147269531                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851367                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107835266                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1047415                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2069454                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24380954                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1323948                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146289508                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          309                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        266400                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          191                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204001789                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683444461                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683444461                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166717430                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37284347                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38776                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22501                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4000058                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13905051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7224904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119312                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1573944                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142172543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133063183                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27177                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20429694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48213035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140508410                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947012                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506203                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84192998     59.92%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22685697     16.15%     76.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12570294      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8100684      5.77%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7432150      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2964244      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1799458      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514802      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248083      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140508410                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63885     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94051     33.42%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123493     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111712102     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028583      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16275      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12137578      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7168645      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133063183                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933107                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281429                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406943382                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162641301                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130519027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133344612                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323862                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2903393                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173180                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851367                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         787110                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108011                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142211277                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1362837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13905051                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7224904                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22460                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287430                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131262552                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11972066                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1800631                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19139108                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18394926                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7167042                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920480                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130519237                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130519027                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76451995                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207668506                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915266                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97638139                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120001476                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22218155                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017551                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136657043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684557                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88012645     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23386561     17.11%     81.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9188323      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4727084      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4123720      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1981810      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716924      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808265      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2711711      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136657043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97638139                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120001476                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18053382                       # Number of memory references committed
system.switch_cpus3.commit.loads             11001658                       # Number of loads committed
system.switch_cpus3.commit.membars              16274                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17210940                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108165141                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448544                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2711711                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276164963                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288290666                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2093842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97638139                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120001476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97638139                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460518                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460518                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684689                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684689                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591470148                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181092730                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137945053                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32548                       # number of misc regfile writes
system.l20.replacements                          6074                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075144                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38842                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.679934                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11948.668516                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812691                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3100.535162                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088134                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17704.895497                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364644                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094621                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540311                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90604                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90604                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37751                       # number of Writeback hits
system.l20.Writeback_hits::total                37751                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90604                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90604                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90604                       # number of overall hits
system.l20.overall_hits::total                  90604                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6064                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6074                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6064                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6074                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6064                       # number of overall misses
system.l20.overall_misses::total                 6074                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2947291                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1774569487                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1777516778                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2947291                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1774569487                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1777516778                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2947291                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1774569487                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1777516778                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96668                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37751                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37751                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96668                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96678                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96668                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96678                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062730                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062827                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062730                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062827                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062730                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062827                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 292640.086906                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 292643.526177                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 292640.086906                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 292643.526177                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 294729.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 292640.086906                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 292643.526177                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4381                       # number of writebacks
system.l20.writebacks::total                     4381                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6064                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6074                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6064                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6074                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6064                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6074                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1387198642                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1389507312                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1387198642                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1389507312                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2308670                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1387198642                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1389507312                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062730                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062827                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062730                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062827                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062730                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062827                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 228759.670515                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 228763.139941                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 228759.670515                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 228763.139941                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       230867                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 228759.670515                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 228763.139941                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12442                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          915548                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45210                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.251006                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6715.827454                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.004066                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5166.759605                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.305017                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20800.103858                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.204951                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.157677                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002237                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.634769                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61225                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61225                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24156                       # number of Writeback hits
system.l21.Writeback_hits::total                24156                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61225                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61225                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61225                       # number of overall hits
system.l21.overall_hits::total                  61225                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12442                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12429                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12442                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12429                       # number of overall misses
system.l21.overall_misses::total                12442                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3697299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4129462073                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4133159372                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3697299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4129462073                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4133159372                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3697299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4129462073                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4133159372                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73654                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73667                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24156                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24156                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73654                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73667                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73654                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73667                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168748                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168895                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168748                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168895                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168748                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168895                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 332244.112398                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 332194.130526                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 332244.112398                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 332194.130526                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 284407.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 332244.112398                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 332194.130526                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3998                       # number of writebacks
system.l21.writebacks::total                     3998                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12442                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12429                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12442                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12429                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12442                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3334616154                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3337480881                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3334616154                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3337480881                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2864727                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3334616154                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3337480881                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168748                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168895                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168748                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168895                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168748                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168895                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 268293.197683                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 268243.118550                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 268293.197683                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 268243.118550                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 220363.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 268293.197683                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 268243.118550                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1911                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          470217                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34679                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.559128                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7075.083687                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996663                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   972.229711                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.040825                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24599.649114                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.215914                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029670                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003267                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750722                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37962                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37962                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11492                       # number of Writeback hits
system.l22.Writeback_hits::total                11492                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37962                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37962                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37962                       # number of overall hits
system.l22.overall_hits::total                  37962                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1897                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1911                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1897                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1911                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1897                       # number of overall misses
system.l22.overall_misses::total                 1911                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    558822436                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      563012322                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    558822436                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       563012322                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    558822436                       # number of overall miss cycles
system.l22.overall_miss_latency::total      563012322                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39859                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39873                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11492                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11492                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39859                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39873                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39859                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39873                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047593                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.047927                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047593                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.047927                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047593                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.047927                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294582.201371                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 294616.599686                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294582.201371                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 294616.599686                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294582.201371                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 294616.599686                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1801                       # number of writebacks
system.l22.writebacks::total                     1801                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1897                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1911                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1897                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1911                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1897                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1911                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    437624349                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    440919757                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    437624349                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    440919757                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    437624349                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    440919757                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047593                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.047927                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047593                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.047927                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047593                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.047927                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230692.856616                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 230727.240712                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230692.856616                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 230727.240712                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230692.856616                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 230727.240712                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3236                       # number of replacements
system.l23.tagsinuse                     32767.976228                       # Cycle average of tags in use
system.l23.total_refs                          743876                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36004                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.660927                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13034.761281                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.995873                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1615.272303                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.583028                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18098.363742                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397789                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000427                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.049294                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.552318                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47869                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47869                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           27316                       # number of Writeback hits
system.l23.Writeback_hits::total                27316                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47869                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47869                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47869                       # number of overall hits
system.l23.overall_hits::total                  47869                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3217                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3231                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3222                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3236                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3222                       # number of overall misses
system.l23.overall_misses::total                 3236                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4493978                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1045352819                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1049846797                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1754776                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1754776                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4493978                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1047107595                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1051601573                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4493978                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1047107595                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1051601573                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51086                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51100                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        27316                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            27316                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51091                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51105                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51091                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51105                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062972                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.063229                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.063064                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.063321                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.063064                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.063321                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324946.477774                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324929.370783                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 350955.200000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 350955.200000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324986.838920                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324969.583745                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320998.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324986.838920                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324969.583745                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2632                       # number of writebacks
system.l23.writebacks::total                     2632                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3217                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3231                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3222                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3236                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3222                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3236                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    839737560                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    843337883                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1434095                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1434095                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    841171655                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    844771978                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3600323                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    841171655                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    844771978                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062972                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.063229                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.063064                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.063321                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.063064                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.063321                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 261031.258937                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 261014.510368                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       286819                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       286819                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 261071.277157                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 261054.381335                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 257165.928571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 261071.277157                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 261054.381335                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812686                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111982                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.603636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812686                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104321                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104321                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104321                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3135291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3135291                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3135291                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3135291                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3135291                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3135291                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104331                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 313529.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 313529.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 313529.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 313529.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3030291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3030291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3030291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3030291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 303029.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 303029.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96668                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227423                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96924                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.962558                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500229                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499771                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916017                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083983                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10962855                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10962855                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672290                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672290                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672290                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399885                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399885                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399975                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399975                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399975                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399975                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36083740716                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36083740716                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19074077                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19074077                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36102814793                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36102814793                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36102814793                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36102814793                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362740                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035193                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035193                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020972                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020972                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020972                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020972                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90235.294437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90235.294437                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 211934.188889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 211934.188889                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90262.678400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90262.678400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90262.678400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90262.678400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37751                       # number of writebacks
system.cpu0.dcache.writebacks::total            37751                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303217                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303217                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303307                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303307                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303307                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303307                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96668                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96668                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96668                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7881057322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7881057322                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7881057322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7881057322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7881057322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7881057322                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81527.054682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81527.054682                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81527.054682                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81527.054682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81527.054682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81527.054682                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996198                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017106121                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050617.179435                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996198                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12025366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12025366                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12025366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12025366                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12025366                       # number of overall hits
system.cpu1.icache.overall_hits::total       12025366                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4664318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4664318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4664318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4664318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4664318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4664318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12025383                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12025383                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12025383                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12025383                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12025383                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12025383                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 274371.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 274371.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 274371.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 274371.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3805199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3805199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3805199                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3805199                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 292707.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 292707.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73654                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180487403                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73910                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2441.988946                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.736972                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.263028                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901316                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098684                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9670400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9670400                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7045234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7045234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21551                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21551                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16715634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16715634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16715634                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16715634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178081                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178081                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178081                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178081                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178081                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22507758514                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22507758514                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22507758514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22507758514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22507758514                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22507758514                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9848481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9848481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7045234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7045234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16893715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16893715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16893715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16893715                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018082                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010541                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010541                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010541                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010541                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126390.566731                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126390.566731                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 126390.566731                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126390.566731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 126390.566731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126390.566731                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24156                       # number of writebacks
system.cpu1.dcache.writebacks::total            24156                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104427                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104427                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104427                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73654                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73654                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73654                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8234943144                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8234943144                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8234943144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8234943144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8234943144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8234943144                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111805.783040                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111805.783040                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111805.783040                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111805.783040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111805.783040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111805.783040                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996655                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015202057                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192661.030238                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996655                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12242183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12242183                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12242183                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12242183                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12242183                       # number of overall hits
system.cpu2.icache.overall_hits::total       12242183                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12242200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12242200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12242200                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12242200                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12242200                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12242200                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39859                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168897794                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40115                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4210.340122                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.868970                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.131030                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905738                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094262                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9539158                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9539158                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7224260                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7224260                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17306                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17306                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17306                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17306                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16763418                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16763418                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16763418                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16763418                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120548                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120548                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120548                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120548                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120548                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120548                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12029107590                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12029107590                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12029107590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12029107590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12029107590                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12029107590                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9659706                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9659706                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7224260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7224260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17306                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17306                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16883966                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16883966                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16883966                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16883966                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012479                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012479                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99786.869878                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99786.869878                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99786.869878                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99786.869878                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99786.869878                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99786.869878                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11492                       # number of writebacks
system.cpu2.dcache.writebacks::total            11492                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80689                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80689                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80689                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39859                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39859                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39859                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39859                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39859                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3047556650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3047556650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3047556650                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3047556650                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3047556650                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3047556650                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76458.432224                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76458.432224                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76458.432224                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76458.432224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76458.432224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76458.432224                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995865                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015786806                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043836.631791                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995865                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12563385                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12563385                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12563385                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12563385                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12563385                       # number of overall hits
system.cpu3.icache.overall_hits::total       12563385                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5356251                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5356251                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5356251                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5356251                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5356251                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5356251                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12563402                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12563402                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12563402                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12563402                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12563402                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12563402                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 315073.588235                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 315073.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 315073.588235                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 315073.588235                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4610178                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4610178                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4610178                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4610178                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 329298.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 329298.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51091                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172432612                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51347                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3358.182795                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207148                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792852                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910965                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089035                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8915428                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8915428                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7014571                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7014571                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17178                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17178                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16274                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15929999                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15929999                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15929999                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15929999                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148700                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148700                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3618                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3618                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152318                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152318                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152318                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152318                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14224820732                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14224820732                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    905045128                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    905045128                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15129865860                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15129865860                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15129865860                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15129865860                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9064128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9064128                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7018189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7018189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16082317                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16082317                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16082317                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16082317                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016405                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016405                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000516                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000516                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009471                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009471                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009471                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009471                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95661.201964                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95661.201964                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 250150.671089                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 250150.671089                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99330.780735                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99330.780735                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99330.780735                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99330.780735                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2515313                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 251531.300000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        27316                       # number of writebacks
system.cpu3.dcache.writebacks::total            27316                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97614                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3613                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3613                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101227                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101227                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51086                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51086                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51091                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51091                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51091                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51091                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4202137728                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4202137728                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1796276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1796276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4203934004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4203934004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4203934004                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4203934004                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82256.150961                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82256.150961                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 359255.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 359255.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82283.259361                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82283.259361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82283.259361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82283.259361                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
