INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/ModMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModMul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
