Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/35-openroad-resizertimingpostgrt/netlist_2.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_2
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2729
Number of terminals:      108
Number of snets:          2
Number of nets:           1304

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 310.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 62208.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 10283.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 662.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 680.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1157 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 304 unique inst patterns.
[INFO DRT-0084]   Complete 908 groups.
#scanned instances     = 2729
#unique  instances     = 310
#stdCellGenAp          = 9580
#stdCellValidPlanarAp  = 292
#stdCellValidViaAp     = 6897
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4467
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:04, memory = 123.84 (MB), peak = 123.84 (MB)

Number of guides:     10619

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3715.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3121.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1592.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 75.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5310 vertical wires in 1 frboxes and 3196 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 224 vertical wires in 1 frboxes and 818 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.67 (MB), peak = 144.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.88 (MB), peak = 144.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 178.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 190.19 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 220.55 (MB).
    Completing 40% with 112 violations.
    elapsed time = 00:00:00, memory = 251.34 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:00, memory = 269.44 (MB).
    Completing 60% with 207 violations.
    elapsed time = 00:00:00, memory = 268.28 (MB).
    Completing 70% with 207 violations.
    elapsed time = 00:00:01, memory = 299.80 (MB).
    Completing 80% with 207 violations.
    elapsed time = 00:00:02, memory = 302.36 (MB).
    Completing 90% with 379 violations.
    elapsed time = 00:00:02, memory = 323.64 (MB).
    Completing 100% with 452 violations.
    elapsed time = 00:00:02, memory = 323.50 (MB).
[INFO DRT-0199]   Number of violations = 774.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        8      0    119     22      1
Min Hole             0      0      5      1      0
NS Metal             1      0      0      0      0
Recheck              0      0    227     93      2
Short                0      0    274     20      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 282.73 (MB), peak = 564.39 (MB)
Total wire length = 36663 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19517 um.
Total wire length on LAYER met2 = 16493 um.
Total wire length on LAYER met3 = 574 um.
Total wire length on LAYER met4 = 77 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9713.
Up-via summary (total 9713):.

-----------------------
 FR_MASTERSLICE       0
            li1    4521
           met1    5103
           met2      83
           met3       6
           met4       0
-----------------------
                   9713


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 774 violations.
    elapsed time = 00:00:00, memory = 302.16 (MB).
    Completing 20% with 774 violations.
    elapsed time = 00:00:00, memory = 303.17 (MB).
    Completing 30% with 774 violations.
    elapsed time = 00:00:00, memory = 303.39 (MB).
    Completing 40% with 563 violations.
    elapsed time = 00:00:00, memory = 302.94 (MB).
    Completing 50% with 563 violations.
    elapsed time = 00:00:00, memory = 306.62 (MB).
    Completing 60% with 425 violations.
    elapsed time = 00:00:01, memory = 305.98 (MB).
    Completing 70% with 425 violations.
    elapsed time = 00:00:01, memory = 316.89 (MB).
    Completing 80% with 425 violations.
    elapsed time = 00:00:01, memory = 317.98 (MB).
    Completing 90% with 245 violations.
    elapsed time = 00:00:01, memory = 317.50 (MB).
    Completing 100% with 137 violations.
    elapsed time = 00:00:02, memory = 317.50 (MB).
[INFO DRT-0199]   Number of violations = 150.
Viol/Layer        met1   met2
Metal Spacing       45      5
Recheck             13      0
Short               82      5
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 320.83 (MB), peak = 564.39 (MB)
Total wire length = 36261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19354 um.
Total wire length on LAYER met2 = 16236 um.
Total wire length on LAYER met3 = 591 um.
Total wire length on LAYER met4 = 78 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9665.
Up-via summary (total 9665):.

-----------------------
 FR_MASTERSLICE       0
            li1    4517
           met1    5053
           met2      89
           met3       6
           met4       0
-----------------------
                   9665


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 150 violations.
    elapsed time = 00:00:00, memory = 320.83 (MB).
    Completing 20% with 150 violations.
    elapsed time = 00:00:00, memory = 320.83 (MB).
    Completing 30% with 150 violations.
    elapsed time = 00:00:00, memory = 321.14 (MB).
    Completing 40% with 148 violations.
    elapsed time = 00:00:00, memory = 321.14 (MB).
    Completing 50% with 148 violations.
    elapsed time = 00:00:00, memory = 328.19 (MB).
    Completing 60% with 153 violations.
    elapsed time = 00:00:01, memory = 328.19 (MB).
    Completing 70% with 153 violations.
    elapsed time = 00:00:01, memory = 328.34 (MB).
    Completing 80% with 153 violations.
    elapsed time = 00:00:01, memory = 328.34 (MB).
    Completing 90% with 132 violations.
    elapsed time = 00:00:01, memory = 328.38 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:00:02, memory = 328.38 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2
Metal Spacing       20     12
Short               65      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 334.72 (MB), peak = 571.45 (MB)
Total wire length = 36214 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19377 um.
Total wire length on LAYER met2 = 16180 um.
Total wire length on LAYER met3 = 580 um.
Total wire length on LAYER met4 = 75 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9617.
Up-via summary (total 9617):.

-----------------------
 FR_MASTERSLICE       0
            li1    4517
           met1    5007
           met2      87
           met3       6
           met4       0
-----------------------
                   9617


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 334.72 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 334.72 (MB).
    Completing 30% with 97 violations.
    elapsed time = 00:00:00, memory = 345.84 (MB).
    Completing 40% with 78 violations.
    elapsed time = 00:00:00, memory = 345.84 (MB).
    Completing 50% with 78 violations.
    elapsed time = 00:00:00, memory = 345.84 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:00, memory = 346.09 (MB).
    Completing 70% with 65 violations.
    elapsed time = 00:00:00, memory = 346.14 (MB).
    Completing 80% with 65 violations.
    elapsed time = 00:00:00, memory = 349.83 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 349.36 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 349.38 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 349.38 (MB), peak = 585.70 (MB)
Total wire length = 36172 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19093 um.
Total wire length on LAYER met2 = 16223 um.
Total wire length on LAYER met3 = 780 um.
Total wire length on LAYER met4 = 75 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9675.
Up-via summary (total 9675):.

-----------------------
 FR_MASTERSLICE       0
            li1    4517
           met1    5037
           met2     115
           met3       6
           met4       0
-----------------------
                   9675


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 349.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 349.38 (MB), peak = 586.08 (MB)
Total wire length = 36171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19068 um.
Total wire length on LAYER met2 = 16224 um.
Total wire length on LAYER met3 = 803 um.
Total wire length on LAYER met4 = 75 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9675.
Up-via summary (total 9675):.

-----------------------
 FR_MASTERSLICE       0
            li1    4517
           met1    5033
           met2     119
           met3       6
           met4       0
-----------------------
                   9675


[INFO DRT-0198] Complete detail routing.
Total wire length = 36171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19068 um.
Total wire length on LAYER met2 = 16224 um.
Total wire length on LAYER met3 = 803 um.
Total wire length on LAYER met4 = 75 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9675.
Up-via summary (total 9675):.

-----------------------
 FR_MASTERSLICE       0
            li1    4517
           met1    5033
           met2     119
           met3       6
           met4       0
-----------------------
                   9675


[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:09, memory = 349.38 (MB), peak = 586.08 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/37-openroad-detailedrouting/netlist_2.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/37-openroad-detailedrouting/netlist_2.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/37-openroad-detailedrouting/netlist_2.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/37-openroad-detailedrouting/netlist_2.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_anb_min/src/netlist_2/runs/physical_design/37-openroad-detailedrouting/netlist_2.sdc'…
