Index,MC,Sensor,Type,Step,Parameter,SubCh,Partition,FieldName,Register,Field,Name
0,M0,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1,M0,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2,M0,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3,M0,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4,M0,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
5,M0,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
6,M0,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
7,M0,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
8,M0,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
9,M0,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
10,M0,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
11,M0,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
12,M0,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
13,M0,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
14,M0,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
15,M0,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
16,M0,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
17,M0,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
18,M0,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
19,M0,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
20,M0,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
21,M0,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
22,M0,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
23,M0,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
24,M0,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
25,M0,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
26,M0,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
27,M0,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
28,M0,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
29,M0,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
30,M0,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
31,M0,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
32,M0,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
33,M0,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
34,M0,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
35,M0,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
36,M0,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
37,M0,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
38,M0,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
39,M0,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
40,M0,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
41,M0,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
42,M0,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
43,M0,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
44,M0,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
45,M0,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
46,M0,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
47,M0,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
48,M0,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
49,M0,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
50,M0,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
51,M0,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
52,M0,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
53,M0,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
54,M0,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
55,M0,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
56,M0,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
57,M0,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
58,M0,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
59,M0,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
60,M0,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
61,M0,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
62,M0,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
63,M0,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
64,M0,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
65,M0,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
66,M0,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
67,M0,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
68,M0,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
69,M0,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
70,M0,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
71,M0,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
72,M0,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
73,M0,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
74,M0,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
75,M0,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
76,M0,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
77,M0,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
78,M0,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
79,M0,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
80,M0,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
81,M0,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
82,M0,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
83,M0,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
84,M0,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
85,M0,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
86,M0,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
87,M0,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
88,M0,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
89,M0,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
90,M0,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
91,M0,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
92,M0,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
93,M0,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
94,M0,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
95,M0,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
96,M0,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
97,M0,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
98,M0,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
99,M0,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
100,M0,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
101,M0,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
102,M0,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
103,M0,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
104,M0,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
105,M0,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
106,M0,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
107,M0,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
108,M0,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
109,M0,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
110,M0,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
111,M0,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
112,M0,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
113,M0,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
114,M0,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
115,M0,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
116,M0,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
117,M0,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
118,M0,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
119,M0,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
120,M0,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
121,M0,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
122,M0,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
123,M0,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
124,M0,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
125,M0,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
126,M0,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
127,M0,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
128,M0,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
129,M0,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
130,M0,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
131,M0,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
132,M0,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
133,M0,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
134,M0,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
135,M0,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
136,M0,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
137,M0,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
138,M0,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
139,M0,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
140,M0,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
141,M0,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
142,M0,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
143,M0,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
144,M0,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
145,M0,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
146,M0,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
147,M0,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
148,M0,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
149,M0,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
150,M0,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
151,M0,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
152,M0,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
153,M0,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
154,M0,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
155,M0,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
156,M0,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
157,M0,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M0_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
158,M0,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M0_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
159,M0,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
160,M0,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
161,M0,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
162,M0,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
163,M0,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
164,M0,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
165,M0,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
166,M0,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
167,M0,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
168,M0,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
169,M0,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
170,M0,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
171,M0,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
172,M0,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
173,M0,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
174,M0,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
175,M0,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
176,M0,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
177,M0,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
178,M0,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
179,M0,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
180,M0,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
181,M0,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
182,M0,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
183,M0,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
184,M0,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
185,M0,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
186,M0,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
187,M0,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
188,M0,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
189,M0,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
190,M0,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
191,M0,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
192,M0,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
193,M0,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
194,M0,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
195,M0,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
196,M0,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
197,M0,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
198,M0,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
199,M0,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
200,M0,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
201,M0,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
202,M0,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
203,M0,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
204,M0,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
205,M0,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
206,M0,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
207,M0,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
208,M0,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
209,M0,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
210,M0,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
211,M0,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
212,M0,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
213,M0,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
214,M0,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
215,M0,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
216,M0,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
217,M0,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
218,M0,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
219,M0,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
220,M0,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
221,M0,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
222,M0,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
223,M0,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
224,M0,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
225,M0,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
226,M0,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
227,M0,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
228,M0,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
229,M0,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
230,M0,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
231,M0,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
232,M0,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
233,M0,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
234,M0,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
235,M0,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
236,M0,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
237,M0,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
238,M0,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
239,M0,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M0_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
240,M0,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
241,M0,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
242,M0,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
243,M0,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
244,M0,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
245,M0,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
246,M0,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
247,M0,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
248,M0,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
249,M0,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
250,M0,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
251,M0,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
252,M0,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
253,M0,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
254,M0,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
255,M0,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
256,M0,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
257,M0,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
258,M0,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
259,M0,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
260,M0,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
261,M0,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
262,M0,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
263,M0,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
264,M0,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
265,M0,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
266,M0,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
267,M0,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
268,M0,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
269,M0,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
270,M0,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
271,M0,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
272,M0,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
273,M0,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
274,M0,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
275,M0,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
276,M0,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
277,M0,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
278,M0,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
279,M0,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
280,M0,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
281,M0,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
282,M0,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
283,M0,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
284,M0,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
285,M0,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
286,M0,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
287,M0,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
288,M0,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
289,M0,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
290,M0,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
291,M0,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
292,M0,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
293,M0,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
294,M0,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
295,M0,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
296,M0,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
297,M0,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
298,M0,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
299,M0,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
300,M0,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
301,M0,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
302,M0,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
303,M0,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
304,M0,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
305,M0,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
306,M0,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
307,M0,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
308,M0,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
309,M0,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
310,M0,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
311,M0,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
312,M0,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
313,M0,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
314,M0,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
315,M0,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
316,M0,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
317,M0,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
318,M0,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
319,M0,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
320,M0,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
321,M0,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
322,M0,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
323,M0,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
324,M0,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
325,M0,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
326,M0,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
327,M0,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
328,M0,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
329,M0,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
330,M0,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
331,M0,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
332,M0,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
333,M0,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
334,M0,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
335,M0,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
336,M0,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
337,M0,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
338,M0,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
339,M0,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
340,M0,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
341,M0,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
342,M0,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
343,M0,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
344,M0,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
345,M0,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
346,M0,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
347,M0,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
348,M0,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
349,M0,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
350,M0,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
351,M0,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
352,M0,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
353,M0,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
354,M0,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
355,M0,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
356,M0,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
357,M0,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
358,M0,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
359,M0,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
360,M0,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
361,M0,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
362,M0,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
363,M0,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
364,M0,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
365,M0,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
366,M0,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
367,M0,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
368,M0,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
369,M0,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
370,M0,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
371,M0,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
372,M0,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
373,M0,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
374,M0,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
375,M0,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
376,M0,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
377,M0,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
378,M0,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
379,M0,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
380,M0,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
381,M0,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
382,M0,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
383,M0,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
384,M0,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
385,M0,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
386,M0,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
387,M0,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
388,M0,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
389,M0,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
390,M0,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
391,M0,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
392,M0,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
393,M0,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
394,M0,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
395,M0,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
396,M0,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
397,M0,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
398,M0,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
399,M0,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
400,M0,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
401,M0,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
402,M0,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
403,M0,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
404,M0,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
405,M0,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
406,M0,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
407,M0,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
408,M0,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
409,M0,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
410,M0,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
411,M0,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
412,M0,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
413,M0,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
414,M0,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
415,M0,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
416,M0,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
417,M0,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
418,M0,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
419,M0,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
420,M0,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
421,M0,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
422,M0,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
423,M0,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
424,M0,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
425,M0,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
426,M0,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
427,M0,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
428,M0,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
429,M0,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
430,M0,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
431,M0,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
432,M0,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
433,M0,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
434,M0,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
435,M0,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
436,M0,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
437,M0,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
438,M0,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
439,M0,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
440,M0,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
441,M0,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
442,M0,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
443,M0,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
444,M0,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
445,M0,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
446,M0,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
447,M0,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
448,M0,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
449,M0,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
450,M0,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
451,M0,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
452,M0,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
453,M0,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
454,M0,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
455,M0,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
456,M0,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
457,M0,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
458,M0,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
459,M0,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
460,M0,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
461,M0,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
462,M0,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
463,M0,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
464,M0,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
465,M0,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
466,M0,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
467,M0,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
468,M0,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
469,M0,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
470,M0,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
471,M0,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
472,M0,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
473,M0,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
474,M0,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
475,M0,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
476,M0,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
477,M0,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
478,M0,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
479,M0,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
480,M0,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
481,M0,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
482,M0,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
483,M0,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
484,M0,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
485,M0,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
486,M0,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
487,M0,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
488,M0,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
489,M0,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
490,M0,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
491,M0,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
492,M0,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
493,M0,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
494,M0,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
495,M0,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
496,M0,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
497,M0,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
498,M0,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
499,M0,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
500,M0,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
501,M0,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
502,M0,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
503,M0,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
504,M0,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
505,M0,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
506,M0,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
507,M0,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
508,M0,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
509,M0,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
510,M0,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
511,M0,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
512,M0,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
513,M0,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
514,M0,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
515,M0,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
516,M0,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
517,M0,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
518,M0,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
519,M0,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
520,M0,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
521,M0,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
522,M0,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
523,M0,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
524,M0,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
525,M0,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
526,M0,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
527,M0,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
528,M0,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
529,M0,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
530,M0,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
531,M0,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
532,M0,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
533,M0,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
534,M0,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
535,M0,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
536,M0,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
537,M0,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
538,M0,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
539,M0,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
540,M0,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
541,M0,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
542,M0,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
543,M0,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
544,M0,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
545,M0,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
546,M0,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
547,M0,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
548,M0,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
549,M0,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
550,M0,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
551,M0,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
552,M0,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
553,M0,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
554,M0,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
555,M0,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
556,M0,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
557,M0,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
558,M0,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
559,M0,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
560,M1,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
561,M1,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
562,M1,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
563,M1,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
564,M1,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
565,M1,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
566,M1,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
567,M1,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
568,M1,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
569,M1,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
570,M1,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
571,M1,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
572,M1,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
573,M1,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
574,M1,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
575,M1,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
576,M1,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
577,M1,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
578,M1,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
579,M1,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
580,M1,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
581,M1,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
582,M1,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
583,M1,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
584,M1,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
585,M1,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
586,M1,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
587,M1,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
588,M1,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
589,M1,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
590,M1,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
591,M1,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
592,M1,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
593,M1,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
594,M1,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
595,M1,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
596,M1,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
597,M1,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
598,M1,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
599,M1,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
600,M1,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
601,M1,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
602,M1,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
603,M1,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
604,M1,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
605,M1,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
606,M1,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
607,M1,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
608,M1,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
609,M1,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
610,M1,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
611,M1,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
612,M1,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
613,M1,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
614,M1,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
615,M1,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
616,M1,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
617,M1,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
618,M1,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
619,M1,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
620,M1,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
621,M1,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
622,M1,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
623,M1,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
624,M1,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
625,M1,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
626,M1,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
627,M1,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
628,M1,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
629,M1,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
630,M1,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
631,M1,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
632,M1,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
633,M1,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
634,M1,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
635,M1,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
636,M1,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
637,M1,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
638,M1,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
639,M1,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
640,M1,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
641,M1,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
642,M1,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
643,M1,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
644,M1,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
645,M1,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
646,M1,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
647,M1,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
648,M1,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
649,M1,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
650,M1,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
651,M1,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
652,M1,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
653,M1,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
654,M1,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
655,M1,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
656,M1,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
657,M1,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
658,M1,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
659,M1,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
660,M1,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
661,M1,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
662,M1,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
663,M1,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
664,M1,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
665,M1,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
666,M1,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
667,M1,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
668,M1,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
669,M1,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
670,M1,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
671,M1,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
672,M1,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
673,M1,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
674,M1,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
675,M1,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
676,M1,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
677,M1,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
678,M1,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
679,M1,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
680,M1,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
681,M1,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
682,M1,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
683,M1,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
684,M1,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
685,M1,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
686,M1,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
687,M1,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
688,M1,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
689,M1,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
690,M1,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
691,M1,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
692,M1,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
693,M1,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
694,M1,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
695,M1,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
696,M1,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
697,M1,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
698,M1,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
699,M1,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
700,M1,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
701,M1,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
702,M1,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
703,M1,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
704,M1,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
705,M1,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
706,M1,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
707,M1,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
708,M1,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
709,M1,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
710,M1,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
711,M1,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
712,M1,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
713,M1,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
714,M1,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
715,M1,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
716,M1,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
717,M1,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M1_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
718,M1,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M1_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
719,M1,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
720,M1,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
721,M1,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
722,M1,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
723,M1,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
724,M1,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
725,M1,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
726,M1,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
727,M1,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
728,M1,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
729,M1,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
730,M1,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
731,M1,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
732,M1,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
733,M1,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
734,M1,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
735,M1,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
736,M1,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
737,M1,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
738,M1,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
739,M1,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
740,M1,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
741,M1,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
742,M1,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
743,M1,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
744,M1,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
745,M1,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
746,M1,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
747,M1,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
748,M1,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
749,M1,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
750,M1,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
751,M1,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
752,M1,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
753,M1,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
754,M1,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
755,M1,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
756,M1,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
757,M1,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
758,M1,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
759,M1,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
760,M1,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
761,M1,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
762,M1,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
763,M1,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
764,M1,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
765,M1,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
766,M1,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
767,M1,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
768,M1,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
769,M1,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
770,M1,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
771,M1,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
772,M1,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
773,M1,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
774,M1,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
775,M1,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
776,M1,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
777,M1,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
778,M1,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
779,M1,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
780,M1,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
781,M1,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
782,M1,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
783,M1,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
784,M1,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
785,M1,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
786,M1,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
787,M1,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
788,M1,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
789,M1,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
790,M1,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
791,M1,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
792,M1,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
793,M1,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
794,M1,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
795,M1,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
796,M1,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
797,M1,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
798,M1,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
799,M1,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M1_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
800,M1,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
801,M1,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
802,M1,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
803,M1,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
804,M1,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
805,M1,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
806,M1,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
807,M1,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
808,M1,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
809,M1,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
810,M1,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
811,M1,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
812,M1,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
813,M1,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
814,M1,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
815,M1,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
816,M1,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
817,M1,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
818,M1,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
819,M1,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
820,M1,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
821,M1,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
822,M1,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
823,M1,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
824,M1,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
825,M1,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
826,M1,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
827,M1,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
828,M1,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
829,M1,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
830,M1,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
831,M1,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
832,M1,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
833,M1,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
834,M1,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
835,M1,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
836,M1,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
837,M1,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
838,M1,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
839,M1,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
840,M1,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
841,M1,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
842,M1,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
843,M1,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
844,M1,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
845,M1,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
846,M1,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
847,M1,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
848,M1,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
849,M1,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
850,M1,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
851,M1,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
852,M1,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
853,M1,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
854,M1,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
855,M1,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
856,M1,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
857,M1,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
858,M1,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
859,M1,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
860,M1,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
861,M1,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
862,M1,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
863,M1,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
864,M1,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
865,M1,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
866,M1,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
867,M1,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
868,M1,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
869,M1,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
870,M1,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
871,M1,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
872,M1,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
873,M1,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
874,M1,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
875,M1,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
876,M1,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
877,M1,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
878,M1,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
879,M1,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
880,M1,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
881,M1,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
882,M1,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
883,M1,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
884,M1,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
885,M1,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
886,M1,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
887,M1,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
888,M1,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
889,M1,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
890,M1,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
891,M1,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
892,M1,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
893,M1,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
894,M1,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
895,M1,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
896,M1,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
897,M1,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
898,M1,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
899,M1,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
900,M1,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
901,M1,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
902,M1,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
903,M1,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
904,M1,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
905,M1,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
906,M1,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
907,M1,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
908,M1,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
909,M1,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
910,M1,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
911,M1,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
912,M1,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
913,M1,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
914,M1,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
915,M1,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
916,M1,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
917,M1,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
918,M1,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
919,M1,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
920,M1,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
921,M1,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
922,M1,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
923,M1,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
924,M1,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
925,M1,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
926,M1,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
927,M1,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
928,M1,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
929,M1,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
930,M1,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
931,M1,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
932,M1,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
933,M1,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
934,M1,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
935,M1,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
936,M1,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
937,M1,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
938,M1,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
939,M1,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
940,M1,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
941,M1,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
942,M1,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
943,M1,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
944,M1,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
945,M1,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
946,M1,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
947,M1,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
948,M1,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
949,M1,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
950,M1,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
951,M1,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
952,M1,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
953,M1,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
954,M1,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
955,M1,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
956,M1,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
957,M1,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
958,M1,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
959,M1,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
960,M1,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
961,M1,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
962,M1,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
963,M1,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
964,M1,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
965,M1,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
966,M1,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
967,M1,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
968,M1,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
969,M1,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
970,M1,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
971,M1,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
972,M1,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
973,M1,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
974,M1,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
975,M1,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
976,M1,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
977,M1,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
978,M1,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
979,M1,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
980,M1,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
981,M1,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
982,M1,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
983,M1,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
984,M1,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
985,M1,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
986,M1,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
987,M1,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
988,M1,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
989,M1,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
990,M1,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
991,M1,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
992,M1,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
993,M1,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
994,M1,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
995,M1,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
996,M1,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
997,M1,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
998,M1,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
999,M1,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1000,M1,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1001,M1,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1002,M1,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1003,M1,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1004,M1,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1005,M1,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1006,M1,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1007,M1,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1008,M1,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1009,M1,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1010,M1,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1011,M1,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1012,M1,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1013,M1,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1014,M1,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1015,M1,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1016,M1,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1017,M1,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1018,M1,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1019,M1,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1020,M1,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1021,M1,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1022,M1,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1023,M1,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1024,M1,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1025,M1,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1026,M1,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1027,M1,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1028,M1,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1029,M1,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1030,M1,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1031,M1,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1032,M1,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1033,M1,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1034,M1,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1035,M1,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1036,M1,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1037,M1,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1038,M1,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1039,M1,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1040,M1,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1041,M1,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1042,M1,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1043,M1,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1044,M1,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1045,M1,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1046,M1,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1047,M1,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1048,M1,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1049,M1,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1050,M1,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1051,M1,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1052,M1,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1053,M1,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1054,M1,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1055,M1,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1056,M1,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1057,M1,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1058,M1,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1059,M1,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1060,M1,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1061,M1,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1062,M1,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1063,M1,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1064,M1,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1065,M1,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1066,M1,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1067,M1,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1068,M1,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1069,M1,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1070,M1,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1071,M1,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1072,M1,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1073,M1,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1074,M1,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1075,M1,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1076,M1,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1077,M1,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1078,M1,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1079,M1,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1080,M1,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1081,M1,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1082,M1,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1083,M1,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1084,M1,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1085,M1,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1086,M1,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1087,M1,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1088,M1,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1089,M1,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1090,M1,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1091,M1,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1092,M1,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1093,M1,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1094,M1,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1095,M1,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1096,M1,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1097,M1,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1098,M1,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1099,M1,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1100,M1,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1101,M1,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1102,M1,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1103,M1,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1104,M1,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1105,M1,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1106,M1,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1107,M1,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1108,M1,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1109,M1,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1110,M1,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1111,M1,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1112,M1,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1113,M1,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1114,M1,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1115,M1,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1116,M1,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1117,M1,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1118,M1,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1119,M1,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1120,M2,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1121,M2,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1122,M2,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1123,M2,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1124,M2,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1125,M2,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1126,M2,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1127,M2,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1128,M2,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1129,M2,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1130,M2,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1131,M2,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1132,M2,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1133,M2,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1134,M2,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1135,M2,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1136,M2,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1137,M2,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1138,M2,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1139,M2,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1140,M2,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1141,M2,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1142,M2,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1143,M2,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1144,M2,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1145,M2,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1146,M2,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1147,M2,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1148,M2,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1149,M2,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1150,M2,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1151,M2,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1152,M2,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1153,M2,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1154,M2,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1155,M2,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1156,M2,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1157,M2,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1158,M2,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1159,M2,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1160,M2,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1161,M2,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1162,M2,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1163,M2,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1164,M2,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1165,M2,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1166,M2,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1167,M2,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1168,M2,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1169,M2,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1170,M2,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1171,M2,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1172,M2,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1173,M2,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1174,M2,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1175,M2,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1176,M2,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1177,M2,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1178,M2,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1179,M2,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1180,M2,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1181,M2,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1182,M2,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1183,M2,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1184,M2,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1185,M2,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1186,M2,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1187,M2,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1188,M2,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1189,M2,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1190,M2,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1191,M2,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1192,M2,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1193,M2,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1194,M2,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1195,M2,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1196,M2,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1197,M2,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1198,M2,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1199,M2,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1200,M2,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1201,M2,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1202,M2,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1203,M2,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1204,M2,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1205,M2,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1206,M2,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1207,M2,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1208,M2,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1209,M2,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1210,M2,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1211,M2,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1212,M2,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1213,M2,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1214,M2,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1215,M2,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1216,M2,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1217,M2,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1218,M2,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1219,M2,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1220,M2,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1221,M2,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1222,M2,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1223,M2,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1224,M2,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1225,M2,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1226,M2,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1227,M2,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1228,M2,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1229,M2,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1230,M2,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1231,M2,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1232,M2,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1233,M2,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1234,M2,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1235,M2,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1236,M2,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1237,M2,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1238,M2,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1239,M2,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1240,M2,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1241,M2,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1242,M2,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1243,M2,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1244,M2,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1245,M2,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1246,M2,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1247,M2,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1248,M2,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1249,M2,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1250,M2,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1251,M2,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1252,M2,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1253,M2,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1254,M2,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1255,M2,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1256,M2,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1257,M2,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1258,M2,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1259,M2,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1260,M2,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1261,M2,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1262,M2,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1263,M2,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1264,M2,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1265,M2,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1266,M2,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1267,M2,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1268,M2,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1269,M2,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1270,M2,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1271,M2,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1272,M2,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1273,M2,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1274,M2,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1275,M2,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1276,M2,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1277,M2,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M2_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1278,M2,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M2_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1279,M2,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1280,M2,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1281,M2,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1282,M2,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1283,M2,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1284,M2,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1285,M2,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1286,M2,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1287,M2,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1288,M2,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1289,M2,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1290,M2,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1291,M2,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1292,M2,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1293,M2,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1294,M2,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1295,M2,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1296,M2,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1297,M2,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1298,M2,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1299,M2,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1300,M2,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1301,M2,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1302,M2,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1303,M2,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1304,M2,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1305,M2,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1306,M2,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1307,M2,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1308,M2,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1309,M2,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1310,M2,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1311,M2,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1312,M2,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1313,M2,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1314,M2,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1315,M2,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1316,M2,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1317,M2,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1318,M2,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1319,M2,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1320,M2,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1321,M2,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1322,M2,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1323,M2,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1324,M2,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1325,M2,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1326,M2,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1327,M2,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1328,M2,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1329,M2,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1330,M2,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1331,M2,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1332,M2,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1333,M2,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1334,M2,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1335,M2,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1336,M2,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1337,M2,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1338,M2,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1339,M2,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1340,M2,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1341,M2,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1342,M2,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1343,M2,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1344,M2,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1345,M2,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1346,M2,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1347,M2,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1348,M2,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1349,M2,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1350,M2,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1351,M2,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1352,M2,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1353,M2,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1354,M2,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1355,M2,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1356,M2,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1357,M2,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1358,M2,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1359,M2,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M2_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1360,M2,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1361,M2,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1362,M2,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1363,M2,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1364,M2,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1365,M2,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1366,M2,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1367,M2,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1368,M2,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1369,M2,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1370,M2,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1371,M2,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1372,M2,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1373,M2,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1374,M2,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1375,M2,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1376,M2,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1377,M2,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1378,M2,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1379,M2,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1380,M2,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1381,M2,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1382,M2,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1383,M2,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1384,M2,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1385,M2,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1386,M2,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1387,M2,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1388,M2,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1389,M2,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1390,M2,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1391,M2,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1392,M2,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1393,M2,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1394,M2,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1395,M2,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1396,M2,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1397,M2,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1398,M2,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1399,M2,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1400,M2,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1401,M2,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1402,M2,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1403,M2,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1404,M2,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1405,M2,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1406,M2,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1407,M2,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1408,M2,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1409,M2,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1410,M2,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1411,M2,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1412,M2,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1413,M2,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1414,M2,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1415,M2,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1416,M2,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1417,M2,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1418,M2,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1419,M2,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1420,M2,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1421,M2,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1422,M2,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1423,M2,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1424,M2,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1425,M2,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1426,M2,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1427,M2,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1428,M2,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1429,M2,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1430,M2,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1431,M2,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1432,M2,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1433,M2,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1434,M2,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1435,M2,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1436,M2,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1437,M2,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1438,M2,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1439,M2,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1440,M2,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1441,M2,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1442,M2,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1443,M2,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1444,M2,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1445,M2,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1446,M2,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1447,M2,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1448,M2,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1449,M2,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1450,M2,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1451,M2,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1452,M2,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1453,M2,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1454,M2,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1455,M2,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1456,M2,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1457,M2,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1458,M2,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1459,M2,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1460,M2,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1461,M2,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1462,M2,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1463,M2,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1464,M2,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1465,M2,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1466,M2,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1467,M2,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1468,M2,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1469,M2,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1470,M2,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1471,M2,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1472,M2,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1473,M2,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1474,M2,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1475,M2,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1476,M2,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1477,M2,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1478,M2,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1479,M2,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1480,M2,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1481,M2,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1482,M2,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1483,M2,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1484,M2,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1485,M2,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1486,M2,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1487,M2,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1488,M2,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1489,M2,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1490,M2,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1491,M2,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1492,M2,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1493,M2,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1494,M2,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1495,M2,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1496,M2,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1497,M2,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1498,M2,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1499,M2,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1500,M2,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1501,M2,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1502,M2,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1503,M2,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1504,M2,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1505,M2,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1506,M2,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1507,M2,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1508,M2,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1509,M2,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1510,M2,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1511,M2,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1512,M2,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1513,M2,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1514,M2,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1515,M2,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1516,M2,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1517,M2,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1518,M2,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1519,M2,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1520,M2,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1521,M2,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1522,M2,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1523,M2,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1524,M2,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1525,M2,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1526,M2,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1527,M2,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1528,M2,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1529,M2,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1530,M2,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1531,M2,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1532,M2,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1533,M2,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1534,M2,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1535,M2,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1536,M2,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1537,M2,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1538,M2,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1539,M2,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1540,M2,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1541,M2,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1542,M2,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1543,M2,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1544,M2,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1545,M2,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1546,M2,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1547,M2,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1548,M2,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1549,M2,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1550,M2,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1551,M2,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1552,M2,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1553,M2,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1554,M2,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1555,M2,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1556,M2,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1557,M2,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1558,M2,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1559,M2,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1560,M2,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1561,M2,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1562,M2,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1563,M2,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1564,M2,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1565,M2,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1566,M2,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1567,M2,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1568,M2,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1569,M2,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1570,M2,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1571,M2,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1572,M2,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1573,M2,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1574,M2,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1575,M2,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1576,M2,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1577,M2,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1578,M2,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1579,M2,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1580,M2,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1581,M2,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1582,M2,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1583,M2,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1584,M2,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1585,M2,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1586,M2,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1587,M2,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1588,M2,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1589,M2,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1590,M2,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1591,M2,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1592,M2,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1593,M2,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1594,M2,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1595,M2,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1596,M2,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1597,M2,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1598,M2,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1599,M2,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1600,M2,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1601,M2,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1602,M2,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1603,M2,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1604,M2,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1605,M2,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1606,M2,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1607,M2,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1608,M2,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1609,M2,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1610,M2,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1611,M2,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1612,M2,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1613,M2,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1614,M2,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1615,M2,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1616,M2,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1617,M2,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1618,M2,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1619,M2,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1620,M2,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1621,M2,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1622,M2,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1623,M2,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1624,M2,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1625,M2,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1626,M2,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1627,M2,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1628,M2,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1629,M2,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1630,M2,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1631,M2,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1632,M2,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1633,M2,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1634,M2,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1635,M2,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1636,M2,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1637,M2,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1638,M2,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1639,M2,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1640,M2,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1641,M2,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1642,M2,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1643,M2,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1644,M2,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1645,M2,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1646,M2,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1647,M2,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1648,M2,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1649,M2,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1650,M2,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1651,M2,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1652,M2,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1653,M2,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1654,M2,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1655,M2,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1656,M2,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1657,M2,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1658,M2,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1659,M2,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1660,M2,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1661,M2,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1662,M2,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1663,M2,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1664,M2,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1665,M2,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1666,M2,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1667,M2,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1668,M2,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1669,M2,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1670,M2,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1671,M2,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1672,M2,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1673,M2,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1674,M2,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1675,M2,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1676,M2,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1677,M2,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1678,M2,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1679,M2,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1680,M3,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1681,M3,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1682,M3,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1683,M3,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1684,M3,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1685,M3,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1686,M3,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1687,M3,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1688,M3,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1689,M3,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1690,M3,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1691,M3,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1692,M3,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1693,M3,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1694,M3,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1695,M3,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1696,M3,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1697,M3,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1698,M3,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1699,M3,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1700,M3,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1701,M3,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1702,M3,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1703,M3,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1704,M3,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1705,M3,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1706,M3,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1707,M3,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1708,M3,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1709,M3,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1710,M3,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1711,M3,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1712,M3,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1713,M3,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1714,M3,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1715,M3,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1716,M3,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1717,M3,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1718,M3,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1719,M3,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1720,M3,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1721,M3,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1722,M3,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1723,M3,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1724,M3,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1725,M3,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1726,M3,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1727,M3,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1728,M3,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1729,M3,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1730,M3,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1731,M3,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1732,M3,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1733,M3,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1734,M3,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1735,M3,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1736,M3,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1737,M3,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1738,M3,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1739,M3,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1740,M3,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1741,M3,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1742,M3,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1743,M3,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1744,M3,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1745,M3,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1746,M3,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1747,M3,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1748,M3,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1749,M3,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1750,M3,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1751,M3,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1752,M3,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1753,M3,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1754,M3,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1755,M3,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1756,M3,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1757,M3,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1758,M3,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1759,M3,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1760,M3,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1761,M3,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1762,M3,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1763,M3,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1764,M3,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1765,M3,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1766,M3,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1767,M3,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1768,M3,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1769,M3,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1770,M3,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1771,M3,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1772,M3,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1773,M3,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1774,M3,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1775,M3,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1776,M3,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1777,M3,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1778,M3,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1779,M3,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1780,M3,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1781,M3,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1782,M3,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1783,M3,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1784,M3,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1785,M3,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1786,M3,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1787,M3,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1788,M3,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1789,M3,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1790,M3,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1791,M3,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1792,M3,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1793,M3,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1794,M3,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1795,M3,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1796,M3,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1797,M3,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1798,M3,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1799,M3,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1800,M3,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1801,M3,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1802,M3,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1803,M3,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1804,M3,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1805,M3,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1806,M3,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1807,M3,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1808,M3,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1809,M3,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1810,M3,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1811,M3,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1812,M3,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1813,M3,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1814,M3,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1815,M3,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1816,M3,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1817,M3,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1818,M3,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1819,M3,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1820,M3,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1821,M3,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1822,M3,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1823,M3,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1824,M3,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1825,M3,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1826,M3,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1827,M3,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1828,M3,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1829,M3,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1830,M3,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1831,M3,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1832,M3,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1833,M3,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1834,M3,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1835,M3,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1836,M3,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1837,M3,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M3_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1838,M3,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M3_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1839,M3,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1840,M3,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1841,M3,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1842,M3,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1843,M3,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1844,M3,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1845,M3,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1846,M3,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1847,M3,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1848,M3,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1849,M3,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1850,M3,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1851,M3,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1852,M3,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1853,M3,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1854,M3,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1855,M3,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1856,M3,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1857,M3,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1858,M3,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1859,M3,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1860,M3,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1861,M3,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1862,M3,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1863,M3,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1864,M3,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1865,M3,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1866,M3,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1867,M3,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1868,M3,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1869,M3,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1870,M3,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1871,M3,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1872,M3,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1873,M3,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1874,M3,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1875,M3,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1876,M3,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1877,M3,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1878,M3,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1879,M3,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1880,M3,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1881,M3,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1882,M3,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1883,M3,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1884,M3,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1885,M3,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1886,M3,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1887,M3,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1888,M3,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1889,M3,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1890,M3,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1891,M3,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1892,M3,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1893,M3,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1894,M3,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1895,M3,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1896,M3,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1897,M3,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1898,M3,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1899,M3,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1900,M3,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1901,M3,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1902,M3,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1903,M3,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1904,M3,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1905,M3,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1906,M3,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1907,M3,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1908,M3,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1909,M3,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1910,M3,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1911,M3,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1912,M3,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1913,M3,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1914,M3,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1915,M3,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1916,M3,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1917,M3,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1918,M3,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1919,M3,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M3_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1920,M3,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1921,M3,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1922,M3,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1923,M3,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1924,M3,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1925,M3,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1926,M3,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1927,M3,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1928,M3,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1929,M3,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1930,M3,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1931,M3,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1932,M3,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1933,M3,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1934,M3,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1935,M3,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1936,M3,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1937,M3,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1938,M3,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1939,M3,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1940,M3,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1941,M3,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1942,M3,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1943,M3,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1944,M3,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1945,M3,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1946,M3,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1947,M3,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1948,M3,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1949,M3,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1950,M3,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1951,M3,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1952,M3,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1953,M3,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1954,M3,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1955,M3,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1956,M3,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1957,M3,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1958,M3,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1959,M3,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1960,M3,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1961,M3,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1962,M3,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1963,M3,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1964,M3,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1965,M3,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1966,M3,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1967,M3,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1968,M3,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1969,M3,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1970,M3,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1971,M3,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1972,M3,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1973,M3,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1974,M3,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1975,M3,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1976,M3,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1977,M3,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1978,M3,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1979,M3,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1980,M3,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1981,M3,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1982,M3,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1983,M3,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1984,M3,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1985,M3,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1986,M3,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1987,M3,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1988,M3,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1989,M3,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1990,M3,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1991,M3,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1992,M3,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1993,M3,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1994,M3,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1995,M3,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1996,M3,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1997,M3,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1998,M3,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
1999,M3,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2000,M3,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2001,M3,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2002,M3,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2003,M3,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2004,M3,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2005,M3,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2006,M3,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2007,M3,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2008,M3,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2009,M3,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2010,M3,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2011,M3,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2012,M3,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2013,M3,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2014,M3,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2015,M3,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2016,M3,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2017,M3,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2018,M3,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2019,M3,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2020,M3,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2021,M3,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2022,M3,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2023,M3,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2024,M3,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2025,M3,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2026,M3,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2027,M3,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2028,M3,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2029,M3,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2030,M3,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2031,M3,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2032,M3,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2033,M3,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2034,M3,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2035,M3,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2036,M3,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2037,M3,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2038,M3,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2039,M3,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2040,M3,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2041,M3,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2042,M3,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2043,M3,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2044,M3,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2045,M3,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2046,M3,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2047,M3,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2048,M3,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2049,M3,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2050,M3,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2051,M3,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2052,M3,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2053,M3,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2054,M3,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2055,M3,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2056,M3,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2057,M3,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2058,M3,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2059,M3,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2060,M3,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2061,M3,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2062,M3,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2063,M3,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2064,M3,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2065,M3,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2066,M3,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2067,M3,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2068,M3,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2069,M3,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2070,M3,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2071,M3,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2072,M3,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2073,M3,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2074,M3,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2075,M3,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2076,M3,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2077,M3,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2078,M3,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2079,M3,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2080,M3,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2081,M3,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2082,M3,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2083,M3,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2084,M3,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2085,M3,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2086,M3,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2087,M3,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2088,M3,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2089,M3,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2090,M3,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2091,M3,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2092,M3,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2093,M3,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2094,M3,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2095,M3,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2096,M3,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2097,M3,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2098,M3,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2099,M3,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2100,M3,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2101,M3,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2102,M3,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2103,M3,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2104,M3,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2105,M3,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2106,M3,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2107,M3,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2108,M3,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2109,M3,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2110,M3,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2111,M3,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2112,M3,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2113,M3,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2114,M3,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2115,M3,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2116,M3,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2117,M3,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2118,M3,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2119,M3,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2120,M3,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2121,M3,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2122,M3,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2123,M3,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2124,M3,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2125,M3,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2126,M3,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2127,M3,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2128,M3,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2129,M3,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2130,M3,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2131,M3,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2132,M3,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2133,M3,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2134,M3,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2135,M3,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2136,M3,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2137,M3,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2138,M3,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2139,M3,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2140,M3,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2141,M3,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2142,M3,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2143,M3,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2144,M3,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2145,M3,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2146,M3,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2147,M3,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2148,M3,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2149,M3,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2150,M3,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2151,M3,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2152,M3,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2153,M3,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2154,M3,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2155,M3,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2156,M3,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2157,M3,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2158,M3,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2159,M3,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2160,M3,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2161,M3,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2162,M3,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2163,M3,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2164,M3,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2165,M3,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2166,M3,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2167,M3,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2168,M3,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2169,M3,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2170,M3,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2171,M3,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2172,M3,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2173,M3,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2174,M3,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2175,M3,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2176,M3,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2177,M3,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2178,M3,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2179,M3,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2180,M3,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2181,M3,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2182,M3,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2183,M3,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2184,M3,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2185,M3,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2186,M3,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2187,M3,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2188,M3,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2189,M3,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2190,M3,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2191,M3,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2192,M3,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2193,M3,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2194,M3,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2195,M3,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2196,M3,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2197,M3,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2198,M3,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2199,M3,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2200,M3,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2201,M3,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2202,M3,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2203,M3,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2204,M3,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2205,M3,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2206,M3,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2207,M3,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2208,M3,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2209,M3,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2210,M3,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2211,M3,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2212,M3,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2213,M3,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2214,M3,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2215,M3,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2216,M3,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2217,M3,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2218,M3,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2219,M3,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2220,M3,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2221,M3,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2222,M3,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2223,M3,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2224,M3,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2225,M3,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2226,M3,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2227,M3,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2228,M3,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2229,M3,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2230,M3,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2231,M3,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2232,M3,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2233,M3,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2234,M3,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2235,M3,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2236,M3,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2237,M3,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2238,M3,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2239,M3,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2240,M4,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2241,M4,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2242,M4,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2243,M4,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2244,M4,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2245,M4,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2246,M4,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2247,M4,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2248,M4,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2249,M4,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2250,M4,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2251,M4,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2252,M4,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2253,M4,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2254,M4,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2255,M4,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2256,M4,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2257,M4,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2258,M4,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2259,M4,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2260,M4,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2261,M4,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2262,M4,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2263,M4,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2264,M4,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2265,M4,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2266,M4,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2267,M4,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2268,M4,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2269,M4,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2270,M4,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2271,M4,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2272,M4,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2273,M4,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2274,M4,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2275,M4,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2276,M4,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2277,M4,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2278,M4,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2279,M4,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2280,M4,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2281,M4,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2282,M4,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2283,M4,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2284,M4,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2285,M4,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2286,M4,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2287,M4,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2288,M4,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2289,M4,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2290,M4,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2291,M4,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2292,M4,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2293,M4,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2294,M4,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2295,M4,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2296,M4,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2297,M4,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2298,M4,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2299,M4,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2300,M4,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2301,M4,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2302,M4,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2303,M4,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2304,M4,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2305,M4,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2306,M4,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2307,M4,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2308,M4,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2309,M4,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2310,M4,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2311,M4,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2312,M4,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2313,M4,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2314,M4,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2315,M4,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2316,M4,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2317,M4,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2318,M4,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2319,M4,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2320,M4,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2321,M4,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2322,M4,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2323,M4,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2324,M4,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2325,M4,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2326,M4,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2327,M4,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2328,M4,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2329,M4,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2330,M4,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2331,M4,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2332,M4,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2333,M4,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2334,M4,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2335,M4,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2336,M4,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2337,M4,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2338,M4,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2339,M4,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2340,M4,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2341,M4,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2342,M4,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2343,M4,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2344,M4,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2345,M4,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2346,M4,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2347,M4,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2348,M4,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2349,M4,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2350,M4,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2351,M4,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2352,M4,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2353,M4,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2354,M4,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2355,M4,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2356,M4,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2357,M4,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2358,M4,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2359,M4,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2360,M4,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2361,M4,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2362,M4,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2363,M4,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2364,M4,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2365,M4,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2366,M4,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2367,M4,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2368,M4,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2369,M4,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2370,M4,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2371,M4,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2372,M4,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2373,M4,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2374,M4,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2375,M4,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2376,M4,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2377,M4,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2378,M4,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2379,M4,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2380,M4,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2381,M4,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2382,M4,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2383,M4,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2384,M4,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2385,M4,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2386,M4,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2387,M4,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2388,M4,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2389,M4,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2390,M4,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2391,M4,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2392,M4,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2393,M4,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2394,M4,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2395,M4,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2396,M4,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2397,M4,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M4_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2398,M4,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M4_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2399,M4,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2400,M4,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2401,M4,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2402,M4,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2403,M4,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2404,M4,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2405,M4,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2406,M4,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2407,M4,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2408,M4,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2409,M4,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2410,M4,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2411,M4,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2412,M4,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2413,M4,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2414,M4,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2415,M4,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2416,M4,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2417,M4,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2418,M4,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2419,M4,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2420,M4,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2421,M4,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2422,M4,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2423,M4,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2424,M4,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2425,M4,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2426,M4,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2427,M4,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2428,M4,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2429,M4,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2430,M4,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2431,M4,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2432,M4,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2433,M4,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2434,M4,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2435,M4,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2436,M4,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2437,M4,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2438,M4,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2439,M4,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2440,M4,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2441,M4,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2442,M4,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2443,M4,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2444,M4,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2445,M4,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2446,M4,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2447,M4,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2448,M4,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2449,M4,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2450,M4,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2451,M4,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2452,M4,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2453,M4,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2454,M4,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2455,M4,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2456,M4,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2457,M4,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2458,M4,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2459,M4,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2460,M4,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2461,M4,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2462,M4,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2463,M4,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2464,M4,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2465,M4,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2466,M4,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2467,M4,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2468,M4,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2469,M4,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2470,M4,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2471,M4,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2472,M4,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2473,M4,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2474,M4,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2475,M4,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2476,M4,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2477,M4,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2478,M4,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2479,M4,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M4_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2480,M4,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2481,M4,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2482,M4,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2483,M4,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2484,M4,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2485,M4,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2486,M4,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2487,M4,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2488,M4,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2489,M4,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2490,M4,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2491,M4,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2492,M4,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2493,M4,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2494,M4,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2495,M4,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2496,M4,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2497,M4,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2498,M4,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2499,M4,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2500,M4,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2501,M4,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2502,M4,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2503,M4,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2504,M4,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2505,M4,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2506,M4,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2507,M4,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2508,M4,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2509,M4,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2510,M4,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2511,M4,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2512,M4,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2513,M4,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2514,M4,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2515,M4,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2516,M4,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2517,M4,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2518,M4,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2519,M4,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2520,M4,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2521,M4,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2522,M4,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2523,M4,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2524,M4,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2525,M4,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2526,M4,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2527,M4,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2528,M4,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2529,M4,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2530,M4,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2531,M4,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2532,M4,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2533,M4,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2534,M4,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2535,M4,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2536,M4,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2537,M4,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2538,M4,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2539,M4,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2540,M4,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2541,M4,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2542,M4,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2543,M4,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2544,M4,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2545,M4,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2546,M4,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2547,M4,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2548,M4,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2549,M4,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2550,M4,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2551,M4,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2552,M4,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2553,M4,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2554,M4,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2555,M4,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2556,M4,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2557,M4,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2558,M4,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2559,M4,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2560,M4,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2561,M4,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2562,M4,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2563,M4,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2564,M4,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2565,M4,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2566,M4,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2567,M4,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2568,M4,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2569,M4,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2570,M4,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2571,M4,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2572,M4,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2573,M4,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2574,M4,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2575,M4,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2576,M4,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2577,M4,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2578,M4,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2579,M4,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2580,M4,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2581,M4,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2582,M4,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2583,M4,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2584,M4,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2585,M4,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2586,M4,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2587,M4,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2588,M4,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2589,M4,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2590,M4,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2591,M4,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2592,M4,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2593,M4,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2594,M4,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2595,M4,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2596,M4,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2597,M4,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2598,M4,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2599,M4,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2600,M4,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2601,M4,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2602,M4,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2603,M4,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2604,M4,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2605,M4,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2606,M4,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2607,M4,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2608,M4,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2609,M4,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2610,M4,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2611,M4,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2612,M4,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2613,M4,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2614,M4,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2615,M4,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2616,M4,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2617,M4,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2618,M4,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2619,M4,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2620,M4,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2621,M4,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2622,M4,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2623,M4,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2624,M4,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2625,M4,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2626,M4,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2627,M4,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2628,M4,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2629,M4,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2630,M4,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2631,M4,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2632,M4,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2633,M4,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2634,M4,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2635,M4,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2636,M4,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2637,M4,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2638,M4,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2639,M4,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2640,M4,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2641,M4,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2642,M4,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2643,M4,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2644,M4,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2645,M4,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2646,M4,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2647,M4,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2648,M4,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2649,M4,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2650,M4,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2651,M4,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2652,M4,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2653,M4,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2654,M4,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2655,M4,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2656,M4,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2657,M4,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2658,M4,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2659,M4,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2660,M4,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2661,M4,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2662,M4,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2663,M4,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2664,M4,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2665,M4,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2666,M4,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2667,M4,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2668,M4,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2669,M4,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2670,M4,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2671,M4,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2672,M4,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2673,M4,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2674,M4,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2675,M4,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2676,M4,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2677,M4,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2678,M4,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2679,M4,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2680,M4,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2681,M4,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2682,M4,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2683,M4,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2684,M4,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2685,M4,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2686,M4,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2687,M4,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2688,M4,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2689,M4,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2690,M4,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2691,M4,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2692,M4,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2693,M4,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2694,M4,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2695,M4,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2696,M4,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2697,M4,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2698,M4,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2699,M4,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2700,M4,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2701,M4,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2702,M4,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2703,M4,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2704,M4,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2705,M4,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2706,M4,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2707,M4,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2708,M4,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2709,M4,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2710,M4,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2711,M4,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2712,M4,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2713,M4,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2714,M4,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2715,M4,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2716,M4,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2717,M4,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2718,M4,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2719,M4,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2720,M4,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2721,M4,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2722,M4,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2723,M4,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2724,M4,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2725,M4,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2726,M4,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2727,M4,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2728,M4,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2729,M4,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2730,M4,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2731,M4,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2732,M4,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2733,M4,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2734,M4,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2735,M4,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2736,M4,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2737,M4,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2738,M4,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2739,M4,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2740,M4,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2741,M4,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2742,M4,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2743,M4,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2744,M4,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2745,M4,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2746,M4,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2747,M4,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2748,M4,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2749,M4,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2750,M4,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2751,M4,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2752,M4,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2753,M4,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2754,M4,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2755,M4,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2756,M4,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2757,M4,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2758,M4,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2759,M4,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2760,M4,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2761,M4,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2762,M4,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2763,M4,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2764,M4,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2765,M4,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2766,M4,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2767,M4,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2768,M4,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2769,M4,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2770,M4,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2771,M4,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2772,M4,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2773,M4,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2774,M4,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2775,M4,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2776,M4,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2777,M4,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2778,M4,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2779,M4,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2780,M4,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2781,M4,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2782,M4,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2783,M4,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2784,M4,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2785,M4,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2786,M4,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2787,M4,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2788,M4,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2789,M4,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2790,M4,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2791,M4,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2792,M4,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2793,M4,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2794,M4,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2795,M4,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2796,M4,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2797,M4,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2798,M4,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2799,M4,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2800,M5,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2801,M5,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2802,M5,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2803,M5,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2804,M5,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2805,M5,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2806,M5,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2807,M5,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2808,M5,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2809,M5,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2810,M5,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2811,M5,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2812,M5,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2813,M5,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2814,M5,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2815,M5,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2816,M5,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2817,M5,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2818,M5,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2819,M5,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2820,M5,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2821,M5,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2822,M5,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2823,M5,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2824,M5,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2825,M5,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2826,M5,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2827,M5,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2828,M5,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2829,M5,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2830,M5,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2831,M5,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2832,M5,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2833,M5,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2834,M5,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2835,M5,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2836,M5,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2837,M5,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2838,M5,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2839,M5,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2840,M5,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2841,M5,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2842,M5,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2843,M5,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2844,M5,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2845,M5,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2846,M5,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2847,M5,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2848,M5,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2849,M5,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2850,M5,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2851,M5,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2852,M5,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2853,M5,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2854,M5,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2855,M5,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2856,M5,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2857,M5,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2858,M5,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2859,M5,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2860,M5,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2861,M5,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2862,M5,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2863,M5,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2864,M5,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2865,M5,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2866,M5,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2867,M5,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2868,M5,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2869,M5,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2870,M5,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2871,M5,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2872,M5,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2873,M5,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2874,M5,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2875,M5,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2876,M5,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2877,M5,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2878,M5,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2879,M5,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2880,M5,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2881,M5,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2882,M5,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2883,M5,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2884,M5,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2885,M5,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2886,M5,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2887,M5,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2888,M5,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2889,M5,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2890,M5,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2891,M5,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2892,M5,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2893,M5,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2894,M5,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2895,M5,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2896,M5,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2897,M5,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2898,M5,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2899,M5,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2900,M5,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2901,M5,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2902,M5,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2903,M5,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2904,M5,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2905,M5,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2906,M5,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2907,M5,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2908,M5,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2909,M5,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2910,M5,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2911,M5,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2912,M5,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2913,M5,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2914,M5,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2915,M5,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2916,M5,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2917,M5,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2918,M5,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2919,M5,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2920,M5,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2921,M5,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2922,M5,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2923,M5,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2924,M5,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2925,M5,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2926,M5,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2927,M5,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2928,M5,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2929,M5,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2930,M5,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2931,M5,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2932,M5,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2933,M5,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2934,M5,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2935,M5,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2936,M5,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2937,M5,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2938,M5,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2939,M5,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2940,M5,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2941,M5,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2942,M5,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2943,M5,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2944,M5,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2945,M5,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2946,M5,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2947,M5,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2948,M5,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2949,M5,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2950,M5,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2951,M5,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2952,M5,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2953,M5,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2954,M5,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2955,M5,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2956,M5,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2957,M5,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M5_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2958,M5,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M5_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2959,M5,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2960,M5,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2961,M5,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2962,M5,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2963,M5,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2964,M5,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2965,M5,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2966,M5,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2967,M5,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2968,M5,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2969,M5,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2970,M5,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2971,M5,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2972,M5,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2973,M5,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2974,M5,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2975,M5,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2976,M5,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2977,M5,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2978,M5,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2979,M5,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2980,M5,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2981,M5,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2982,M5,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2983,M5,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2984,M5,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2985,M5,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2986,M5,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2987,M5,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2988,M5,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2989,M5,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2990,M5,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2991,M5,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2992,M5,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2993,M5,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2994,M5,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2995,M5,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2996,M5,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2997,M5,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2998,M5,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
2999,M5,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3000,M5,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3001,M5,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3002,M5,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3003,M5,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3004,M5,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3005,M5,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3006,M5,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3007,M5,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3008,M5,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3009,M5,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3010,M5,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3011,M5,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3012,M5,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3013,M5,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3014,M5,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3015,M5,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3016,M5,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3017,M5,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3018,M5,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3019,M5,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3020,M5,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3021,M5,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3022,M5,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3023,M5,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3024,M5,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3025,M5,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3026,M5,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3027,M5,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3028,M5,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3029,M5,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3030,M5,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3031,M5,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3032,M5,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3033,M5,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3034,M5,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3035,M5,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3036,M5,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3037,M5,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3038,M5,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3039,M5,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M5_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3040,M5,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3041,M5,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3042,M5,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3043,M5,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3044,M5,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3045,M5,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3046,M5,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3047,M5,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3048,M5,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3049,M5,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3050,M5,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3051,M5,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3052,M5,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3053,M5,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3054,M5,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3055,M5,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3056,M5,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3057,M5,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3058,M5,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3059,M5,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3060,M5,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3061,M5,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3062,M5,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3063,M5,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3064,M5,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3065,M5,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3066,M5,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3067,M5,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3068,M5,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3069,M5,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3070,M5,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3071,M5,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3072,M5,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3073,M5,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3074,M5,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3075,M5,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3076,M5,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3077,M5,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3078,M5,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3079,M5,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3080,M5,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3081,M5,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3082,M5,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3083,M5,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3084,M5,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3085,M5,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3086,M5,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3087,M5,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3088,M5,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3089,M5,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3090,M5,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3091,M5,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3092,M5,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3093,M5,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3094,M5,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3095,M5,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3096,M5,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3097,M5,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3098,M5,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3099,M5,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3100,M5,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3101,M5,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3102,M5,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3103,M5,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3104,M5,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3105,M5,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3106,M5,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3107,M5,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3108,M5,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3109,M5,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3110,M5,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3111,M5,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3112,M5,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3113,M5,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3114,M5,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3115,M5,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3116,M5,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3117,M5,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3118,M5,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3119,M5,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3120,M5,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3121,M5,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3122,M5,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3123,M5,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3124,M5,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3125,M5,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3126,M5,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3127,M5,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3128,M5,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3129,M5,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3130,M5,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3131,M5,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3132,M5,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3133,M5,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3134,M5,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3135,M5,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3136,M5,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3137,M5,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3138,M5,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3139,M5,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3140,M5,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3141,M5,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3142,M5,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3143,M5,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3144,M5,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3145,M5,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3146,M5,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3147,M5,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3148,M5,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3149,M5,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3150,M5,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3151,M5,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3152,M5,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3153,M5,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3154,M5,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3155,M5,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3156,M5,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3157,M5,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3158,M5,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3159,M5,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3160,M5,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3161,M5,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3162,M5,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3163,M5,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3164,M5,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3165,M5,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3166,M5,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3167,M5,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3168,M5,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3169,M5,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3170,M5,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3171,M5,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3172,M5,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3173,M5,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3174,M5,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3175,M5,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3176,M5,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3177,M5,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3178,M5,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3179,M5,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3180,M5,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3181,M5,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3182,M5,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3183,M5,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3184,M5,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3185,M5,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3186,M5,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3187,M5,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3188,M5,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3189,M5,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3190,M5,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3191,M5,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3192,M5,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3193,M5,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3194,M5,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3195,M5,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3196,M5,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3197,M5,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3198,M5,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3199,M5,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3200,M5,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3201,M5,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3202,M5,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3203,M5,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3204,M5,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3205,M5,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3206,M5,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3207,M5,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3208,M5,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3209,M5,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3210,M5,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3211,M5,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3212,M5,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3213,M5,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3214,M5,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3215,M5,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3216,M5,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3217,M5,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3218,M5,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3219,M5,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3220,M5,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3221,M5,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3222,M5,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3223,M5,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3224,M5,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3225,M5,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3226,M5,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3227,M5,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3228,M5,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3229,M5,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3230,M5,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3231,M5,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3232,M5,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3233,M5,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3234,M5,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3235,M5,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3236,M5,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3237,M5,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3238,M5,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3239,M5,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3240,M5,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3241,M5,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3242,M5,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3243,M5,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3244,M5,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3245,M5,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3246,M5,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3247,M5,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3248,M5,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3249,M5,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3250,M5,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3251,M5,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3252,M5,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3253,M5,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3254,M5,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3255,M5,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3256,M5,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3257,M5,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3258,M5,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3259,M5,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3260,M5,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3261,M5,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3262,M5,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3263,M5,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3264,M5,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3265,M5,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3266,M5,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3267,M5,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3268,M5,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3269,M5,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3270,M5,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3271,M5,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3272,M5,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3273,M5,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3274,M5,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3275,M5,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3276,M5,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3277,M5,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3278,M5,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3279,M5,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3280,M5,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3281,M5,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3282,M5,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3283,M5,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3284,M5,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3285,M5,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3286,M5,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3287,M5,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3288,M5,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3289,M5,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3290,M5,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3291,M5,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3292,M5,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3293,M5,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3294,M5,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3295,M5,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3296,M5,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3297,M5,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3298,M5,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3299,M5,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3300,M5,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3301,M5,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3302,M5,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3303,M5,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3304,M5,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3305,M5,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3306,M5,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3307,M5,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3308,M5,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3309,M5,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3310,M5,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3311,M5,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3312,M5,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3313,M5,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3314,M5,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3315,M5,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3316,M5,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3317,M5,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3318,M5,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3319,M5,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3320,M5,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3321,M5,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3322,M5,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3323,M5,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3324,M5,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3325,M5,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3326,M5,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3327,M5,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3328,M5,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3329,M5,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3330,M5,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3331,M5,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3332,M5,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3333,M5,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3334,M5,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3335,M5,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3336,M5,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3337,M5,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3338,M5,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3339,M5,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3340,M5,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3341,M5,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3342,M5,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3343,M5,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3344,M5,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3345,M5,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3346,M5,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3347,M5,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3348,M5,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3349,M5,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3350,M5,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3351,M5,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3352,M5,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3353,M5,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3354,M5,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3355,M5,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3356,M5,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3357,M5,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3358,M5,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3359,M5,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3360,M6,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3361,M6,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3362,M6,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3363,M6,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3364,M6,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3365,M6,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3366,M6,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3367,M6,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3368,M6,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3369,M6,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3370,M6,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3371,M6,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3372,M6,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3373,M6,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3374,M6,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3375,M6,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3376,M6,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3377,M6,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3378,M6,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3379,M6,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3380,M6,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3381,M6,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3382,M6,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3383,M6,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3384,M6,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3385,M6,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3386,M6,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3387,M6,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3388,M6,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3389,M6,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3390,M6,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3391,M6,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3392,M6,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3393,M6,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3394,M6,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3395,M6,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3396,M6,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3397,M6,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3398,M6,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3399,M6,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3400,M6,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3401,M6,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3402,M6,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3403,M6,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3404,M6,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3405,M6,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3406,M6,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3407,M6,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3408,M6,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3409,M6,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3410,M6,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3411,M6,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3412,M6,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3413,M6,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3414,M6,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3415,M6,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3416,M6,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3417,M6,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3418,M6,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3419,M6,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3420,M6,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3421,M6,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3422,M6,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3423,M6,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3424,M6,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3425,M6,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3426,M6,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3427,M6,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3428,M6,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3429,M6,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3430,M6,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3431,M6,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3432,M6,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3433,M6,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3434,M6,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3435,M6,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3436,M6,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3437,M6,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3438,M6,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3439,M6,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3440,M6,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3441,M6,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3442,M6,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3443,M6,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3444,M6,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3445,M6,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3446,M6,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3447,M6,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3448,M6,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3449,M6,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3450,M6,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3451,M6,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3452,M6,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3453,M6,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3454,M6,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3455,M6,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3456,M6,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3457,M6,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3458,M6,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3459,M6,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3460,M6,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3461,M6,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3462,M6,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3463,M6,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3464,M6,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3465,M6,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3466,M6,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3467,M6,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3468,M6,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3469,M6,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3470,M6,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3471,M6,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3472,M6,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3473,M6,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3474,M6,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3475,M6,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3476,M6,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3477,M6,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3478,M6,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3479,M6,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3480,M6,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3481,M6,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3482,M6,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3483,M6,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3484,M6,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3485,M6,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3486,M6,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3487,M6,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3488,M6,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3489,M6,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3490,M6,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3491,M6,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3492,M6,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3493,M6,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3494,M6,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3495,M6,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3496,M6,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3497,M6,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3498,M6,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3499,M6,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3500,M6,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3501,M6,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3502,M6,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3503,M6,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3504,M6,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3505,M6,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3506,M6,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3507,M6,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3508,M6,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3509,M6,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3510,M6,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3511,M6,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3512,M6,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3513,M6,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3514,M6,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3515,M6,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3516,M6,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3517,M6,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M6_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3518,M6,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M6_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3519,M6,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3520,M6,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3521,M6,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3522,M6,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3523,M6,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3524,M6,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3525,M6,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3526,M6,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3527,M6,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3528,M6,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3529,M6,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3530,M6,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3531,M6,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3532,M6,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3533,M6,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3534,M6,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3535,M6,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3536,M6,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3537,M6,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3538,M6,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3539,M6,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3540,M6,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3541,M6,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3542,M6,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3543,M6,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3544,M6,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3545,M6,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3546,M6,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3547,M6,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3548,M6,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3549,M6,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3550,M6,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3551,M6,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3552,M6,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3553,M6,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3554,M6,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3555,M6,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3556,M6,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3557,M6,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3558,M6,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3559,M6,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3560,M6,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3561,M6,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3562,M6,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3563,M6,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3564,M6,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3565,M6,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3566,M6,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3567,M6,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3568,M6,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3569,M6,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3570,M6,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3571,M6,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3572,M6,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3573,M6,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3574,M6,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3575,M6,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3576,M6,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3577,M6,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3578,M6,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3579,M6,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3580,M6,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3581,M6,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3582,M6,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3583,M6,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3584,M6,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3585,M6,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3586,M6,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3587,M6,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3588,M6,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3589,M6,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3590,M6,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3591,M6,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3592,M6,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3593,M6,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3594,M6,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3595,M6,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3596,M6,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3597,M6,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3598,M6,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3599,M6,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M6_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3600,M6,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3601,M6,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3602,M6,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3603,M6,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3604,M6,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3605,M6,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3606,M6,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3607,M6,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3608,M6,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3609,M6,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3610,M6,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3611,M6,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3612,M6,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3613,M6,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3614,M6,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3615,M6,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3616,M6,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3617,M6,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3618,M6,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3619,M6,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3620,M6,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3621,M6,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3622,M6,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3623,M6,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3624,M6,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3625,M6,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3626,M6,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3627,M6,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3628,M6,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3629,M6,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3630,M6,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3631,M6,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3632,M6,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3633,M6,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3634,M6,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3635,M6,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3636,M6,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3637,M6,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3638,M6,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3639,M6,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3640,M6,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3641,M6,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3642,M6,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3643,M6,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3644,M6,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3645,M6,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3646,M6,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3647,M6,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3648,M6,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3649,M6,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3650,M6,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3651,M6,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3652,M6,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3653,M6,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3654,M6,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3655,M6,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3656,M6,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3657,M6,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3658,M6,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3659,M6,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3660,M6,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3661,M6,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3662,M6,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3663,M6,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3664,M6,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3665,M6,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3666,M6,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3667,M6,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3668,M6,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3669,M6,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3670,M6,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3671,M6,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3672,M6,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3673,M6,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3674,M6,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3675,M6,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3676,M6,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3677,M6,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3678,M6,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3679,M6,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3680,M6,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3681,M6,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3682,M6,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3683,M6,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3684,M6,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3685,M6,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3686,M6,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3687,M6,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3688,M6,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3689,M6,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3690,M6,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3691,M6,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3692,M6,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3693,M6,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3694,M6,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3695,M6,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3696,M6,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3697,M6,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3698,M6,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3699,M6,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3700,M6,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3701,M6,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3702,M6,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3703,M6,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3704,M6,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3705,M6,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3706,M6,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3707,M6,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3708,M6,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3709,M6,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3710,M6,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3711,M6,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3712,M6,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3713,M6,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3714,M6,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3715,M6,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3716,M6,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3717,M6,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3718,M6,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3719,M6,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3720,M6,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3721,M6,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3722,M6,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3723,M6,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3724,M6,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3725,M6,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3726,M6,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3727,M6,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3728,M6,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3729,M6,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3730,M6,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3731,M6,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3732,M6,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3733,M6,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3734,M6,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3735,M6,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3736,M6,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3737,M6,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3738,M6,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3739,M6,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3740,M6,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3741,M6,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3742,M6,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3743,M6,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3744,M6,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3745,M6,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3746,M6,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3747,M6,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3748,M6,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3749,M6,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3750,M6,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3751,M6,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3752,M6,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3753,M6,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3754,M6,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3755,M6,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3756,M6,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3757,M6,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3758,M6,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3759,M6,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3760,M6,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3761,M6,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3762,M6,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3763,M6,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3764,M6,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3765,M6,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3766,M6,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3767,M6,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3768,M6,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3769,M6,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3770,M6,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3771,M6,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3772,M6,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3773,M6,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3774,M6,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3775,M6,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3776,M6,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3777,M6,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3778,M6,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3779,M6,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3780,M6,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3781,M6,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3782,M6,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3783,M6,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3784,M6,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3785,M6,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3786,M6,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3787,M6,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3788,M6,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3789,M6,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3790,M6,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3791,M6,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3792,M6,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3793,M6,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3794,M6,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3795,M6,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3796,M6,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3797,M6,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3798,M6,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3799,M6,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3800,M6,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3801,M6,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3802,M6,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3803,M6,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3804,M6,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3805,M6,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3806,M6,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3807,M6,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3808,M6,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3809,M6,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3810,M6,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3811,M6,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3812,M6,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3813,M6,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3814,M6,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3815,M6,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3816,M6,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3817,M6,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3818,M6,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3819,M6,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3820,M6,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3821,M6,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3822,M6,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3823,M6,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3824,M6,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3825,M6,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3826,M6,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3827,M6,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3828,M6,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3829,M6,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3830,M6,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3831,M6,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3832,M6,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3833,M6,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3834,M6,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3835,M6,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3836,M6,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3837,M6,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3838,M6,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3839,M6,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3840,M6,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3841,M6,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3842,M6,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3843,M6,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3844,M6,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3845,M6,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3846,M6,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3847,M6,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3848,M6,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3849,M6,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3850,M6,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3851,M6,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3852,M6,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3853,M6,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3854,M6,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3855,M6,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3856,M6,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3857,M6,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3858,M6,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3859,M6,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3860,M6,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3861,M6,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3862,M6,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3863,M6,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3864,M6,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3865,M6,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3866,M6,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3867,M6,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3868,M6,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3869,M6,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3870,M6,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3871,M6,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3872,M6,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3873,M6,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3874,M6,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3875,M6,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3876,M6,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3877,M6,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3878,M6,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3879,M6,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3880,M6,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3881,M6,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3882,M6,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3883,M6,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3884,M6,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3885,M6,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3886,M6,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3887,M6,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3888,M6,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3889,M6,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3890,M6,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3891,M6,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3892,M6,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3893,M6,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3894,M6,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3895,M6,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3896,M6,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3897,M6,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3898,M6,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3899,M6,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3900,M6,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3901,M6,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3902,M6,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3903,M6,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3904,M6,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3905,M6,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3906,M6,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3907,M6,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3908,M6,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3909,M6,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3910,M6,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3911,M6,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3912,M6,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3913,M6,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3914,M6,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3915,M6,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3916,M6,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3917,M6,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3918,M6,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3919,M6,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3920,M7,ANA,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3921,M7,ANA,DATA,0,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3922,M7,ANA,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3923,M7,ANA,CC,0,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3924,M7,ANA,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3925,M7,ANA,CLK,0,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3926,M7,ANA,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3927,M7,ANA,COMP,0,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3928,M7,ANA,DATA,0,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3929,M7,ANA,CC,0,LVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3930,M7,ANA,CLK,0,LVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3931,M7,ANA,COMP,0,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3932,M7,ANA,DATA,0,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3933,M7,ANA,CC,0,SVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3934,M7,ANA,CLK,0,SVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3935,M7,ANA,COMP,0,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3936,M7,ANA,DATA,0,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3937,M7,ANA,CC,0,HVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3938,M7,ANA,CLK,0,HVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3939,M7,ANA,COMP,0,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3940,M7,ANA,DATA,0,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3941,M7,ANA,CC,0,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3942,M7,ANA,CLK,0,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3943,M7,ANA,COMP,0,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3944,M7,ANA,DATA,0,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3945,M7,ANA,CC,0,LVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3946,M7,ANA,CLK,0,LVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3947,M7,ANA,COMP,0,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3948,M7,ANA,DATA,0,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3949,M7,ANA,CC,0,SVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3950,M7,ANA,CLK,0,SVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3951,M7,ANA,COMP,0,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3952,M7,ANA,DATA,0,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3953,M7,ANA,CC,0,HVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3954,M7,ANA,CLK,0,HVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3955,M7,ANA,COMP,0,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3956,M7,ANA,DATA,0,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3957,M7,ANA,CC,0,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3958,M7,ANA,CLK,0,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3959,M7,ANA,COMP,0,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3960,M7,ANA,DATA,0,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3961,M7,ANA,CC,0,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3962,M7,ANA,CLK,0,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3963,M7,ANA,COMP,0,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3964,M7,ANA,DATA,0,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3965,M7,ANA,CC,0,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3966,M7,ANA,CLK,0,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3967,M7,ANA,COMP,0,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3968,M7,ANA,DATA,0,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3969,M7,ANA,CC,0,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3970,M7,ANA,CLK,0,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3971,M7,ANA,COMP,0,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3972,M7,ANA,DATA,0,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3973,M7,ANA,CC,0,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3974,M7,ANA,CLK,0,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3975,M7,ANA,COMP,0,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3976,M7,ANA,DATA,0,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3977,M7,ANA,CC,0,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3978,M7,ANA,CLK,0,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3979,M7,ANA,COMP,0,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3980,M7,ANA,DATA,0,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3981,M7,ANA,CC,0,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3982,M7,ANA,CLK,0,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3983,M7,ANA,COMP,0,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3984,M7,ANA,DATA,0,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3985,M7,ANA,CC,0,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3986,M7,ANA,CLK,0,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_0_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3987,M7,ANA,COMP,0,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_0_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3988,M7,ANA,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3989,M7,ANA,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3990,M7,ANA,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3991,M7,ANA,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3992,M7,ANA,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3993,M7,ANA,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3994,M7,ANA,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3995,M7,ANA,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3996,M7,ANA,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3997,M7,ANA,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3998,M7,ANA,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
3999,M7,ANA,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4000,M7,ANA,DATA,x,NBIAS,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4001,M7,ANA,CC,x,NBIAS,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4002,M7,ANA,CLK,x,NBIAS,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4003,M7,ANA,COMP,x,NBIAS,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4004,M7,ANA,DATA,x,VCC_PBIAS,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4005,M7,ANA,CC,x,VCC_PBIAS,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4006,M7,ANA,CLK,x,VCC_PBIAS,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4007,M7,ANA,COMP,x,VCC_PBIAS,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4008,M7,ANA,DATA,x,VCC,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4009,M7,ANA,CC,x,VCC,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4010,M7,ANA,CLK,x,VCC,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4011,M7,ANA,COMP,x,VCC,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4012,M7,ANA,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4013,M7,ANA,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4014,M7,ANA,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4015,M7,ANA,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4016,M7,ANA,DATA,1,ULVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4017,M7,ANA,CC,1,ULVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4018,M7,ANA,CLK,1,ULVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4019,M7,ANA,COMP,1,ULVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4020,M7,ANA,DATA,1,LVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4021,M7,ANA,CC,1,LVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4022,M7,ANA,CLK,1,LVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4023,M7,ANA,COMP,1,LVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4024,M7,ANA,DATA,1,SVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4025,M7,ANA,CC,1,SVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4026,M7,ANA,CLK,1,SVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4027,M7,ANA,COMP,1,SVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4028,M7,ANA,DATA,1,HVTNGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4029,M7,ANA,CC,1,HVTNGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4030,M7,ANA,CLK,1,HVTNGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4031,M7,ANA,COMP,1,HVTNGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4032,M7,ANA,DATA,1,ULVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4033,M7,ANA,CC,1,ULVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4034,M7,ANA,CLK,1,ULVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4035,M7,ANA,COMP,1,ULVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4036,M7,ANA,DATA,1,LVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4037,M7,ANA,CC,1,LVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4038,M7,ANA,CLK,1,LVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4039,M7,ANA,COMP,1,LVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4040,M7,ANA,DATA,1,SVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4041,M7,ANA,CC,1,SVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4042,M7,ANA,CLK,1,SVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4043,M7,ANA,COMP,1,SVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4044,M7,ANA,DATA,1,HVTPGM,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4045,M7,ANA,CC,1,HVTPGM,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4046,M7,ANA,CLK,1,HVTPGM,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4047,M7,ANA,COMP,1,HVTPGM,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4048,M7,ANA,DATA,1,ULVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4049,M7,ANA,CC,1,ULVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4050,M7,ANA,CLK,1,ULVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4051,M7,ANA,COMP,1,ULVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4052,M7,ANA,DATA,1,LVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4053,M7,ANA,CC,1,LVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4054,M7,ANA,CLK,1,LVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4055,M7,ANA,COMP,1,LVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4056,M7,ANA,DATA,1,SVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4057,M7,ANA,CC,1,SVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4058,M7,ANA,CLK,1,SVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4059,M7,ANA,COMP,1,SVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4060,M7,ANA,DATA,1,HVTNROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4061,M7,ANA,CC,1,HVTNROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4062,M7,ANA,CLK,1,HVTNROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4063,M7,ANA,COMP,1,HVTNROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4064,M7,ANA,DATA,1,ULVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4065,M7,ANA,CC,1,ULVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4066,M7,ANA,CLK,1,ULVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4067,M7,ANA,COMP,1,ULVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4068,M7,ANA,DATA,1,LVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4069,M7,ANA,CC,1,LVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4070,M7,ANA,CLK,1,LVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4071,M7,ANA,COMP,1,LVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4072,M7,ANA,DATA,1,SVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4073,M7,ANA,CC,1,SVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4074,M7,ANA,CLK,1,SVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4075,M7,ANA,COMP,1,SVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4076,M7,ANA,DATA,1,HVTPROUT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4077,M7,ANA,CC,1,HVTPROUT,A,x,adcout,ddrcc_dll_csr,M7_A_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4078,M7,ANA,CLK,1,HVTPROUT,x,x,adcout,ddrclk_dll_csr,M7_x_x_1_CLK_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4079,M7,ANA,COMP,1,HVTPROUT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_1_COMP_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4080,M7,ANA,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4081,M7,ANA,DATA,0,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4082,M7,ANA,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4083,M7,ANA,CC,0,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4084,M7,ANA,DATA,0,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4085,M7,ANA,CC,0,LVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4086,M7,ANA,DATA,0,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4087,M7,ANA,CC,0,SVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4088,M7,ANA,DATA,0,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4089,M7,ANA,CC,0,HVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4090,M7,ANA,DATA,0,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4091,M7,ANA,CC,0,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4092,M7,ANA,DATA,0,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4093,M7,ANA,CC,0,LVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4094,M7,ANA,DATA,0,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4095,M7,ANA,CC,0,SVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4096,M7,ANA,DATA,0,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4097,M7,ANA,CC,0,HVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4098,M7,ANA,DATA,0,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4099,M7,ANA,CC,0,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4100,M7,ANA,DATA,0,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4101,M7,ANA,CC,0,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4102,M7,ANA,DATA,0,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4103,M7,ANA,CC,0,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4104,M7,ANA,DATA,0,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4105,M7,ANA,CC,0,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4106,M7,ANA,DATA,0,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4107,M7,ANA,CC,0,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4108,M7,ANA,DATA,0,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4109,M7,ANA,CC,0,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4110,M7,ANA,DATA,0,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4111,M7,ANA,CC,0,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4112,M7,ANA,DATA,0,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4113,M7,ANA,CC,0,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_0_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4114,M7,ANA,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4115,M7,ANA,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4116,M7,ANA,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4117,M7,ANA,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4118,M7,ANA,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4119,M7,ANA,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4120,M7,ANA,DATA,x,NBIAS,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4121,M7,ANA,CC,x,NBIAS,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4122,M7,ANA,DATA,x,VCC_PBIAS,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4123,M7,ANA,CC,x,VCC_PBIAS,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4124,M7,ANA,DATA,x,VCC,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4125,M7,ANA,CC,x,VCC,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4126,M7,ANA,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4127,M7,ANA,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4128,M7,ANA,DATA,1,ULVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4129,M7,ANA,CC,1,ULVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4130,M7,ANA,DATA,1,LVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4131,M7,ANA,CC,1,LVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4132,M7,ANA,DATA,1,SVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4133,M7,ANA,CC,1,SVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4134,M7,ANA,DATA,1,HVTNGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4135,M7,ANA,CC,1,HVTNGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4136,M7,ANA,DATA,1,ULVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4137,M7,ANA,CC,1,ULVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4138,M7,ANA,DATA,1,LVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4139,M7,ANA,CC,1,LVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4140,M7,ANA,DATA,1,SVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4141,M7,ANA,CC,1,SVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4142,M7,ANA,DATA,1,HVTPGM,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4143,M7,ANA,CC,1,HVTPGM,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4144,M7,ANA,DATA,1,ULVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4145,M7,ANA,CC,1,ULVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4146,M7,ANA,DATA,1,LVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4147,M7,ANA,CC,1,LVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4148,M7,ANA,DATA,1,SVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4149,M7,ANA,CC,1,SVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4150,M7,ANA,DATA,1,HVTNROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4151,M7,ANA,CC,1,HVTNROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4152,M7,ANA,DATA,1,ULVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4153,M7,ANA,CC,1,ULVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4154,M7,ANA,DATA,1,LVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4155,M7,ANA,CC,1,LVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4156,M7,ANA,DATA,1,SVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4157,M7,ANA,CC,1,SVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4158,M7,ANA,DATA,1,HVTPROUT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4159,M7,ANA,CC,1,HVTPROUT,B,x,adcout,ddrcc_dll_csr,M7_B_x_1_CC_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4160,M7,ANA,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4161,M7,ANA,DATA,0,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4162,M7,ANA,DATA,0,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4163,M7,ANA,DATA,0,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4164,M7,ANA,DATA,0,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4165,M7,ANA,DATA,0,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4166,M7,ANA,DATA,0,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4167,M7,ANA,DATA,0,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4168,M7,ANA,DATA,0,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4169,M7,ANA,DATA,0,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4170,M7,ANA,DATA,0,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4171,M7,ANA,DATA,0,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4172,M7,ANA,DATA,0,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4173,M7,ANA,DATA,0,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4174,M7,ANA,DATA,0,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4175,M7,ANA,DATA,0,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4176,M7,ANA,DATA,0,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4177,M7,ANA,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4178,M7,ANA,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4179,M7,ANA,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4180,M7,ANA,DATA,x,NBIAS,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4181,M7,ANA,DATA,x,VCC_PBIAS,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4182,M7,ANA,DATA,x,VCC,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4183,M7,ANA,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4184,M7,ANA,DATA,1,ULVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4185,M7,ANA,DATA,1,LVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4186,M7,ANA,DATA,1,SVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4187,M7,ANA,DATA,1,HVTNGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4188,M7,ANA,DATA,1,ULVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4189,M7,ANA,DATA,1,LVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4190,M7,ANA,DATA,1,SVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4191,M7,ANA,DATA,1,HVTPGM,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4192,M7,ANA,DATA,1,ULVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4193,M7,ANA,DATA,1,LVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4194,M7,ANA,DATA,1,SVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4195,M7,ANA,DATA,1,HVTNROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4196,M7,ANA,DATA,1,ULVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4197,M7,ANA,DATA,1,LVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4198,M7,ANA,DATA,1,SVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4199,M7,ANA,DATA,1,HVTPROUT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4200,M7,ANA,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4201,M7,ANA,DATA,0,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4202,M7,ANA,DATA,0,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4203,M7,ANA,DATA,0,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4204,M7,ANA,DATA,0,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4205,M7,ANA,DATA,0,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4206,M7,ANA,DATA,0,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4207,M7,ANA,DATA,0,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4208,M7,ANA,DATA,0,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4209,M7,ANA,DATA,0,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4210,M7,ANA,DATA,0,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4211,M7,ANA,DATA,0,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4212,M7,ANA,DATA,0,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4213,M7,ANA,DATA,0,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4214,M7,ANA,DATA,0,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4215,M7,ANA,DATA,0,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4216,M7,ANA,DATA,0,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4217,M7,ANA,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4218,M7,ANA,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4219,M7,ANA,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4220,M7,ANA,DATA,x,NBIAS,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4221,M7,ANA,DATA,x,VCC_PBIAS,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4222,M7,ANA,DATA,x,VCC,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4223,M7,ANA,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4224,M7,ANA,DATA,1,ULVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4225,M7,ANA,DATA,1,LVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4226,M7,ANA,DATA,1,SVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4227,M7,ANA,DATA,1,HVTNGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4228,M7,ANA,DATA,1,ULVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4229,M7,ANA,DATA,1,LVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4230,M7,ANA,DATA,1,SVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4231,M7,ANA,DATA,1,HVTPGM,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4232,M7,ANA,DATA,1,ULVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4233,M7,ANA,DATA,1,LVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4234,M7,ANA,DATA,1,SVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4235,M7,ANA,DATA,1,HVTNROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4236,M7,ANA,DATA,1,ULVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4237,M7,ANA,DATA,1,LVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4238,M7,ANA,DATA,1,SVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4239,M7,ANA,DATA,1,HVTPROUT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4240,M7,ANA,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4241,M7,ANA,DATA,0,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4242,M7,ANA,DATA,0,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4243,M7,ANA,DATA,0,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4244,M7,ANA,DATA,0,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4245,M7,ANA,DATA,0,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4246,M7,ANA,DATA,0,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4247,M7,ANA,DATA,0,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4248,M7,ANA,DATA,0,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4249,M7,ANA,DATA,0,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4250,M7,ANA,DATA,0,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4251,M7,ANA,DATA,0,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4252,M7,ANA,DATA,0,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4253,M7,ANA,DATA,0,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4254,M7,ANA,DATA,0,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4255,M7,ANA,DATA,0,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4256,M7,ANA,DATA,0,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4257,M7,ANA,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4258,M7,ANA,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4259,M7,ANA,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4260,M7,ANA,DATA,x,NBIAS,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4261,M7,ANA,DATA,x,VCC_PBIAS,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4262,M7,ANA,DATA,x,VCC,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4263,M7,ANA,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4264,M7,ANA,DATA,1,ULVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4265,M7,ANA,DATA,1,LVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4266,M7,ANA,DATA,1,SVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4267,M7,ANA,DATA,1,HVTNGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4268,M7,ANA,DATA,1,ULVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4269,M7,ANA,DATA,1,LVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4270,M7,ANA,DATA,1,SVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4271,M7,ANA,DATA,1,HVTPGM,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4272,M7,ANA,DATA,1,ULVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4273,M7,ANA,DATA,1,LVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4274,M7,ANA,DATA,1,SVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4275,M7,ANA,DATA,1,HVTNROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4276,M7,ANA,DATA,1,ULVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4277,M7,ANA,DATA,1,LVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4278,M7,ANA,DATA,1,SVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4279,M7,ANA,DATA,1,HVTPROUT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4280,M7,ANA,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4281,M7,ANA,DATA,0,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4282,M7,ANA,DATA,0,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4283,M7,ANA,DATA,0,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4284,M7,ANA,DATA,0,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4285,M7,ANA,DATA,0,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4286,M7,ANA,DATA,0,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4287,M7,ANA,DATA,0,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4288,M7,ANA,DATA,0,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4289,M7,ANA,DATA,0,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4290,M7,ANA,DATA,0,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4291,M7,ANA,DATA,0,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4292,M7,ANA,DATA,0,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4293,M7,ANA,DATA,0,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4294,M7,ANA,DATA,0,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4295,M7,ANA,DATA,0,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4296,M7,ANA,DATA,0,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4297,M7,ANA,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4298,M7,ANA,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4299,M7,ANA,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4300,M7,ANA,DATA,x,NBIAS,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4301,M7,ANA,DATA,x,VCC_PBIAS,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4302,M7,ANA,DATA,x,VCC,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4303,M7,ANA,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4304,M7,ANA,DATA,1,ULVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4305,M7,ANA,DATA,1,LVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4306,M7,ANA,DATA,1,SVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4307,M7,ANA,DATA,1,HVTNGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4308,M7,ANA,DATA,1,ULVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4309,M7,ANA,DATA,1,LVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4310,M7,ANA,DATA,1,SVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4311,M7,ANA,DATA,1,HVTPGM,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4312,M7,ANA,DATA,1,ULVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4313,M7,ANA,DATA,1,LVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4314,M7,ANA,DATA,1,SVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4315,M7,ANA,DATA,1,HVTNROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4316,M7,ANA,DATA,1,ULVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4317,M7,ANA,DATA,1,LVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4318,M7,ANA,DATA,1,SVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4319,M7,ANA,DATA,1,HVTPROUT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4320,M7,ANA,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4321,M7,ANA,DATA,0,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4322,M7,ANA,DATA,0,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4323,M7,ANA,DATA,0,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4324,M7,ANA,DATA,0,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4325,M7,ANA,DATA,0,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4326,M7,ANA,DATA,0,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4327,M7,ANA,DATA,0,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4328,M7,ANA,DATA,0,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4329,M7,ANA,DATA,0,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4330,M7,ANA,DATA,0,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4331,M7,ANA,DATA,0,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4332,M7,ANA,DATA,0,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4333,M7,ANA,DATA,0,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4334,M7,ANA,DATA,0,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4335,M7,ANA,DATA,0,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4336,M7,ANA,DATA,0,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4337,M7,ANA,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4338,M7,ANA,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4339,M7,ANA,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4340,M7,ANA,DATA,x,NBIAS,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4341,M7,ANA,DATA,x,VCC_PBIAS,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4342,M7,ANA,DATA,x,VCC,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4343,M7,ANA,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4344,M7,ANA,DATA,1,ULVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4345,M7,ANA,DATA,1,LVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4346,M7,ANA,DATA,1,SVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4347,M7,ANA,DATA,1,HVTNGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4348,M7,ANA,DATA,1,ULVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4349,M7,ANA,DATA,1,LVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4350,M7,ANA,DATA,1,SVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4351,M7,ANA,DATA,1,HVTPGM,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4352,M7,ANA,DATA,1,ULVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4353,M7,ANA,DATA,1,LVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4354,M7,ANA,DATA,1,SVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4355,M7,ANA,DATA,1,HVTNROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4356,M7,ANA,DATA,1,ULVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4357,M7,ANA,DATA,1,LVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4358,M7,ANA,DATA,1,SVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4359,M7,ANA,DATA,1,HVTPROUT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4360,M7,ANA,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4361,M7,ANA,DATA,0,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4362,M7,ANA,DATA,0,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4363,M7,ANA,DATA,0,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4364,M7,ANA,DATA,0,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4365,M7,ANA,DATA,0,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4366,M7,ANA,DATA,0,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4367,M7,ANA,DATA,0,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4368,M7,ANA,DATA,0,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4369,M7,ANA,DATA,0,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4370,M7,ANA,DATA,0,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4371,M7,ANA,DATA,0,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4372,M7,ANA,DATA,0,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4373,M7,ANA,DATA,0,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4374,M7,ANA,DATA,0,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4375,M7,ANA,DATA,0,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4376,M7,ANA,DATA,0,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4377,M7,ANA,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4378,M7,ANA,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4379,M7,ANA,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4380,M7,ANA,DATA,x,NBIAS,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4381,M7,ANA,DATA,x,VCC_PBIAS,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4382,M7,ANA,DATA,x,VCC,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4383,M7,ANA,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4384,M7,ANA,DATA,1,ULVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4385,M7,ANA,DATA,1,LVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4386,M7,ANA,DATA,1,SVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4387,M7,ANA,DATA,1,HVTNGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4388,M7,ANA,DATA,1,ULVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4389,M7,ANA,DATA,1,LVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4390,M7,ANA,DATA,1,SVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4391,M7,ANA,DATA,1,HVTPGM,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4392,M7,ANA,DATA,1,ULVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4393,M7,ANA,DATA,1,LVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4394,M7,ANA,DATA,1,SVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4395,M7,ANA,DATA,1,HVTNROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4396,M7,ANA,DATA,1,ULVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4397,M7,ANA,DATA,1,LVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4398,M7,ANA,DATA,1,SVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4399,M7,ANA,DATA,1,HVTPROUT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4400,M7,ANA,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4401,M7,ANA,DATA,0,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4402,M7,ANA,DATA,0,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4403,M7,ANA,DATA,0,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4404,M7,ANA,DATA,0,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4405,M7,ANA,DATA,0,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4406,M7,ANA,DATA,0,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4407,M7,ANA,DATA,0,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4408,M7,ANA,DATA,0,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4409,M7,ANA,DATA,0,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4410,M7,ANA,DATA,0,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4411,M7,ANA,DATA,0,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4412,M7,ANA,DATA,0,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4413,M7,ANA,DATA,0,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4414,M7,ANA,DATA,0,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4415,M7,ANA,DATA,0,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4416,M7,ANA,DATA,0,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4417,M7,ANA,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4418,M7,ANA,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4419,M7,ANA,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4420,M7,ANA,DATA,x,NBIAS,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4421,M7,ANA,DATA,x,VCC_PBIAS,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4422,M7,ANA,DATA,x,VCC,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4423,M7,ANA,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4424,M7,ANA,DATA,1,ULVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4425,M7,ANA,DATA,1,LVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4426,M7,ANA,DATA,1,SVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4427,M7,ANA,DATA,1,HVTNGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4428,M7,ANA,DATA,1,ULVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4429,M7,ANA,DATA,1,LVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4430,M7,ANA,DATA,1,SVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4431,M7,ANA,DATA,1,HVTPGM,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4432,M7,ANA,DATA,1,ULVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4433,M7,ANA,DATA,1,LVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4434,M7,ANA,DATA,1,SVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4435,M7,ANA,DATA,1,HVTNROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4436,M7,ANA,DATA,1,ULVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4437,M7,ANA,DATA,1,LVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4438,M7,ANA,DATA,1,SVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4439,M7,ANA,DATA,1,HVTPROUT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4440,M7,ANA,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4441,M7,ANA,DATA,0,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4442,M7,ANA,DATA,0,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4443,M7,ANA,DATA,0,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4444,M7,ANA,DATA,0,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4445,M7,ANA,DATA,0,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4446,M7,ANA,DATA,0,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4447,M7,ANA,DATA,0,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4448,M7,ANA,DATA,0,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4449,M7,ANA,DATA,0,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4450,M7,ANA,DATA,0,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4451,M7,ANA,DATA,0,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4452,M7,ANA,DATA,0,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4453,M7,ANA,DATA,0,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4454,M7,ANA,DATA,0,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4455,M7,ANA,DATA,0,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4456,M7,ANA,DATA,0,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_0_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4457,M7,ANA,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4458,M7,ANA,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4459,M7,ANA,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4460,M7,ANA,DATA,x,NBIAS,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_NBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4461,M7,ANA,DATA,x,VCC_PBIAS,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_VCC_PBIAS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4462,M7,ANA,DATA,x,VCC,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_VCC,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4463,M7,ANA,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4464,M7,ANA,DATA,1,ULVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_ULVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4465,M7,ANA,DATA,1,LVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_LVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4466,M7,ANA,DATA,1,SVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_SVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4467,M7,ANA,DATA,1,HVTNGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_HVTNGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4468,M7,ANA,DATA,1,ULVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_ULVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4469,M7,ANA,DATA,1,LVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_LVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4470,M7,ANA,DATA,1,SVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_SVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4471,M7,ANA,DATA,1,HVTPGM,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_HVTPGM,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4472,M7,ANA,DATA,1,ULVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_ULVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4473,M7,ANA,DATA,1,LVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_LVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4474,M7,ANA,DATA,1,SVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_SVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4475,M7,ANA,DATA,1,HVTNROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_HVTNROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4476,M7,ANA,DATA,1,ULVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_ULVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4477,M7,ANA,DATA,1,LVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_LVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4478,M7,ANA,DATA,1,SVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_SVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
4479,M7,ANA,DATA,1,HVTPROUT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_1_DATA_HVTPROUT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_ANA_APM
0,M0,x,x,x,SVTNVT,x,x,x,x,M0_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
1,M0,x,x,x,SVTPVT,x,x,x,x,M0_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
2,M1,x,x,x,SVTNVT,x,x,x,x,M1_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
3,M1,x,x,x,SVTPVT,x,x,x,x,M1_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
4,M2,x,x,x,SVTNVT,x,x,x,x,M2_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
5,M2,x,x,x,SVTPVT,x,x,x,x,M2_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
6,M3,x,x,x,SVTNVT,x,x,x,x,M3_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
7,M3,x,x,x,SVTPVT,x,x,x,x,M3_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
8,M4,x,x,x,SVTNVT,x,x,x,x,M4_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
9,M4,x,x,x,SVTPVT,x,x,x,x,M4_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
10,M5,x,x,x,SVTNVT,x,x,x,x,M5_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
11,M5,x,x,x,SVTPVT,x,x,x,x,M5_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
12,M6,x,x,x,SVTNVT,x,x,x,x,M6_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
13,M6,x,x,x,SVTPVT,x,x,x,x,M6_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
14,M7,x,x,x,SVTNVT,x,x,x,x,M7_x_x_x_x_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
15,M7,x,x,x,SVTPVT,x,x,x,x,M7_x_x_x_x_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_MEDIAN
0,M0,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
1,M0,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
2,M0,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
3,M0,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
4,M0,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
5,M0,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
6,M0,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
7,M0,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
8,M0,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
9,M0,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
10,M0,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
11,M0,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
12,M0,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
13,M0,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
14,M0,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
15,M0,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
16,M0,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
17,M0,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
18,M0,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
19,M0,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
20,M0,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
21,M0,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
22,M0,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
23,M0,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
24,M0,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M0_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
25,M0,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M0_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
26,M0,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M0_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
27,M0,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M0_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
28,M0,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
29,M0,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
30,M0,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
31,M0,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
32,M0,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
33,M0,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
34,M0,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
35,M0,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
36,M0,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
37,M0,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
38,M0,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
39,M0,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
40,M0,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M0_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
41,M0,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M0_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
42,M0,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
43,M0,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
44,M0,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
45,M0,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
46,M0,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
47,M0,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
48,M0,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M0_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
49,M0,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
50,M0,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
51,M0,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
52,M0,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
53,M0,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
54,M0,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
55,M0,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M0_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
56,M0,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
57,M0,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
58,M0,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
59,M0,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
60,M0,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
61,M0,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
62,M0,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M0_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
63,M0,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
64,M0,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
65,M0,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
66,M0,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
67,M0,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
68,M0,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
69,M0,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M0_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
70,M0,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
71,M0,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
72,M0,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
73,M0,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
74,M0,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
75,M0,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
76,M0,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M0_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
77,M0,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
78,M0,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
79,M0,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
80,M0,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
81,M0,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
82,M0,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
83,M0,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M0_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
84,M0,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
85,M0,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
86,M0,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
87,M0,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
88,M0,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
89,M0,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
90,M0,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M0_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
91,M0,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
92,M0,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
93,M0,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
94,M0,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
95,M0,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
96,M0,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
97,M0,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M0_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
98,M1,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
99,M1,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
100,M1,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
101,M1,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
102,M1,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
103,M1,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
104,M1,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
105,M1,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
106,M1,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
107,M1,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
108,M1,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
109,M1,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
110,M1,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
111,M1,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
112,M1,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
113,M1,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
114,M1,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
115,M1,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
116,M1,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
117,M1,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
118,M1,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
119,M1,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
120,M1,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
121,M1,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
122,M1,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M1_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
123,M1,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M1_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
124,M1,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M1_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
125,M1,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M1_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
126,M1,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
127,M1,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
128,M1,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
129,M1,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
130,M1,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
131,M1,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
132,M1,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
133,M1,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
134,M1,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
135,M1,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
136,M1,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
137,M1,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
138,M1,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M1_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
139,M1,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M1_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
140,M1,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
141,M1,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
142,M1,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
143,M1,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
144,M1,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
145,M1,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
146,M1,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M1_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
147,M1,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
148,M1,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
149,M1,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
150,M1,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
151,M1,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
152,M1,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
153,M1,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M1_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
154,M1,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
155,M1,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
156,M1,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
157,M1,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
158,M1,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
159,M1,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
160,M1,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M1_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
161,M1,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
162,M1,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
163,M1,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
164,M1,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
165,M1,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
166,M1,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
167,M1,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M1_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
168,M1,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
169,M1,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
170,M1,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
171,M1,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
172,M1,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
173,M1,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
174,M1,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M1_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
175,M1,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
176,M1,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
177,M1,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
178,M1,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
179,M1,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
180,M1,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
181,M1,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M1_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
182,M1,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
183,M1,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
184,M1,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
185,M1,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
186,M1,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
187,M1,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
188,M1,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M1_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
189,M1,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
190,M1,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
191,M1,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
192,M1,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
193,M1,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
194,M1,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
195,M1,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M1_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
196,M2,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
197,M2,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
198,M2,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
199,M2,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
200,M2,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
201,M2,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
202,M2,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
203,M2,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
204,M2,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
205,M2,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
206,M2,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
207,M2,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
208,M2,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
209,M2,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
210,M2,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
211,M2,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
212,M2,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
213,M2,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
214,M2,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
215,M2,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
216,M2,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
217,M2,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
218,M2,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
219,M2,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
220,M2,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M2_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
221,M2,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M2_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
222,M2,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M2_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
223,M2,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M2_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
224,M2,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
225,M2,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
226,M2,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
227,M2,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
228,M2,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
229,M2,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
230,M2,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
231,M2,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
232,M2,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
233,M2,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
234,M2,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
235,M2,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
236,M2,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M2_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
237,M2,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M2_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
238,M2,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
239,M2,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
240,M2,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
241,M2,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
242,M2,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
243,M2,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
244,M2,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M2_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
245,M2,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
246,M2,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
247,M2,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
248,M2,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
249,M2,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
250,M2,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
251,M2,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M2_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
252,M2,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
253,M2,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
254,M2,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
255,M2,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
256,M2,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
257,M2,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
258,M2,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M2_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
259,M2,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
260,M2,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
261,M2,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
262,M2,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
263,M2,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
264,M2,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
265,M2,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M2_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
266,M2,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
267,M2,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
268,M2,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
269,M2,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
270,M2,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
271,M2,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
272,M2,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M2_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
273,M2,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
274,M2,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
275,M2,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
276,M2,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
277,M2,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
278,M2,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
279,M2,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M2_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
280,M2,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
281,M2,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
282,M2,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
283,M2,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
284,M2,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
285,M2,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
286,M2,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M2_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
287,M2,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
288,M2,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
289,M2,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
290,M2,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
291,M2,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
292,M2,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
293,M2,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M2_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
294,M3,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
295,M3,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
296,M3,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
297,M3,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
298,M3,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
299,M3,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
300,M3,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
301,M3,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
302,M3,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
303,M3,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
304,M3,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
305,M3,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
306,M3,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
307,M3,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
308,M3,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
309,M3,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
310,M3,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
311,M3,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
312,M3,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
313,M3,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
314,M3,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
315,M3,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
316,M3,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
317,M3,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
318,M3,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M3_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
319,M3,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M3_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
320,M3,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M3_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
321,M3,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M3_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
322,M3,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
323,M3,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
324,M3,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
325,M3,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
326,M3,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
327,M3,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
328,M3,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
329,M3,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
330,M3,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
331,M3,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
332,M3,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
333,M3,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
334,M3,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M3_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
335,M3,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M3_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
336,M3,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
337,M3,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
338,M3,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
339,M3,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
340,M3,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
341,M3,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
342,M3,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M3_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
343,M3,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
344,M3,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
345,M3,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
346,M3,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
347,M3,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
348,M3,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
349,M3,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M3_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
350,M3,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
351,M3,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
352,M3,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
353,M3,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
354,M3,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
355,M3,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
356,M3,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M3_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
357,M3,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
358,M3,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
359,M3,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
360,M3,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
361,M3,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
362,M3,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
363,M3,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M3_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
364,M3,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
365,M3,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
366,M3,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
367,M3,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
368,M3,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
369,M3,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
370,M3,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M3_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
371,M3,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
372,M3,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
373,M3,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
374,M3,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
375,M3,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
376,M3,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
377,M3,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M3_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
378,M3,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
379,M3,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
380,M3,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
381,M3,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
382,M3,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
383,M3,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
384,M3,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M3_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
385,M3,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
386,M3,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
387,M3,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
388,M3,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
389,M3,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
390,M3,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
391,M3,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M3_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
392,M4,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
393,M4,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
394,M4,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
395,M4,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
396,M4,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
397,M4,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
398,M4,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
399,M4,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
400,M4,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
401,M4,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
402,M4,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
403,M4,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
404,M4,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
405,M4,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
406,M4,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
407,M4,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
408,M4,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
409,M4,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
410,M4,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
411,M4,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
412,M4,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
413,M4,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
414,M4,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
415,M4,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
416,M4,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M4_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
417,M4,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M4_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
418,M4,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M4_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
419,M4,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M4_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
420,M4,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
421,M4,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
422,M4,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
423,M4,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
424,M4,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
425,M4,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
426,M4,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
427,M4,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
428,M4,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
429,M4,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
430,M4,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
431,M4,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
432,M4,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M4_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
433,M4,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M4_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
434,M4,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
435,M4,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
436,M4,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
437,M4,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
438,M4,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
439,M4,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
440,M4,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M4_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
441,M4,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
442,M4,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
443,M4,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
444,M4,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
445,M4,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
446,M4,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
447,M4,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M4_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
448,M4,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
449,M4,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
450,M4,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
451,M4,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
452,M4,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
453,M4,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
454,M4,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M4_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
455,M4,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
456,M4,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
457,M4,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
458,M4,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
459,M4,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
460,M4,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
461,M4,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M4_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
462,M4,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
463,M4,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
464,M4,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
465,M4,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
466,M4,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
467,M4,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
468,M4,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M4_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
469,M4,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
470,M4,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
471,M4,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
472,M4,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
473,M4,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
474,M4,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
475,M4,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M4_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
476,M4,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
477,M4,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
478,M4,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
479,M4,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
480,M4,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
481,M4,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
482,M4,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M4_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
483,M4,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
484,M4,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
485,M4,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
486,M4,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
487,M4,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
488,M4,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
489,M4,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M4_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
490,M5,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
491,M5,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
492,M5,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
493,M5,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
494,M5,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
495,M5,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
496,M5,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
497,M5,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
498,M5,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
499,M5,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
500,M5,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
501,M5,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
502,M5,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
503,M5,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
504,M5,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
505,M5,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
506,M5,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
507,M5,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
508,M5,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
509,M5,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
510,M5,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
511,M5,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
512,M5,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
513,M5,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
514,M5,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M5_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
515,M5,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M5_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
516,M5,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M5_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
517,M5,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M5_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
518,M5,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
519,M5,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
520,M5,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
521,M5,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
522,M5,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
523,M5,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
524,M5,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
525,M5,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
526,M5,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
527,M5,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
528,M5,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
529,M5,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
530,M5,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M5_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
531,M5,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M5_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
532,M5,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
533,M5,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
534,M5,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
535,M5,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
536,M5,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
537,M5,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
538,M5,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M5_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
539,M5,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
540,M5,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
541,M5,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
542,M5,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
543,M5,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
544,M5,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
545,M5,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M5_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
546,M5,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
547,M5,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
548,M5,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
549,M5,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
550,M5,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
551,M5,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
552,M5,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M5_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
553,M5,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
554,M5,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
555,M5,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
556,M5,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
557,M5,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
558,M5,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
559,M5,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M5_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
560,M5,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
561,M5,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
562,M5,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
563,M5,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
564,M5,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
565,M5,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
566,M5,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M5_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
567,M5,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
568,M5,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
569,M5,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
570,M5,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
571,M5,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
572,M5,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
573,M5,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M5_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
574,M5,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
575,M5,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
576,M5,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
577,M5,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
578,M5,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
579,M5,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
580,M5,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M5_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
581,M5,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
582,M5,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
583,M5,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
584,M5,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
585,M5,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
586,M5,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
587,M5,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M5_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
588,M6,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
589,M6,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
590,M6,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
591,M6,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
592,M6,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
593,M6,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
594,M6,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
595,M6,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
596,M6,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
597,M6,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
598,M6,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
599,M6,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
600,M6,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
601,M6,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
602,M6,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
603,M6,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
604,M6,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
605,M6,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
606,M6,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
607,M6,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
608,M6,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
609,M6,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
610,M6,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
611,M6,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
612,M6,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M6_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
613,M6,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M6_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
614,M6,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M6_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
615,M6,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M6_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
616,M6,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
617,M6,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
618,M6,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
619,M6,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
620,M6,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
621,M6,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
622,M6,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
623,M6,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
624,M6,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
625,M6,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
626,M6,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
627,M6,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
628,M6,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M6_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
629,M6,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M6_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
630,M6,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
631,M6,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
632,M6,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
633,M6,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
634,M6,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
635,M6,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
636,M6,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M6_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
637,M6,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
638,M6,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
639,M6,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
640,M6,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
641,M6,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
642,M6,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
643,M6,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M6_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
644,M6,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
645,M6,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
646,M6,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
647,M6,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
648,M6,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
649,M6,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
650,M6,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M6_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
651,M6,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
652,M6,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
653,M6,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
654,M6,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
655,M6,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
656,M6,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
657,M6,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M6_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
658,M6,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
659,M6,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
660,M6,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
661,M6,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
662,M6,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
663,M6,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
664,M6,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M6_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
665,M6,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
666,M6,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
667,M6,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
668,M6,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
669,M6,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
670,M6,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
671,M6,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M6_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
672,M6,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
673,M6,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
674,M6,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
675,M6,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
676,M6,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
677,M6,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
678,M6,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M6_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
679,M6,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
680,M6,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
681,M6,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
682,M6,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
683,M6,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
684,M6,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
685,M6,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M6_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
686,M7,VT,DATA,x,VSS,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
687,M7,VT,CC,x,VSS,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
688,M7,VT,CLK,x,VSS,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
689,M7,VT,COMP,x,VSS,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
690,M7,VT,DATA,x,ULVTPVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
691,M7,VT,CC,x,ULVTPVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
692,M7,VT,CLK,x,ULVTPVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
693,M7,VT,COMP,x,ULVTPVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
694,M7,VT,DATA,x,ULVTNVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
695,M7,VT,CC,x,ULVTNVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
696,M7,VT,CLK,x,ULVTNVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
697,M7,VT,COMP,x,ULVTNVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
698,M7,VT,DATA,x,SVTPVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
699,M7,VT,CC,x,SVTPVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
700,M7,VT,CLK,x,SVTPVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
701,M7,VT,COMP,x,SVTPVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
702,M7,VT,DATA,x,SVTNVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
703,M7,VT,CC,x,SVTNVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
704,M7,VT,CLK,x,SVTNVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
705,M7,VT,COMP,x,SVTNVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
706,M7,VT,DATA,x,LVTPVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
707,M7,VT,CC,x,LVTPVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
708,M7,VT,CLK,x,LVTPVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
709,M7,VT,COMP,x,LVTPVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
710,M7,VT,DATA,x,LVTNVT,A,0,adcout,ddrd_n0_dll_csr,M7_A_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
711,M7,VT,CC,x,LVTNVT,A,x,adcout,ddrcc_dll_csr,M7_A_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
712,M7,VT,CLK,x,LVTNVT,x,x,adcout,ddrclk_dll_csr,M7_x_x_x_CLK_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
713,M7,VT,COMP,x,LVTNVT,x,x,adcout,ddrcomp_adc_csr,M7_x_x_x_COMP_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
714,M7,VT,DATA,x,VSS,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
715,M7,VT,CC,x,VSS,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
716,M7,VT,DATA,x,ULVTPVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
717,M7,VT,CC,x,ULVTPVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
718,M7,VT,DATA,x,ULVTNVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
719,M7,VT,CC,x,ULVTNVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
720,M7,VT,DATA,x,SVTPVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
721,M7,VT,CC,x,SVTPVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
722,M7,VT,DATA,x,SVTNVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
723,M7,VT,CC,x,SVTNVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
724,M7,VT,DATA,x,LVTPVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
725,M7,VT,CC,x,LVTPVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
726,M7,VT,DATA,x,LVTNVT,B,0,adcout,ddrd_n0_dll_csr,M7_B_0_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
727,M7,VT,CC,x,LVTNVT,B,x,adcout,ddrcc_dll_csr,M7_B_x_x_CC_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
728,M7,VT,DATA,x,VSS,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
729,M7,VT,DATA,x,ULVTPVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
730,M7,VT,DATA,x,ULVTNVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
731,M7,VT,DATA,x,SVTPVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
732,M7,VT,DATA,x,SVTNVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
733,M7,VT,DATA,x,LVTPVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
734,M7,VT,DATA,x,LVTNVT,A,1,adcout,ddrd_n0_dll_csr,M7_A_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
735,M7,VT,DATA,x,VSS,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
736,M7,VT,DATA,x,ULVTPVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
737,M7,VT,DATA,x,ULVTNVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
738,M7,VT,DATA,x,SVTPVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
739,M7,VT,DATA,x,SVTNVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
740,M7,VT,DATA,x,LVTPVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
741,M7,VT,DATA,x,LVTNVT,B,1,adcout,ddrd_n0_dll_csr,M7_B_1_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
742,M7,VT,DATA,x,VSS,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
743,M7,VT,DATA,x,ULVTPVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
744,M7,VT,DATA,x,ULVTNVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
745,M7,VT,DATA,x,SVTPVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
746,M7,VT,DATA,x,SVTNVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
747,M7,VT,DATA,x,LVTPVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
748,M7,VT,DATA,x,LVTNVT,A,2,adcout,ddrd_n0_dll_csr,M7_A_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
749,M7,VT,DATA,x,VSS,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
750,M7,VT,DATA,x,ULVTPVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
751,M7,VT,DATA,x,ULVTNVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
752,M7,VT,DATA,x,SVTPVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
753,M7,VT,DATA,x,SVTNVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
754,M7,VT,DATA,x,LVTPVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
755,M7,VT,DATA,x,LVTNVT,B,2,adcout,ddrd_n0_dll_csr,M7_B_2_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
756,M7,VT,DATA,x,VSS,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
757,M7,VT,DATA,x,ULVTPVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
758,M7,VT,DATA,x,ULVTNVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
759,M7,VT,DATA,x,SVTPVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
760,M7,VT,DATA,x,SVTNVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
761,M7,VT,DATA,x,LVTPVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
762,M7,VT,DATA,x,LVTNVT,A,3,adcout,ddrd_n0_dll_csr,M7_A_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
763,M7,VT,DATA,x,VSS,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
764,M7,VT,DATA,x,ULVTPVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
765,M7,VT,DATA,x,ULVTNVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
766,M7,VT,DATA,x,SVTPVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
767,M7,VT,DATA,x,SVTNVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
768,M7,VT,DATA,x,LVTPVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
769,M7,VT,DATA,x,LVTNVT,B,3,adcout,ddrd_n0_dll_csr,M7_B_3_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
770,M7,VT,DATA,x,VSS,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
771,M7,VT,DATA,x,ULVTPVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
772,M7,VT,DATA,x,ULVTNVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
773,M7,VT,DATA,x,SVTPVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
774,M7,VT,DATA,x,SVTNVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
775,M7,VT,DATA,x,LVTPVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
776,M7,VT,DATA,x,LVTNVT,A,4,adcout,ddrd_n0_dll_csr,M7_A_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
777,M7,VT,DATA,x,VSS,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_VSS,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
778,M7,VT,DATA,x,ULVTPVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_ULVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
779,M7,VT,DATA,x,ULVTNVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_ULVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
780,M7,VT,DATA,x,SVTPVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_SVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
781,M7,VT,DATA,x,SVTNVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_SVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
782,M7,VT,DATA,x,LVTPVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_LVTPVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
783,M7,VT,DATA,x,LVTNVT,B,4,adcout,ddrd_n0_dll_csr,M7_B_4_x_DATA_LVTNVT,MIO_DDR::HVMADC_DDR_SMARTCTV_K_PREHVQK_TAP_FIXDIG_NOM_F1_RATIO1_MCR_CHECK_TRIMMING_VT_APM
