# compile vhdl design source files
vhdl xil_defaultlib  "InputMemorySim_func_impl.vhd"
vhdl xil_defaultlib  "../../../../PrimaProva.srcs/sim_2/new/InputMemorySim.vhd"

# Do not sort compile order
nosort
