// Seed: 2119674214
module module_0 (
    output tri  id_0,
    output tri  id_1,
    output tri1 id_2,
    input  wire id_3
);
  assign id_1 = id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output wor  id_5
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2;
  wand id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1] = id_2;
  wire id_5;
  module_2 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
