#!/bin/bash

cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bin_conv_wrapper_prj/bin_conv_wrapper/syn/verilog ./bin_conv_wrapper -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bc_gen_0_prj/bc_gen_0/syn/verilog ./bc_gen_0 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bc_gen_1_prj/bc_gen_1/syn/verilog ./bc_gen_1 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bc_gen_2_prj/bc_gen_2/syn/verilog ./bc_gen_2 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bc_gen_3_prj/bc_gen_3/syn/verilog ./bc_gen_3 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bin_dense_wrapper_prj/bin_dense_wrapper/syn/verilog ./bin_dense_wrapper -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_0_prj/bd_gen_0/syn/verilog ./bd_gen_0 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_10_prj/bd_gen_10/syn/verilog ./bd_gen_10 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_1_prj/bd_gen_1/syn/verilog ./bd_gen_1 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_2_prj/bd_gen_2/syn/verilog ./bd_gen_2 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_3_prj/bd_gen_3/syn/verilog ./bd_gen_3 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_4_prj/bd_gen_4/syn/verilog ./bd_gen_4 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_5_prj/bd_gen_5/syn/verilog ./bd_gen_5 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_6_prj/bd_gen_6/syn/verilog ./bd_gen_6 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_7_prj/bd_gen_7/syn/verilog ./bd_gen_7 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_8_prj/bd_gen_8/syn/verilog ./bd_gen_8 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/bd_gen_9_prj/bd_gen_9/syn/verilog ./bd_gen_9 -rf 
cp ../MeshINT/pr_flow_wide_width/workspace/F002_hls_bnn2/fp_conv_prj/fp_conv/syn/verilog ./fp_conv -rf 
