# compile_with_sram.tcl
# Placeholder paths need editing in your environment
set my_verilog_files [list ../src/*.sv top_with_sram.sv ]
set my_toplevel top_with_sram
# ... rest identical to template ...
