// Seed: 1232108753
`timescale 1 ps / 1ps
module module_0 ();
  logic id_1;
  logic id_2;
  logic id_3;
  always @(posedge 1 + id_0 or id_2) begin
    id_0 <= 1;
  end
endmodule
