Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:23:34 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/SABR_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s15cpga196-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                      Instance                                     |                                                 Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                      |                                                                                                 (top) |      72696 |      70118 |       0 | 2578 | 55724 |      9 |      2 |         79 |
|   bd_0_i                                                                          |                                                                                                  bd_0 |      72696 |      70118 |       0 | 2578 | 55724 |      9 |      2 |         79 |
|     hls_inst                                                                      |                                                                                       bd_0_hls_inst_0 |      72696 |      70118 |       0 | 2578 | 55724 |      9 |      2 |         79 |
|       (hls_inst)                                                                  |                                                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                        |                                                                                  bd_0_hls_inst_0_SABR |      72696 |      70118 |       0 | 2578 | 55724 |      9 |      2 |         79 |
|         (inst)                                                                    |                                                                                  bd_0_hls_inst_0_SABR |       7610 |       7607 |       0 |    3 |  1156 |      0 |      0 |          0 |
|         control_s_axi_U                                                           |                                                                    bd_0_hls_inst_0_SABR_control_s_axi |        605 |        605 |       0 |    0 |   697 |      0 |      0 |          0 |
|         dadddsub_64ns_64ns_64_6_full_dsp_1_U81                                    |                                               bd_0_hls_inst_0_SABR_dadddsub_64ns_64ns_64_6_full_dsp_1 |        686 |        686 |       0 |    0 |   525 |      0 |      0 |          3 |
|           (dadddsub_64ns_64ns_64_6_full_dsp_1_U81)                                |                                               bd_0_hls_inst_0_SABR_dadddsub_64ns_64ns_64_6_full_dsp_1 |         34 |         34 |       0 |    0 |   194 |      0 |      0 |          0 |
|           SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u                            |                                            bd_0_hls_inst_0_SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip |        652 |        652 |       0 |    0 |   331 |      0 |      0 |          3 |
|             (SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip_u)                        |                                            bd_0_hls_inst_0_SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized2 |        652 |        652 |       0 |    0 |   331 |      0 |      0 |          3 |
|               (inst)                                                              |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                            bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized5 |        652 |        652 |       0 |    0 |   331 |      0 |      0 |          3 |
|         ddiv_64ns_64ns_64_31_no_dsp_1_U84                                         |                                                    bd_0_hls_inst_0_SABR_ddiv_64ns_64ns_64_31_no_dsp_1 |       3141 |       3074 |       0 |   67 |  1714 |      0 |      0 |          0 |
|           (ddiv_64ns_64ns_64_31_no_dsp_1_U84)                                     |                                                    bd_0_hls_inst_0_SABR_ddiv_64ns_64ns_64_31_no_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                                 |                                                 bd_0_hls_inst_0_SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip |       3141 |       3074 |       0 |   67 |  1650 |      0 |      0 |          0 |
|             (SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u)                             |                                                 bd_0_hls_inst_0_SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized3 |       3141 |       3074 |       0 |   67 |  1650 |      0 |      0 |          0 |
|               (inst)                                                              |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                            bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized7 |       3141 |       3074 |       0 |   67 |  1650 |      0 |      0 |          0 |
|         dmul_64ns_64ns_64_6_max_dsp_1_U82                                         |                                                    bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1 |        271 |        260 |       0 |   11 |   328 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_6_max_dsp_1_U82)                                     |                                                    bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1 |        162 |        162 |       0 |    0 |   193 |      0 |      0 |          0 |
|           SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u                                 |                                             bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_771 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|             (SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u)                             |                                             bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_771 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|               (inst)                                                              |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                            bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized1 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|         dmul_64ns_64ns_64_6_max_dsp_1_U83                                         |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_0 |        141 |        130 |       0 |   11 |   328 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_6_max_dsp_1_U83)                                     |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_0 |         32 |         32 |       0 |    0 |   193 |      0 |      0 |          0 |
|           SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u                                 |                                             bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_720 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|             (SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u)                             |                                             bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_720 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0__3 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|               (inst)                                                              |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                         bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized1__3 |        109 |         98 |       0 |   11 |   135 |      0 |      0 |         11 |
|         dsqrt_64ns_64ns_64_57_no_dsp_1_U85                                        |                                                   bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1 |       1771 |       1695 |       0 |   76 |  3407 |      0 |      0 |          0 |
|           (dsqrt_64ns_64ns_64_57_no_dsp_1_U85)                                    |                                                   bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1 |          5 |          5 |       0 |    0 |   129 |      0 |      0 |          0 |
|           SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u                                |                                            bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_327 |       1766 |       1690 |       0 |   76 |  3278 |      0 |      0 |          0 |
|             (SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u)                            |                                            bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_327 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized4__1 |       1734 |       1658 |       0 |   76 |  3278 |      0 |      0 |          0 |
|               (inst)                                                              |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized4__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                         bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized9__1 |       1734 |       1658 |       0 |   76 |  3278 |      0 |      0 |          0 |
|         dsqrt_64ns_64ns_64_57_no_dsp_1_U86                                        |                                                 bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_1 |       1766 |       1690 |       0 |   76 |  3406 |      0 |      0 |          0 |
|           (dsqrt_64ns_64ns_64_57_no_dsp_1_U86)                                    |                                                 bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|           SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u                                |                                                bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip |       1766 |       1690 |       0 |   76 |  3278 |      0 |      0 |          0 |
|             (SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u)                            |                                                bd_0_hls_inst_0_SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|             inst                                                                  |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized4 |       1734 |       1658 |       0 |   76 |  3278 |      0 |      0 |          0 |
|               (inst)                                                              |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               i_synth                                                             |                                            bd_0_hls_inst_0_floating_point_v7_1_19_viv__parameterized9 |       1734 |       1658 |       0 |   76 |  3278 |      0 |      0 |          0 |
|         gmem_m_axi_U                                                              |                                                                       bd_0_hls_inst_0_SABR_gmem_m_axi |       2386 |       1482 |       0 |  904 |  2564 |      8 |      0 |          0 |
|           bus_read                                                                |                                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_read |        580 |        580 |       0 |    0 |  1033 |      0 |      0 |          0 |
|             fifo_burst                                                            |                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1_246 |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|               (fifo_burst)                                                        |                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1_246 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                               bd_0_hls_inst_0_SABR_gmem_m_axi_srl__parameterized0_250 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             fifo_rctl                                                             |                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1_247 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                       |                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_burst_converter_248 |        289 |        289 |       0 |    0 |   491 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                   |                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_burst_converter_248 |        156 |        156 |       0 |    0 |   314 |      0 |      0 |          0 |
|               rs_req                                                              |                                                         bd_0_hls_inst_0_SABR_gmem_m_axi_reg_slice_249 |        133 |        133 |       0 |    0 |   177 |      0 |      0 |          0 |
|             rs_rdata                                                              |                                             bd_0_hls_inst_0_SABR_gmem_m_axi_reg_slice__parameterized2 |        266 |        266 |       0 |    0 |   521 |      0 |      0 |          0 |
|           bus_write                                                               |                                                                 bd_0_hls_inst_0_SABR_gmem_m_axi_write |        810 |        453 |       0 |  357 |  1050 |      0 |      0 |          0 |
|             (bus_write)                                                           |                                                                 bd_0_hls_inst_0_SABR_gmem_m_axi_write |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|             fifo_burst                                                            |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized4 |         25 |         21 |       0 |    4 |    16 |      0 |      0 |          0 |
|               (fifo_burst)                                                        |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized4 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_srl__parameterized2 |         18 |         14 |       0 |    4 |     4 |      0 |      0 |          0 |
|             fifo_resp                                                             |                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1_244 |         17 |         16 |       0 |    1 |    13 |      0 |      0 |          0 |
|               (fifo_resp)                                                         |                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1_244 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                               bd_0_hls_inst_0_SABR_gmem_m_axi_srl__parameterized0_245 |          4 |          3 |       0 |    1 |     1 |      0 |      0 |          0 |
|             rs_resp                                                               |                                             bd_0_hls_inst_0_SABR_gmem_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                       |                                                       bd_0_hls_inst_0_SABR_gmem_m_axi_burst_converter |        290 |        290 |       0 |    0 |   491 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                   |                                                       bd_0_hls_inst_0_SABR_gmem_m_axi_burst_converter |        157 |        157 |       0 |    0 |   314 |      0 |      0 |          0 |
|               rs_req                                                              |                                                             bd_0_hls_inst_0_SABR_gmem_m_axi_reg_slice |        133 |        133 |       0 |    0 |   177 |      0 |      0 |          0 |
|             wreq_throttle                                                         |                                                              bd_0_hls_inst_0_SABR_gmem_m_axi_throttle |        468 |        116 |       0 |  352 |   515 |      0 |      0 |          0 |
|               (wreq_throttle)                                                     |                                                              bd_0_hls_inst_0_SABR_gmem_m_axi_throttle |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               data_fifo                                                           |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized6 |        317 |         28 |       0 |  289 |   303 |      0 |      0 |          0 |
|               req_fifo                                                            |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized5 |         80 |         17 |       0 |   63 |    75 |      0 |      0 |          0 |
|               rs_req                                                              |                                             bd_0_hls_inst_0_SABR_gmem_m_axi_reg_slice__parameterized0 |         70 |         70 |       0 |    0 |   131 |      0 |      0 |          0 |
|           load_unit_0                                                             |                                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_load |        514 |        241 |       0 |  273 |   237 |      4 |      0 |          0 |
|             (load_unit_0)                                                         |                                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_load |          1 |          1 |       0 |    0 |    88 |      0 |      0 |          0 |
|             buff_rdata                                                            |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized3 |         63 |         63 |       0 |    0 |    36 |      4 |      0 |          0 |
|               (buff_rdata)                                                        |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized3 |         45 |         45 |       0 |    0 |    28 |      0 |      0 |          0 |
|               U_fifo_mem                                                          |                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_mem__parameterized0 |         18 |         18 |       0 |    0 |     8 |      4 |      0 |          0 |
|             fifo_rreq                                                             |                                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo_242 |        450 |        177 |       0 |  273 |   113 |      0 |      0 |          0 |
|               (fifo_rreq)                                                         |                                                              bd_0_hls_inst_0_SABR_gmem_m_axi_fifo_242 |         49 |         49 |       0 |    0 |    22 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                                               bd_0_hls_inst_0_SABR_gmem_m_axi_srl_243 |        401 |        128 |       0 |  273 |    91 |      0 |      0 |          0 |
|           store_unit_0                                                            |                                                                 bd_0_hls_inst_0_SABR_gmem_m_axi_store |        482 |        208 |       0 |  274 |   244 |      4 |      0 |          0 |
|             (store_unit_0)                                                        |                                                                 bd_0_hls_inst_0_SABR_gmem_m_axi_store |          1 |          1 |       0 |    0 |    87 |      0 |      0 |          0 |
|             buff_wdata                                                            |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized0 |         19 |         19 |       0 |    0 |    20 |      4 |      0 |          0 |
|               (buff_wdata)                                                        |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized0 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |          0 |
|               U_fifo_mem                                                          |                                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_mem |          6 |          6 |       0 |    0 |     4 |      4 |      0 |          0 |
|             fifo_wreq                                                             |                                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo |        429 |        156 |       0 |  273 |   113 |      0 |      0 |          0 |
|               (fifo_wreq)                                                         |                                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo |         26 |         26 |       0 |    0 |    22 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_srl |        403 |        130 |       0 |  273 |    91 |      0 |      0 |          0 |
|             fifo_wrsp                                                             |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                         |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                          |                                                   bd_0_hls_inst_0_SABR_gmem_m_axi_srl__parameterized0 |         14 |         13 |       0 |    1 |     1 |      0 |      0 |          0 |
|             user_resp                                                             |                                                  bd_0_hls_inst_0_SABR_gmem_m_axi_fifo__parameterized2 |         14 |         14 |       0 |    0 |    11 |      0 |      0 |          0 |
|         grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184                                  |                                                    bd_0_hls_inst_0_SABR_SABR_Pipeline_VITIS_LOOP_12_1 |        334 |        331 |       0 |    3 |   562 |      0 |      0 |          0 |
|           (grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184)                              |                                                    bd_0_hls_inst_0_SABR_SABR_Pipeline_VITIS_LOOP_12_1 |        307 |        304 |       0 |    3 |   560 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                |                                           bd_0_hls_inst_0_SABR_flow_control_loop_pipe_sequential_init |         37 |         37 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194                                  |                                                    bd_0_hls_inst_0_SABR_SABR_Pipeline_VITIS_LOOP_17_2 |      53986 |      52559 |       0 | 1427 | 41037 |      1 |      2 |         54 |
|           (grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194)                              |                                                    bd_0_hls_inst_0_SABR_SABR_Pipeline_VITIS_LOOP_17_2 |      26920 |      26771 |       0 |  149 | 27174 |      0 |      0 |          0 |
|           dadd_64ns_64ns_64_6_full_dsp_1_U60                                      |                                                   bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1 |        745 |        745 |       0 |    0 |   459 |      0 |      0 |          3 |
|             (dadd_64ns_64ns_64_6_full_dsp_1_U60)                                  |                                                   bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1 |         97 |         97 |       0 |    0 |   128 |      0 |      0 |          0 |
|             SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u                              |                                            bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_148 |        648 |        648 |       0 |    0 |   331 |      0 |      0 |          3 |
|               (SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u)                          |                                            bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_148 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                                                bd_0_hls_inst_0_floating_point_v7_1_19 |        648 |        648 |       0 |    0 |   331 |      0 |      0 |          3 |
|           dadd_64ns_64ns_64_6_full_dsp_1_U61                                      |                                                 bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_2 |        648 |        648 |       0 |    0 |   459 |      0 |      0 |          3 |
|             (dadd_64ns_64ns_64_6_full_dsp_1_U61)                                  |                                                 bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_2 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|             SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u                              |                                                bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip |        648 |        648 |       0 |    0 |   331 |      0 |      0 |          3 |
|               (SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip_u)                          |                                                bd_0_hls_inst_0_SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                                             bd_0_hls_inst_0_floating_point_v7_1_19__1 |        648 |        648 |       0 |    0 |   331 |      0 |      0 |          3 |
|           dexp_64ns_64ns_64_18_full_dsp_1_U66                                     |                                                  bd_0_hls_inst_0_SABR_dexp_64ns_64ns_64_18_full_dsp_1 |       2069 |       1873 |       0 |  196 |  1010 |      0 |      0 |         26 |
|             (dexp_64ns_64ns_64_18_full_dsp_1_U66)                                 |                                                  bd_0_hls_inst_0_SABR_dexp_64ns_64ns_64_18_full_dsp_1 |         96 |         96 |       0 |    0 |    64 |      0 |      0 |          0 |
|             SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u                             |                                               bd_0_hls_inst_0_SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip |       1973 |       1777 |       0 |  196 |   946 |      0 |      0 |         26 |
|               (SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip_u)                         |                                               bd_0_hls_inst_0_SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                                bd_0_hls_inst_0_floating_point_v7_1_19__parameterized1 |       1973 |       1777 |       0 |  196 |   946 |      0 |      0 |         26 |
|           dmul_64ns_64ns_64_6_max_dsp_1_U64                                       |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_3 |        456 |        445 |       0 |   11 |   263 |      0 |      0 |         11 |
|             (dmul_64ns_64ns_64_6_max_dsp_1_U64)                                   |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_3 |        346 |        346 |       0 |    0 |   128 |      0 |      0 |          0 |
|             SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u                               |                                              bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_17 |        110 |         99 |       0 |   11 |   135 |      0 |      0 |         11 |
|               (SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u)                           |                                              bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0__2 |        110 |         99 |       0 |   11 |   135 |      0 |      0 |         11 |
|           dmul_64ns_64ns_64_6_max_dsp_1_U65                                       |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_4 |        271 |        260 |       0 |   11 |   263 |      0 |      0 |         11 |
|             (dmul_64ns_64ns_64_6_max_dsp_1_U65)                                   |                                                  bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_4 |        161 |        161 |       0 |    0 |   128 |      0 |      0 |          0 |
|             SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u                               |                                                 bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip |        110 |         99 |       0 |   11 |   135 |      0 |      0 |         11 |
|               (SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip_u)                           |                                                 bd_0_hls_inst_0_SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               inst                                                                |                                             bd_0_hls_inst_0_floating_point_v7_1_19__parameterized0__1 |        110 |         99 |       0 |   11 |   135 |      0 |      0 |         11 |
|           grp_pow_generic_double_s_fu_920                                         |                                                             bd_0_hls_inst_0_SABR_pow_generic_double_s |      22877 |      21817 |       0 | 1060 | 11409 |      1 |      2 |          0 |
|             (grp_pow_generic_double_s_fu_920)                                     |                                                             bd_0_hls_inst_0_SABR_pow_generic_double_s |       6168 |       5327 |       0 |  841 |  6217 |      0 |      2 |          0 |
|             mac_muladd_16s_15ns_19s_31_4_0_U25                                    |                                                   bd_0_hls_inst_0_SABR_mac_muladd_16s_15ns_19s_31_4_0 |        430 |        430 |       0 |    0 |    73 |      0 |      0 |          0 |
|               SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U                       |                                           bd_0_hls_inst_0_SABR_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0 |        430 |        430 |       0 |    0 |    73 |      0 |      0 |          0 |
|             mul_12s_80ns_90_5_0_U6                                                |                                                              bd_0_hls_inst_0_SABR_mul_12s_80ns_90_5_0 |        402 |        385 |       0 |   17 |   320 |      0 |      0 |          0 |
|             mul_13s_71s_71_5_0_U7                                                 |                                                               bd_0_hls_inst_0_SABR_mul_13s_71s_71_5_0 |        323 |        318 |       0 |    5 |   222 |      0 |      0 |          0 |
|             mul_40ns_40ns_79_2_0_U8                                               |                                                             bd_0_hls_inst_0_SABR_mul_40ns_40ns_79_2_0 |       1227 |       1227 |       0 |    0 |   154 |      0 |      0 |          0 |
|             mul_43ns_36ns_79_2_0_U9                                               |                                                             bd_0_hls_inst_0_SABR_mul_43ns_36ns_79_2_0 |       1052 |       1052 |       0 |    0 |   156 |      0 |      0 |          0 |
|             mul_49ns_44ns_93_3_0_U10                                              |                                                             bd_0_hls_inst_0_SABR_mul_49ns_44ns_93_3_0 |       1999 |       1999 |       0 |    0 |   246 |      0 |      0 |          0 |
|             mul_50ns_50ns_99_3_0_U11                                              |                                                             bd_0_hls_inst_0_SABR_mul_50ns_50ns_99_3_0 |       2298 |       2298 |       0 |    0 |   178 |      0 |      0 |          0 |
|             mul_54s_6ns_54_3_0_U12                                                |                                                               bd_0_hls_inst_0_SABR_mul_54s_6ns_54_3_0 |        309 |        303 |       0 |    6 |   134 |      0 |      0 |          0 |
|             mul_71ns_4ns_75_5_0_U20                                               |                                                              bd_0_hls_inst_0_SABR_mul_71ns_4ns_75_5_0 |        325 |        292 |       0 |   33 |   286 |      0 |      0 |          0 |
|             mul_73ns_6ns_79_5_0_U13                                               |                                                              bd_0_hls_inst_0_SABR_mul_73ns_6ns_79_5_0 |        484 |        467 |       0 |   17 |   239 |      0 |      0 |          0 |
|             mul_77ns_6ns_82_5_0_U14                                               |                                                              bd_0_hls_inst_0_SABR_mul_77ns_6ns_82_5_0 |        499 |        482 |       0 |   17 |   254 |      0 |      0 |          0 |
|             mul_78s_54s_131_5_0_U15                                               |                                                              bd_0_hls_inst_0_SABR_mul_78s_54s_131_5_0 |       4215 |       4198 |       0 |   17 |  1155 |      0 |      0 |          0 |
|             mul_82ns_6ns_87_5_0_U16                                               |                                                              bd_0_hls_inst_0_SABR_mul_82ns_6ns_87_5_0 |        534 |        509 |       0 |   25 |   272 |      0 |      0 |          0 |
|             mul_83ns_6ns_89_5_0_U17                                               |                                                              bd_0_hls_inst_0_SABR_mul_83ns_6ns_89_5_0 |        528 |        511 |       0 |   17 |   268 |      0 |      0 |          0 |
|             mul_87ns_6ns_92_5_0_U18                                               |                                                              bd_0_hls_inst_0_SABR_mul_87ns_6ns_92_5_0 |        568 |        538 |       0 |   30 |   287 |      0 |      0 |          0 |
|             mul_92ns_6ns_97_5_0_U19                                               |                                                              bd_0_hls_inst_0_SABR_mul_92ns_6ns_97_5_0 |        605 |        570 |       0 |   35 |   302 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log0_lut_table_array_U                 | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud |        109 |        109 |       0 |    0 |   109 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi |         84 |         84 |       0 |    0 |    90 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j |         71 |         71 |       0 |    0 |    76 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi |         56 |         56 |       0 |    0 |    61 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs |         81 |         81 |       0 |    0 |    41 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC |         26 |         26 |       0 |    0 |    31 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U  | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe |        157 |        157 |       0 |    0 |   105 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U  | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg |        182 |        182 |       0 |    0 |   100 |      0 |      0 |          0 |
|             pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U         | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U           | bd_0_hls_inst_0_SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW |        145 |        145 |       0 |    0 |    33 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


