#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5649bf390720 .scope module, "SimulacaoGeral" "SimulacaoGeral" 2 5;
 .timescale 0 0;
v0x5649bf3c0180_0 .var "Clock", 0 0;
o0x7f7b95e42048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5649bf3c0240_0 .net "DadoEscrito", 7 0, o0x7f7b95e42048;  0 drivers
v0x5649bf3c0350_0 .net "DadoLido", 7 0, v0x5649bf39b720_0;  1 drivers
o0x7f7b95e420a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5649bf3c03f0_0 .net "EnderecoDados", 7 0, o0x7f7b95e420a8;  0 drivers
v0x5649bf3c0500_0 .net "InstrucaoLida", 7 0, v0x5649bf3b45e0_0;  1 drivers
v0x5649bf3c0660_0 .var "Reset", 0 0;
S_0x5649bf32d670 .scope module, "memoriaDados" "MemoriaDados" 2 23, 3 1 0, S_0x5649bf390720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x5649bf36f1f0_0 .net "Clock", 0 0, v0x5649bf3c0180_0;  1 drivers
v0x5649bf39b410_0 .net "DadoEscr", 7 0, o0x7f7b95e42048;  alias, 0 drivers
v0x5649bf39b720_0 .var "DadoLido", 7 0;
v0x5649bf391470 .array "Dados", 255 0, 7 0;
v0x5649bf391a10_0 .net "Endereco", 7 0, o0x7f7b95e420a8;  alias, 0 drivers
o0x7f7b95e420d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649bf39ca10_0 .net "MenRead", 0 0, o0x7f7b95e420d8;  0 drivers
o0x7f7b95e42108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5649bf3b4090_0 .net "MenWrite", 0 0, o0x7f7b95e42108;  0 drivers
E_0x5649bf326a30 .event negedge, v0x5649bf36f1f0_0;
E_0x5649bf39e3b0 .event posedge, v0x5649bf36f1f0_0;
S_0x5649bf3b4210 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 2 31, 4 1 0, S_0x5649bf390720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x5649bf3b4460_0 .net "Clock", 0 0, v0x5649bf3c0180_0;  alias, 1 drivers
v0x5649bf3b4520_0 .net "Endereco", 7 0, v0x5649bf3bb800_0;  1 drivers
v0x5649bf3b45e0_0 .var "Instrucao", 7 0;
v0x5649bf3b46a0 .array "Instrucoes", 255 0, 7 0;
S_0x5649bf3b47e0 .scope module, "nrisc" "nRisc" 2 15, 5 13 0, S_0x5649bf390720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "InstrucaoLida";
    .port_info 3 /INPUT 8 "EnderecoDados";
    .port_info 4 /INPUT 8 "DadoEscrito";
    .port_info 5 /INPUT 8 "DadoLido";
v0x5649bf3bd700_0 .net "ALUOp", 1 0, v0x5649bf3bc7c0_0;  1 drivers
v0x5649bf3bd7e0_0 .net "ALUSrc1", 0 0, v0x5649bf3bc8a0_0;  1 drivers
v0x5649bf3bd8f0_0 .net "ALUSrc2", 1 0, v0x5649bf3bc970_0;  1 drivers
v0x5649bf3bd9e0_0 .net "Clock", 0 0, v0x5649bf3c0180_0;  alias, 1 drivers
v0x5649bf3bda80_0 .net "Cond", 0 0, v0x5649bf3bca70_0;  1 drivers
v0x5649bf3bdb70_0 .net "Dado1", 7 0, v0x5649bf3b5ef0_0;  1 drivers
v0x5649bf3bdc10_0 .net "Dado2", 7 0, v0x5649bf3b5f90_0;  1 drivers
v0x5649bf3bdd20_0 .net "DadoEscrito", 7 0, o0x7f7b95e42048;  alias, 0 drivers
v0x5649bf3bdde0_0 .net "DadoLido", 7 0, v0x5649bf39b720_0;  alias, 1 drivers
v0x5649bf3bdf10_0 .net "EnderecoDados", 7 0, o0x7f7b95e420a8;  alias, 0 drivers
v0x5649bf3bdfd0_0 .net "ImediatoExtendido", 7 0, L_0x5649bf3c1690;  1 drivers
v0x5649bf3be0c0_0 .net "InstrucaoLida", 7 0, v0x5649bf3b45e0_0;  alias, 1 drivers
v0x5649bf3be180_0 .net "Jump", 0 0, v0x5649bf3bcc30_0;  1 drivers
v0x5649bf3be270_0 .net "JumpValue", 1 0, v0x5649bf3bccd0_0;  1 drivers
v0x5649bf3be360_0 .net "MemRead", 0 0, o0x7f7b95e420d8;  alias, 0 drivers
v0x5649bf3be400_0 .net "MemToReg", 0 0, v0x5649bf3bce40_0;  1 drivers
v0x5649bf3be4f0_0 .net "MemWrite", 0 0, o0x7f7b95e42108;  alias, 0 drivers
v0x5649bf3be590_0 .net "MenRead", 0 0, v0x5649bf3bcda0_0;  1 drivers
v0x5649bf3be630_0 .net "MenWrite", 0 0, v0x5649bf3bcfa0_0;  1 drivers
v0x5649bf3be6d0_0 .net "PCOut", 7 0, v0x5649bf3bb9f0_0;  1 drivers
v0x5649bf3be7c0_0 .net "PCWrite", 0 0, v0x5649bf3bd0e0_0;  1 drivers
v0x5649bf3be8b0_0 .net "RegDst", 0 0, v0x5649bf3bd1b0_0;  1 drivers
v0x5649bf3be9a0_0 .net "RegOrg1", 0 0, v0x5649bf3bd280_0;  1 drivers
v0x5649bf3bea90_0 .net "RegOrg2", 1 0, v0x5649bf3bd350_0;  1 drivers
v0x5649bf3beb80_0 .net "RegWrite", 0 0, v0x5649bf3bd420_0;  1 drivers
v0x5649bf3bec70_0 .net "Reset", 0 0, v0x5649bf3c0660_0;  1 drivers
v0x5649bf3bed10_0 .net "ResultadoALU", 7 0, v0x5649bf3bc1a0_0;  1 drivers
v0x5649bf3bee00_0 .net "ResultadoAND", 0 0, L_0x5649bf3c1960;  1 drivers
v0x5649bf3beef0_0 .net "ResultadoSomador1", 7 0, L_0x5649bf3c18c0;  1 drivers
v0x5649bf3befb0_0 .net "ResultadoSomador2", 7 0, L_0x5649bf3c2750;  1 drivers
v0x5649bf3bf070_0 .net "SaidaMuxALUSrc1", 7 0, L_0x5649bf3c1f80;  1 drivers
v0x5649bf3bf180_0 .net "SaidaMuxALUSrc2", 7 0, L_0x5649bf3c2380;  1 drivers
v0x5649bf3bf290_0 .net "SaidaMuxEntradaJump", 7 0, L_0x5649bf3c2880;  1 drivers
v0x5649bf3bf5b0_0 .net "SaidaMuxJump", 7 0, L_0x5649bf3c2a40;  1 drivers
v0x5649bf3bf6c0_0 .net "SaidaMuxJumpValue", 7 0, L_0x5649bf3c1e00;  1 drivers
v0x5649bf3bf7d0_0 .net "SaidaMuxMemToReg", 7 0, L_0x5649bf3c2bf0;  1 drivers
v0x5649bf3bf8e0_0 .net "SaidaMuxRegDst", 2 0, L_0x5649bf3c1100;  1 drivers
v0x5649bf3bf9f0_0 .net "SaidaMuxRegOrg1", 2 0, L_0x5649bf3c0700;  1 drivers
v0x5649bf3bfb00_0 .net "SaidaMuxRegOrg2", 2 0, L_0x5649bf3c0bc0;  1 drivers
v0x5649bf3bfc10_0 .net "ZeroALU", 0 0, v0x5649bf3bc270_0;  1 drivers
L_0x7f7b95bb73c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5649bf3bfd00_0 .net/2u *"_ivl_30", 2 0, L_0x7f7b95bb73c0;  1 drivers
v0x5649bf3bfde0_0 .net *"_ivl_33", 4 0, L_0x5649bf3c24c0;  1 drivers
L_0x7f7b95bb70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5649bf3bfec0_0 .net/2u *"_ivl_6", 0 0, L_0x7f7b95bb70f0;  1 drivers
v0x5649bf3bffa0_0 .net *"_ivl_9", 1 0, L_0x5649bf3c0e80;  1 drivers
L_0x5649bf3c07c0 .part v0x5649bf3b45e0_0, 3, 3;
L_0x5649bf3c0d00 .part v0x5649bf3b45e0_0, 0, 3;
L_0x5649bf3c0e80 .part v0x5649bf3b45e0_0, 1, 2;
L_0x5649bf3c0f20 .concat [ 2 1 0 0], L_0x5649bf3c0e80, L_0x7f7b95bb70f0;
L_0x5649bf3c11a0 .part v0x5649bf3b45e0_0, 3, 3;
L_0x5649bf3c12e0 .part v0x5649bf3b45e0_0, 6, 2;
L_0x5649bf3c13c0 .part v0x5649bf3b45e0_0, 0, 3;
L_0x5649bf3c17d0 .part v0x5649bf3b45e0_0, 1, 5;
L_0x5649bf3c24c0 .part v0x5649bf3b45e0_0, 1, 5;
L_0x5649bf3c2560 .concat [ 5 3 0 0], L_0x5649bf3c24c0, L_0x7f7b95bb73c0;
S_0x5649bf3b4a60 .scope module, "Somador1" "Somador" 5 105, 6 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x5649bf3b4c90_0 .net/s "Entrada1", 7 0, v0x5649bf3bb9f0_0;  alias, 1 drivers
L_0x7f7b95bb71c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b4d90_0 .net/s "Entrada2", 7 0, L_0x7f7b95bb71c8;  1 drivers
v0x5649bf3b4e70_0 .net/s "Resultado", 7 0, L_0x5649bf3c18c0;  alias, 1 drivers
L_0x5649bf3c18c0 .arith/sum 8, v0x5649bf3bb9f0_0, L_0x7f7b95bb71c8;
S_0x5649bf3b4fb0 .scope module, "Somador2" "Somador" 5 128, 6 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x5649bf3b51e0_0 .net/s "Entrada1", 7 0, L_0x5649bf3c18c0;  alias, 1 drivers
v0x5649bf3b52c0_0 .net/s "Entrada2", 7 0, L_0x5649bf3c1e00;  alias, 1 drivers
v0x5649bf3b5380_0 .net/s "Resultado", 7 0, L_0x5649bf3c2750;  alias, 1 drivers
L_0x5649bf3c2750 .arith/sum 8, L_0x5649bf3c18c0, L_0x5649bf3c1e00;
S_0x5649bf3b54f0 .scope module, "andCond" "AND" 5 140, 7 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Entrada1";
    .port_info 1 /INPUT 1 "Entrada2";
    .port_info 2 /OUTPUT 1 "Resultado";
L_0x5649bf3c1960 .functor AND 1, v0x5649bf3bca70_0, v0x5649bf3bc270_0, C4<1>, C4<1>;
v0x5649bf3b5750_0 .net "Entrada1", 0 0, v0x5649bf3bca70_0;  alias, 1 drivers
v0x5649bf3b5810_0 .net "Entrada2", 0 0, v0x5649bf3bc270_0;  alias, 1 drivers
v0x5649bf3b58d0_0 .net "Resultado", 0 0, L_0x5649bf3c1960;  alias, 1 drivers
S_0x5649bf3b5a20 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 5 91, 8 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x5649bf3b5d20 .array "BR", 0 7, 7 0;
v0x5649bf3b5de0_0 .net "Clock", 0 0, v0x5649bf3c0180_0;  alias, 1 drivers
v0x5649bf3b5ef0_0 .var "Dado1", 7 0;
v0x5649bf3b5f90_0 .var "Dado2", 7 0;
v0x5649bf3b6070_0 .net "DadoEscr", 7 0, L_0x5649bf3c2bf0;  alias, 1 drivers
v0x5649bf3b61a0_0 .net "RegEscr", 2 0, L_0x5649bf3c1100;  alias, 1 drivers
v0x5649bf3b6280_0 .net "RegLido1", 2 0, L_0x5649bf3c0700;  alias, 1 drivers
v0x5649bf3b6360_0 .net "RegLido2", 2 0, L_0x5649bf3c0bc0;  alias, 1 drivers
v0x5649bf3b6440_0 .net "RegWrite", 0 0, v0x5649bf3bd420_0;  alias, 1 drivers
S_0x5649bf3b6600 .scope module, "extensorDeSinal" "ExtensorDeSinal" 5 101, 9 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x5649bf3b6800_0 .net/s "Entrada", 4 0, L_0x5649bf3c17d0;  1 drivers
v0x5649bf3b6900_0 .net/s "Resultado", 7 0, L_0x5649bf3c1690;  alias, 1 drivers
v0x5649bf3b69e0_0 .net *"_ivl_1", 0 0, L_0x5649bf3c1460;  1 drivers
v0x5649bf3b6aa0_0 .net *"_ivl_3", 0 0, L_0x5649bf3c1500;  1 drivers
v0x5649bf3b6b80_0 .net *"_ivl_5", 0 0, L_0x5649bf3c15f0;  1 drivers
L_0x5649bf3c1460 .part L_0x5649bf3c17d0, 4, 1;
L_0x5649bf3c1500 .part L_0x5649bf3c17d0, 4, 1;
L_0x5649bf3c15f0 .part L_0x5649bf3c17d0, 4, 1;
L_0x5649bf3c1690 .concat [ 5 1 1 1], L_0x5649bf3c17d0, L_0x5649bf3c15f0, L_0x5649bf3c1500, L_0x5649bf3c1460;
S_0x5649bf3b6d10 .scope module, "muxALUSrc1" "MUX2_8" 5 116, 10 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x5649bf3b6ef0_0 .net "Controle", 0 0, v0x5649bf3bc8a0_0;  alias, 1 drivers
L_0x7f7b95bb72e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b6fb0_0 .net "Entrada0", 7 0, L_0x7f7b95bb72e8;  1 drivers
v0x5649bf3b7090_0 .net "Entrada1", 7 0, v0x5649bf3b5ef0_0;  alias, 1 drivers
v0x5649bf3b7160_0 .net "Resultado", 7 0, L_0x5649bf3c1f80;  alias, 1 drivers
L_0x5649bf3c1f80 .functor MUXZ 8, L_0x7f7b95bb72e8, v0x5649bf3b5ef0_0, v0x5649bf3bc8a0_0, C4<>;
S_0x5649bf3b72d0 .scope module, "muxALUSrc2" "MUX3_8" 5 122, 11 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x5649bf3b7530_0 .net "Controle", 1 0, v0x5649bf3bc970_0;  alias, 1 drivers
v0x5649bf3b7630_0 .net "Entrada0", 7 0, v0x5649bf3b5f90_0;  alias, 1 drivers
v0x5649bf3b7720_0 .net "Entrada1", 7 0, L_0x5649bf3c2560;  1 drivers
o0x7f7b95e42c48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5649bf3b77f0_0 .net "Entrada2", 7 0, o0x7f7b95e42c48;  0 drivers
v0x5649bf3b78d0_0 .net "Resultado", 7 0, L_0x5649bf3c2380;  alias, 1 drivers
L_0x7f7b95bb7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b7a00_0 .net/2u *"_ivl_0", 1 0, L_0x7f7b95bb7330;  1 drivers
v0x5649bf3b7ae0_0 .net *"_ivl_2", 0 0, L_0x5649bf3c2070;  1 drivers
L_0x7f7b95bb7378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b7ba0_0 .net/2u *"_ivl_4", 1 0, L_0x7f7b95bb7378;  1 drivers
v0x5649bf3b7c80_0 .net *"_ivl_6", 0 0, L_0x5649bf3c2160;  1 drivers
v0x5649bf3b7d40_0 .net *"_ivl_8", 7 0, L_0x5649bf3c2290;  1 drivers
L_0x5649bf3c2070 .cmp/eq 2, v0x5649bf3bc970_0, L_0x7f7b95bb7330;
L_0x5649bf3c2160 .cmp/eq 2, v0x5649bf3bc970_0, L_0x7f7b95bb7378;
L_0x5649bf3c2290 .functor MUXZ 8, o0x7f7b95e42c48, L_0x5649bf3c2560, L_0x5649bf3c2160, C4<>;
L_0x5649bf3c2380 .functor MUXZ 8, L_0x5649bf3c2290, v0x5649bf3b5f90_0, L_0x5649bf3c2070, C4<>;
S_0x5649bf3b7ec0 .scope module, "muxEntradaJump" "MUX2_8" 5 145, 10 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x5649bf3b8050_0 .net "Controle", 0 0, L_0x5649bf3c1960;  alias, 1 drivers
v0x5649bf3b8140_0 .net "Entrada0", 7 0, L_0x5649bf3c2750;  alias, 1 drivers
v0x5649bf3b8210_0 .net "Entrada1", 7 0, L_0x5649bf3c18c0;  alias, 1 drivers
v0x5649bf3b8330_0 .net "Resultado", 7 0, L_0x5649bf3c2880;  alias, 1 drivers
L_0x5649bf3c2880 .functor MUXZ 8, L_0x5649bf3c2750, L_0x5649bf3c18c0, L_0x5649bf3c1960, C4<>;
S_0x5649bf3b8470 .scope module, "muxJump" "MUX2_8" 5 151, 10 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x5649bf3b8650_0 .net "Controle", 0 0, v0x5649bf3bcc30_0;  alias, 1 drivers
v0x5649bf3b8730_0 .net "Entrada0", 7 0, L_0x5649bf3c18c0;  alias, 1 drivers
v0x5649bf3b87f0_0 .net "Entrada1", 7 0, L_0x5649bf3c2880;  alias, 1 drivers
v0x5649bf3b88f0_0 .net "Resultado", 7 0, L_0x5649bf3c2a40;  alias, 1 drivers
L_0x5649bf3c2a40 .functor MUXZ 8, L_0x5649bf3c18c0, L_0x5649bf3c2880, v0x5649bf3bcc30_0, C4<>;
S_0x5649bf3b8a60 .scope module, "muxJumpValue" "MUX3_8" 5 110, 11 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x5649bf3b8c70_0 .net "Controle", 1 0, v0x5649bf3bccd0_0;  alias, 1 drivers
v0x5649bf3b8d70_0 .net "Entrada0", 7 0, L_0x5649bf3c1690;  alias, 1 drivers
v0x5649bf3b8e60_0 .net "Entrada1", 7 0, v0x5649bf3b5ef0_0;  alias, 1 drivers
L_0x7f7b95bb72a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b8f80_0 .net "Entrada2", 7 0, L_0x7f7b95bb72a0;  1 drivers
v0x5649bf3b9040_0 .net "Resultado", 7 0, L_0x5649bf3c1e00;  alias, 1 drivers
L_0x7f7b95bb7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b9150_0 .net/2u *"_ivl_0", 1 0, L_0x7f7b95bb7210;  1 drivers
v0x5649bf3b9210_0 .net *"_ivl_2", 0 0, L_0x5649bf3c1a20;  1 drivers
L_0x7f7b95bb7258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b92d0_0 .net/2u *"_ivl_4", 1 0, L_0x7f7b95bb7258;  1 drivers
v0x5649bf3b93b0_0 .net *"_ivl_6", 0 0, L_0x5649bf3c1ba0;  1 drivers
v0x5649bf3b9500_0 .net *"_ivl_8", 7 0, L_0x5649bf3c1cd0;  1 drivers
L_0x5649bf3c1a20 .cmp/eq 2, v0x5649bf3bccd0_0, L_0x7f7b95bb7210;
L_0x5649bf3c1ba0 .cmp/eq 2, v0x5649bf3bccd0_0, L_0x7f7b95bb7258;
L_0x5649bf3c1cd0 .functor MUXZ 8, L_0x7f7b95bb72a0, v0x5649bf3b5ef0_0, L_0x5649bf3c1ba0, C4<>;
L_0x5649bf3c1e00 .functor MUXZ 8, L_0x5649bf3c1cd0, L_0x5649bf3c1690, L_0x5649bf3c1a20, C4<>;
S_0x5649bf3b9680 .scope module, "muxMemToReg" "MUX2_8" 5 157, 10 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x5649bf3b9810_0 .net "Controle", 0 0, v0x5649bf3bce40_0;  alias, 1 drivers
v0x5649bf3b98f0_0 .net "Entrada0", 7 0, v0x5649bf3bc1a0_0;  alias, 1 drivers
v0x5649bf3b99d0_0 .net "Entrada1", 7 0, v0x5649bf39b720_0;  alias, 1 drivers
v0x5649bf3b9ad0_0 .net "Resultado", 7 0, L_0x5649bf3c2bf0;  alias, 1 drivers
L_0x5649bf3c2bf0 .functor MUXZ 8, v0x5649bf3bc1a0_0, v0x5649bf39b720_0, v0x5649bf3bce40_0, C4<>;
S_0x5649bf3b9c30 .scope module, "muxRegDst" "MUX2_3" 5 67, 12 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x5649bf3b9e10_0 .net "Controle", 0 0, v0x5649bf3bd1b0_0;  alias, 1 drivers
v0x5649bf3b9ef0_0 .net "Entrada0", 2 0, L_0x5649bf3c11a0;  1 drivers
L_0x7f7b95bb7180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5649bf3b9fd0_0 .net "Entrada1", 2 0, L_0x7f7b95bb7180;  1 drivers
v0x5649bf3ba0c0_0 .net "Resultado", 2 0, L_0x5649bf3c1100;  alias, 1 drivers
L_0x5649bf3c1100 .functor MUXZ 3, L_0x5649bf3c11a0, L_0x7f7b95bb7180, v0x5649bf3bd1b0_0, C4<>;
S_0x5649bf3ba240 .scope module, "muxRegOrg1" "MUX2_3" 5 54, 12 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x5649bf3ba490_0 .net "Controle", 0 0, v0x5649bf3bd280_0;  alias, 1 drivers
v0x5649bf3ba570_0 .net "Entrada0", 2 0, L_0x5649bf3c07c0;  1 drivers
L_0x7f7b95bb7018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5649bf3ba650_0 .net "Entrada1", 2 0, L_0x7f7b95bb7018;  1 drivers
v0x5649bf3ba740_0 .net "Resultado", 2 0, L_0x5649bf3c0700;  alias, 1 drivers
L_0x5649bf3c0700 .functor MUXZ 3, L_0x5649bf3c07c0, L_0x7f7b95bb7018, v0x5649bf3bd280_0, C4<>;
S_0x5649bf3ba8c0 .scope module, "muxRegOrg2" "MUX3_3" 5 60, 13 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x5649bf3bab20_0 .net "Controle", 1 0, v0x5649bf3bd350_0;  alias, 1 drivers
v0x5649bf3bac20_0 .net "Entrada0", 2 0, L_0x5649bf3c0d00;  1 drivers
v0x5649bf3bad00_0 .net "Entrada1", 2 0, L_0x5649bf3c0f20;  1 drivers
L_0x7f7b95bb7138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5649bf3badf0_0 .net "Entrada2", 2 0, L_0x7f7b95bb7138;  1 drivers
v0x5649bf3baed0_0 .net "Resultado", 2 0, L_0x5649bf3c0bc0;  alias, 1 drivers
L_0x7f7b95bb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5649bf3bafe0_0 .net/2u *"_ivl_0", 1 0, L_0x7f7b95bb7060;  1 drivers
v0x5649bf3bb0a0_0 .net *"_ivl_2", 0 0, L_0x5649bf3c08b0;  1 drivers
L_0x7f7b95bb70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5649bf3bb160_0 .net/2u *"_ivl_4", 1 0, L_0x7f7b95bb70a8;  1 drivers
v0x5649bf3bb240_0 .net *"_ivl_6", 0 0, L_0x5649bf3c09a0;  1 drivers
v0x5649bf3bb390_0 .net *"_ivl_8", 2 0, L_0x5649bf3c0ad0;  1 drivers
L_0x5649bf3c08b0 .cmp/eq 2, v0x5649bf3bd350_0, L_0x7f7b95bb7060;
L_0x5649bf3c09a0 .cmp/eq 2, v0x5649bf3bd350_0, L_0x7f7b95bb70a8;
L_0x5649bf3c0ad0 .functor MUXZ 3, L_0x7f7b95bb7138, L_0x5649bf3c0f20, L_0x5649bf3c09a0, C4<>;
L_0x5649bf3c0bc0 .functor MUXZ 3, L_0x5649bf3c0ad0, L_0x5649bf3c0d00, L_0x5649bf3c08b0, C4<>;
S_0x5649bf3bb540 .scope module, "pc1" "PC" 5 163, 14 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "PCIn";
    .port_info 1 /OUTPUT 8 "PCOut";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "Clock";
v0x5649bf3bb740_0 .net "Clock", 0 0, v0x5649bf3c0180_0;  alias, 1 drivers
v0x5649bf3bb800_0 .var "PC", 7 0;
v0x5649bf3bb8f0_0 .net "PCIn", 7 0, L_0x5649bf3c2a40;  alias, 1 drivers
v0x5649bf3bb9f0_0 .var "PCOut", 7 0;
v0x5649bf3bbac0_0 .net "PCWrite", 0 0, v0x5649bf3bd0e0_0;  alias, 1 drivers
S_0x5649bf3bbc10 .scope module, "ula" "ULA" 5 133, 15 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 8 "Resultado";
    .port_info 4 /INPUT 2 "ALUOp";
v0x5649bf3bbeb0_0 .net "ALUOp", 1 0, v0x5649bf3bc7c0_0;  alias, 1 drivers
v0x5649bf3bbfb0_0 .net/s "Entrada1", 7 0, L_0x5649bf3c1f80;  alias, 1 drivers
v0x5649bf3bc0a0_0 .net/s "Entrada2", 7 0, L_0x5649bf3c2380;  alias, 1 drivers
v0x5649bf3bc1a0_0 .var "Resultado", 7 0;
v0x5649bf3bc270_0 .var "Zero", 0 0;
E_0x5649bf39ab50 .event edge, v0x5649bf3b78d0_0, v0x5649bf3b7160_0;
S_0x5649bf3bc3d0 .scope module, "unidadeControle" "UnidadeControle" 5 73, 16 1 0, S_0x5649bf3b47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x5649bf3bc7c0_0 .var "ALUOp", 1 0;
v0x5649bf3bc8a0_0 .var "ALUSrc1", 0 0;
v0x5649bf3bc970_0 .var "ALUSrc2", 1 0;
v0x5649bf3bca70_0 .var "Cond", 0 0;
v0x5649bf3bcb40_0 .net "Funct", 2 0, L_0x5649bf3c13c0;  1 drivers
v0x5649bf3bcc30_0 .var "Jump", 0 0;
v0x5649bf3bccd0_0 .var "JumpValue", 1 0;
v0x5649bf3bcda0_0 .var "MenRead", 0 0;
v0x5649bf3bce40_0 .var "MenToReg", 0 0;
v0x5649bf3bcfa0_0 .var "MenWrite", 0 0;
v0x5649bf3bd040_0 .net "Opcode", 1 0, L_0x5649bf3c12e0;  1 drivers
v0x5649bf3bd0e0_0 .var "PCWrite", 0 0;
v0x5649bf3bd1b0_0 .var "RegDst", 0 0;
v0x5649bf3bd280_0 .var "RegOrg1", 0 0;
v0x5649bf3bd350_0 .var "RegOrg2", 1 0;
v0x5649bf3bd420_0 .var "RegWrite", 0 0;
E_0x5649bf3bc740 .event edge, v0x5649bf3bcb40_0, v0x5649bf3bd040_0;
    .scope S_0x5649bf3bc3d0;
T_0 ;
    %wait E_0x5649bf3bc740;
    %load/vec4 v0x5649bf3bd040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x5649bf3bcb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x5649bf3bcb40_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x5649bf3bcb40_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bd280_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5649bf3bd350_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5649bf3bc8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5649bf3bc970_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5649bf3bc7c0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5649bf3bccd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5649bf3bca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3bce40_0, 0, 1;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5649bf3b5a20;
T_1 ;
    %wait E_0x5649bf39e3b0;
    %load/vec4 v0x5649bf3b6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5649bf3b6070_0;
    %load/vec4 v0x5649bf3b61a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5649bf3b5d20, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5649bf3b5a20;
T_2 ;
    %wait E_0x5649bf326a30;
    %load/vec4 v0x5649bf3b6280_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5649bf3b5d20, 4;
    %store/vec4 v0x5649bf3b5ef0_0, 0, 8;
    %load/vec4 v0x5649bf3b6360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5649bf3b5d20, 4;
    %store/vec4 v0x5649bf3b5f90_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5649bf3bbc10;
T_3 ;
    %wait E_0x5649bf39ab50;
    %load/vec4 v0x5649bf3bbeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5649bf3bbfb0_0;
    %load/vec4 v0x5649bf3bc0a0_0;
    %add;
    %store/vec4 v0x5649bf3bc1a0_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x5649bf3bbfb0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5649bf3bc1a0_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5649bf3bbfb0_0;
    %load/vec4 v0x5649bf3bc0a0_0;
    %sub;
    %store/vec4 v0x5649bf3bc1a0_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5649bf3bbfb0_0;
    %load/vec4 v0x5649bf3bc0a0_0;
    %sub;
    %store/vec4 v0x5649bf3bc1a0_0, 0, 8;
    %load/vec4 v0x5649bf3bc1a0_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5649bf3bc1a0_0, 4, 7;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5649bf3bc1a0_0;
    %or/r;
    %store/vec4 v0x5649bf3bc270_0, 0, 1;
    %load/vec4 v0x5649bf3bc270_0;
    %inv;
    %store/vec4 v0x5649bf3bc270_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5649bf3bb540;
T_4 ;
    %wait E_0x5649bf39e3b0;
    %load/vec4 v0x5649bf3bbac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5649bf3bb8f0_0;
    %store/vec4 v0x5649bf3bb800_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5649bf3bb540;
T_5 ;
    %wait E_0x5649bf326a30;
    %load/vec4 v0x5649bf3bb800_0;
    %store/vec4 v0x5649bf3bb9f0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5649bf32d670;
T_6 ;
    %wait E_0x5649bf39e3b0;
    %load/vec4 v0x5649bf3b4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5649bf39b410_0;
    %load/vec4 v0x5649bf391a10_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5649bf391470, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5649bf32d670;
T_7 ;
    %wait E_0x5649bf326a30;
    %load/vec4 v0x5649bf39ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5649bf391a10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5649bf391470, 4;
    %store/vec4 v0x5649bf39b720_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5649bf3b4210;
T_8 ;
    %wait E_0x5649bf326a30;
    %load/vec4 v0x5649bf3b4520_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5649bf3b46a0, 4;
    %store/vec4 v0x5649bf3b45e0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5649bf390720;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5649bf3bb800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5649bf3c0180_0, 0, 1;
    %vpi_call 2 42 "$readmemb", "dados.txt", v0x5649bf391470 {0 0 0};
    %vpi_call 2 43 "$readmemb", "instrucoes.txt", v0x5649bf3b46a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5649bf390720;
T_10 ;
    %vpi_call 2 52 "$monitor", "Time=%0d inst=%b comp=%b out=%b clk=%0d", $time, v0x5649bf3c0500_0, v0x5649bf3b45e0_0, v0x5649bf3bb800_0, v0x5649bf3c0180_0 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5649bf390720;
T_11 ;
    %load/vec4 v0x5649bf3be6d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5649bf3b46a0, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 61 "$finish" {0 0 0};
T_11.0 ;
    %delay 1, 0;
    %load/vec4 v0x5649bf3c0180_0;
    %inv;
    %store/vec4 v0x5649bf3c0180_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./nRisc.v";
    "./src/Somador.v";
    "./src/AND.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/PC.v";
    "./src/ULA.v";
    "./src/UnidadeControle.v";
