|complex_mult_func_tb
apluswb[0] <= complex_mult_func:testmath.port3
apluswb[1] <= complex_mult_func:testmath.port3
apluswb[2] <= complex_mult_func:testmath.port3
apluswb[3] <= complex_mult_func:testmath.port3
apluswb[4] <= complex_mult_func:testmath.port3
apluswb[5] <= complex_mult_func:testmath.port3
apluswb[6] <= complex_mult_func:testmath.port3
apluswb[7] <= complex_mult_func:testmath.port3
apluswb[8] <= complex_mult_func:testmath.port3
apluswb[9] <= complex_mult_func:testmath.port3
apluswb[10] <= complex_mult_func:testmath.port3
apluswb[11] <= complex_mult_func:testmath.port3
apluswb[12] <= complex_mult_func:testmath.port3
apluswb[13] <= complex_mult_func:testmath.port3
apluswb[14] <= complex_mult_func:testmath.port3
apluswb[15] <= complex_mult_func:testmath.port3
apluswb[16] <= complex_mult_func:testmath.port3
apluswb[17] <= complex_mult_func:testmath.port3
apluswb[18] <= complex_mult_func:testmath.port3
apluswb[19] <= complex_mult_func:testmath.port3
apluswb[20] <= complex_mult_func:testmath.port3
apluswb[21] <= complex_mult_func:testmath.port3
apluswb[22] <= complex_mult_func:testmath.port3
apluswb[23] <= complex_mult_func:testmath.port3
apluswb[24] <= complex_mult_func:testmath.port3
apluswb[25] <= complex_mult_func:testmath.port3
apluswb[26] <= complex_mult_func:testmath.port3
apluswb[27] <= complex_mult_func:testmath.port3
apluswb[28] <= complex_mult_func:testmath.port3
apluswb[29] <= complex_mult_func:testmath.port3
apluswb[30] <= complex_mult_func:testmath.port3
apluswb[31] <= complex_mult_func:testmath.port3
a_wb[0] <= complex_mult_func:testmath.port4
a_wb[1] <= complex_mult_func:testmath.port4
a_wb[2] <= complex_mult_func:testmath.port4
a_wb[3] <= complex_mult_func:testmath.port4
a_wb[4] <= complex_mult_func:testmath.port4
a_wb[5] <= complex_mult_func:testmath.port4
a_wb[6] <= complex_mult_func:testmath.port4
a_wb[7] <= complex_mult_func:testmath.port4
a_wb[8] <= complex_mult_func:testmath.port4
a_wb[9] <= complex_mult_func:testmath.port4
a_wb[10] <= complex_mult_func:testmath.port4
a_wb[11] <= complex_mult_func:testmath.port4
a_wb[12] <= complex_mult_func:testmath.port4
a_wb[13] <= complex_mult_func:testmath.port4
a_wb[14] <= complex_mult_func:testmath.port4
a_wb[15] <= complex_mult_func:testmath.port4
a_wb[16] <= complex_mult_func:testmath.port4
a_wb[17] <= complex_mult_func:testmath.port4
a_wb[18] <= complex_mult_func:testmath.port4
a_wb[19] <= complex_mult_func:testmath.port4
a_wb[20] <= complex_mult_func:testmath.port4
a_wb[21] <= complex_mult_func:testmath.port4
a_wb[22] <= complex_mult_func:testmath.port4
a_wb[23] <= complex_mult_func:testmath.port4
a_wb[24] <= complex_mult_func:testmath.port4
a_wb[25] <= complex_mult_func:testmath.port4
a_wb[26] <= complex_mult_func:testmath.port4
a_wb[27] <= complex_mult_func:testmath.port4
a_wb[28] <= complex_mult_func:testmath.port4
a_wb[29] <= complex_mult_func:testmath.port4
a_wb[30] <= complex_mult_func:testmath.port4
a_wb[31] <= complex_mult_func:testmath.port4


|complex_mult_func_tb|complex_mult_func:testmath
A[0] => Add2.IN32
A[0] => Add6.IN32
A[1] => Add2.IN31
A[1] => Add6.IN31
A[2] => Add2.IN30
A[2] => Add6.IN30
A[3] => Add2.IN29
A[3] => Add6.IN29
A[4] => Add2.IN28
A[4] => Add6.IN28
A[5] => Add2.IN27
A[5] => Add6.IN27
A[6] => Add2.IN26
A[6] => Add6.IN26
A[7] => Add2.IN25
A[7] => Add6.IN25
A[8] => Add2.IN24
A[8] => Add6.IN24
A[9] => Add2.IN23
A[9] => Add6.IN23
A[10] => Add2.IN22
A[10] => Add6.IN22
A[11] => Add2.IN21
A[11] => Add6.IN21
A[12] => Add2.IN20
A[12] => Add6.IN20
A[13] => Add2.IN19
A[13] => Add6.IN19
A[14] => Add2.IN18
A[14] => Add6.IN18
A[15] => Add2.IN17
A[15] => Add6.IN17
A[16] => Add0.IN32
A[16] => Add4.IN32
A[17] => Add0.IN31
A[17] => Add4.IN31
A[18] => Add0.IN30
A[18] => Add4.IN30
A[19] => Add0.IN29
A[19] => Add4.IN29
A[20] => Add0.IN28
A[20] => Add4.IN28
A[21] => Add0.IN27
A[21] => Add4.IN27
A[22] => Add0.IN26
A[22] => Add4.IN26
A[23] => Add0.IN25
A[23] => Add4.IN25
A[24] => Add0.IN24
A[24] => Add4.IN24
A[25] => Add0.IN23
A[25] => Add4.IN23
A[26] => Add0.IN22
A[26] => Add4.IN22
A[27] => Add0.IN21
A[27] => Add4.IN21
A[28] => Add0.IN20
A[28] => Add4.IN20
A[29] => Add0.IN19
A[29] => Add4.IN19
A[30] => Add0.IN18
A[30] => Add4.IN18
A[31] => Add0.IN17
A[31] => Add4.IN17
B[0] => Mult1.IN15
B[0] => Mult3.IN15
B[1] => Mult1.IN14
B[1] => Mult3.IN14
B[2] => Mult1.IN13
B[2] => Mult3.IN13
B[3] => Mult1.IN12
B[3] => Mult3.IN12
B[4] => Mult1.IN11
B[4] => Mult3.IN11
B[5] => Mult1.IN10
B[5] => Mult3.IN10
B[6] => Mult1.IN9
B[6] => Mult3.IN9
B[7] => Mult1.IN8
B[7] => Mult3.IN8
B[8] => Mult1.IN7
B[8] => Mult3.IN7
B[9] => Mult1.IN6
B[9] => Mult3.IN6
B[10] => Mult1.IN5
B[10] => Mult3.IN5
B[11] => Mult1.IN4
B[11] => Mult3.IN4
B[12] => Mult1.IN3
B[12] => Mult3.IN3
B[13] => Mult1.IN2
B[13] => Mult3.IN2
B[14] => Mult1.IN1
B[14] => Mult3.IN1
B[15] => Mult1.IN0
B[15] => Mult3.IN0
B[16] => Mult0.IN15
B[16] => Mult2.IN15
B[17] => Mult0.IN14
B[17] => Mult2.IN14
B[18] => Mult0.IN13
B[18] => Mult2.IN13
B[19] => Mult0.IN12
B[19] => Mult2.IN12
B[20] => Mult0.IN11
B[20] => Mult2.IN11
B[21] => Mult0.IN10
B[21] => Mult2.IN10
B[22] => Mult0.IN9
B[22] => Mult2.IN9
B[23] => Mult0.IN8
B[23] => Mult2.IN8
B[24] => Mult0.IN7
B[24] => Mult2.IN7
B[25] => Mult0.IN6
B[25] => Mult2.IN6
B[26] => Mult0.IN5
B[26] => Mult2.IN5
B[27] => Mult0.IN4
B[27] => Mult2.IN4
B[28] => Mult0.IN3
B[28] => Mult2.IN3
B[29] => Mult0.IN2
B[29] => Mult2.IN2
B[30] => Mult0.IN1
B[30] => Mult2.IN1
B[31] => Mult0.IN0
B[31] => Mult2.IN0
W[0] => Mult1.IN31
W[0] => Mult2.IN31
W[1] => Mult1.IN30
W[1] => Mult2.IN30
W[2] => Mult1.IN29
W[2] => Mult2.IN29
W[3] => Mult1.IN28
W[3] => Mult2.IN28
W[4] => Mult1.IN27
W[4] => Mult2.IN27
W[5] => Mult1.IN26
W[5] => Mult2.IN26
W[6] => Mult1.IN25
W[6] => Mult2.IN25
W[7] => Mult1.IN24
W[7] => Mult2.IN24
W[8] => Mult1.IN23
W[8] => Mult2.IN23
W[9] => Mult1.IN22
W[9] => Mult2.IN22
W[10] => Mult1.IN21
W[10] => Mult2.IN21
W[11] => Mult1.IN20
W[11] => Mult2.IN20
W[12] => Mult1.IN19
W[12] => Mult2.IN19
W[13] => Mult1.IN18
W[13] => Mult2.IN18
W[14] => Mult1.IN17
W[14] => Mult2.IN17
W[15] => Mult1.IN16
W[15] => Mult2.IN16
W[16] => Mult0.IN31
W[16] => Mult3.IN31
W[17] => Mult0.IN30
W[17] => Mult3.IN30
W[18] => Mult0.IN29
W[18] => Mult3.IN29
W[19] => Mult0.IN28
W[19] => Mult3.IN28
W[20] => Mult0.IN27
W[20] => Mult3.IN27
W[21] => Mult0.IN26
W[21] => Mult3.IN26
W[22] => Mult0.IN25
W[22] => Mult3.IN25
W[23] => Mult0.IN24
W[23] => Mult3.IN24
W[24] => Mult0.IN23
W[24] => Mult3.IN23
W[25] => Mult0.IN22
W[25] => Mult3.IN22
W[26] => Mult0.IN21
W[26] => Mult3.IN21
W[27] => Mult0.IN20
W[27] => Mult3.IN20
W[28] => Mult0.IN19
W[28] => Mult3.IN19
W[29] => Mult0.IN18
W[29] => Mult3.IN18
W[30] => Mult0.IN17
W[30] => Mult3.IN17
W[31] => Mult0.IN16
W[31] => Mult3.IN16
A_PLUS_WB[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_PLUS_WB[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[16] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[17] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[18] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[19] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[20] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[21] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[22] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[23] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[24] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[25] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[26] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[27] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[28] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[29] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[30] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
A_MINUS_WB[31] <= Add5.DB_MAX_OUTPUT_PORT_TYPE


