proc main(uint128 in0_0, uint128 in1_0, uint128 in2_0, uint128 in3_0, uint128 in4_0, uint128 in5_0, uint128 in6_0, uint128 in7_0) =
{ true && and [in0_0 <u 2361183241434822606848@128, in1_0 <u 2361183241434822606848@128, in2_0 <u 2361183241434822606848@128, in3_0 <u 2361183241434822606848@128, in4_0 <u 2361183241434822606848@128, in5_0 <u 2361183241434822606848@128, in6_0 <u 2361183241434822606848@128, in7_0 <u 2361183241434822606848@128] }
mov in10_0_1 in0_0;
mov in10_16_1 in1_0;
mov in10_32_1 in2_0;
mov in10_48_1 in3_0;
mov in10_64_1 in4_0;
mov in10_80_1 in5_0;
mov in10_96_1 in6_0;
mov in10_112_1 in7_0;
mov v1_1 in10_0_1;
add v2_1 v1_1 40564819207303340845695479315968@uint128;
mov out11_0_1 v2_1;
mov v3_1 in10_16_1;
add v4_1 v3_1 40564819207303340847894502572032@uint128;
mov out11_16_1 v4_1;
mov v5_1 in10_32_1;
add v6_1 v5_1 40564819207303340845695479316992@uint128;
mov out11_32_1 v6_1;
mov v7_1 in10_48_1;
add v8_1 v7_1 40564819207303340845695479316992@uint128;
mov out11_48_1 v8_1;
mov v17_1 in10_64_1;
mov v18_1 in10_80_1;
split tmp1_1 tmp2_1 v18_1 96;
shl v19_1 tmp2_1 32;
assume tmp1_1 = 0 && true;
add v20_1 v17_1 v19_1;
add v22_1 v2_1 v20_1;
mov out11_0_2 v22_1;
sub v24_1 v8_1 v20_1;
mov out11_48_2 v24_1;
mov v25_1 in10_80_1;
mov v26_1 in10_112_1;
sub v30_1 v4_1 v26_1;
add v29_1 v25_1 v30_1;
mov out11_16_2 v29_1;
sub v28_1 v6_1 v25_1;
add v32_1 v26_1 v28_1;
mov out11_32_2 v32_1;
mov v33_1 in10_64_1;
split tmp1_2 tmp2_2 v33_1 96;
shl v34_1 tmp2_2 32;
assume tmp1_2 = 0 && true;
sub v35_1 v29_1 v34_1;
mov out11_16_3 v35_1;
mov v36_1 in10_64_1;
split tmp1_3 tmp2_3 v36_1 96;
shl v37_1 tmp2_3 32;
assume tmp1_3 = 0 && true;
add v38_1 v24_1 v37_1;
mov out11_48_3 v38_1;
mov v39_1 in10_80_1;
split tmp1_4 tmp2_4 v39_1 96;
shl v40_1 tmp2_4 32;
assume tmp1_4 = 0 && true;
sub v41_1 v32_1 v40_1;
mov out11_32_3 v41_1;
mov v42_1 in10_96_1;
sub v43_1 v22_1 v42_1;
mov out11_0_3 v43_1;
mov v44_1 in10_96_1;
split tmp1_5 tmp2_5 v44_1 96;
shl v45_1 tmp2_5 32;
assume tmp1_5 = 0 && true;
sub v46_1 v43_1 v45_1;
mov out11_0_4 v46_1;
mov v47_1 in10_96_1;
split tmp1_6 tmp2_6 v47_1 95;
shl v48_1 tmp2_6 33;
assume tmp1_6 = 0 && true;
add v49_1 v35_1 v48_1;
mov out11_16_4 v49_1;
mov v50_1 in10_96_1;
mul v51_1 v50_1 2@uint128;
add v52_1 v41_1 v51_1;
mov out11_32_4 v52_1;
mov v53_1 in10_96_1;
split tmp1_7 tmp2_7 v53_1 96;
shl v54_1 tmp2_7 32;
assume tmp1_7 = 0 && true;
sub v55_1 v38_1 v54_1;
mov out11_48_4 v55_1;
mov v56_1 in10_112_1;
sub v57_1 v46_1 v56_1;
mov out11_0_5 v57_1;
mov v58_1 in10_112_1;
split tmp1_8 tmp2_8 v58_1 96;
shl v59_1 tmp2_8 32;
assume tmp1_8 = 0 && true;
sub v60_1 v57_1 v59_1;
mov out11_0_6 v60_1;
mov v61_1 in10_112_1;
split tmp1_9 tmp2_9 v61_1 95;
shl v62_1 tmp2_9 33;
assume tmp1_9 = 0 && true;
add v63_1 v52_1 v62_1;
mov out11_32_5 v63_1;
mov v64_1 in10_112_1;
mul v65_1 v64_1 3@uint128;
add v66_1 v55_1 v65_1;
mov out11_48_5 v66_1;
mov out0_1 out11_0_6;
mov out1_1 out11_16_4;
mov out2_1 out11_32_5;
mov out3_1 out11_48_5;
{ out0_1 + (out1_1 * 18446744073709551616) + (out2_1 * 340282366920938463463374607431768211456) + (out3_1 * 6277101735386680763835789423207666416102355444464034512896) = in0_0 + (in1_0 * 18446744073709551616) + (in2_0 * 340282366920938463463374607431768211456) + (in3_0 * 6277101735386680763835789423207666416102355444464034512896) + (in4_0 * 115792089237316195423570985008687907853269984665640564039457584007913129639936) + (in5_0 * 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936576) + (in6_0 * 39402006196394479212279040100143613805079739270465446667948293404245721771497210611414266254884915640806627990306816) + (in7_0 * 726838724295606890549323807888004534353641360687318060281490199180639288113397923326191050713763565560762521606266177933534601628614656) (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && and [tmp1_1 = 0@128, tmp1_2 = 0@128, tmp1_3 = 0@128, tmp1_4 = 0@128, tmp1_5 = 0@128, tmp1_6 = 0@128, tmp1_7 = 0@128, tmp1_8 = 0@128, tmp1_9 = 0@128, out0_1 <u 81129638414606681695789005144064@128, out1_1 <u 81129638414606681695789005144064@128, out2_1 <u 81129638414606681695789005144064@128, out3_1 <u 81129638414606681695789005144064@128] }
