INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/ip/program/sim/program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab12/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab13/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab11/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab10/idecode32-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab12/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab13/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab13/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab13/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sources_1/imports/lab13/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ltj/vivado/vivado_project/computer_org_lab09/computer_org_lab09.srcs/sim_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
