#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 23 10:31:06 2024
# Process ID: 34860
# Current directory: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1
# Command line: vivado.exe -log DMA_Design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_Design_wrapper.tcl
# Log file: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/DMA_Design_wrapper.vds
# Journal file: C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1\vivado.jou
# Running On: DESKTOP-CQD30JI, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16842 MB
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/abous/AppData/Roaming/Xilinx/Vivado/init.tcl'
source DMA_Design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.223 ; gain = 120.199
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top DMA_Design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54464
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1863.340 ; gain = 407.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_wrapper' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/hdl/DMA_Design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:12]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_axi_mem_intercon_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:476]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7E4NND' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1629]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_auto_pc_1' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_auto_pc_1' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7E4NND' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1629]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_axi_mem_intercon_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:476]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_axi_mem_intercon_1_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:646]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_48PKMJ' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1436]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_auto_pc_2' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_auto_pc_2' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_48PKMJ' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1436]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_axi_mem_intercon_1_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:646]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_axis_data_fifo_0_0' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_axis_data_fifo_0_0' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_axis_data_fifo_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_axi_dma_0_0' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_axi_dma_0_0' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'DMA_Design_axi_dma_0_0' is unconnected for instance 'dma' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'DMA_Design_axi_dma_0_0' is unconnected for instance 'dma' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'DMA_Design_axi_dma_0_0' is unconnected for instance 'dma' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'DMA_Design_axi_dma_0_0' is unconnected for instance 'dma' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'DMA_Design_axi_dma_0_0' is unconnected for instance 'dma' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
WARNING: [Synth 8-7023] instance 'dma' of module 'DMA_Design_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:235]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_processing_system7_0_0' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_processing_system7_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_processing_system7_0_0' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_processing_system7_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARREADY' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RLAST' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RVALID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RRESP' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_BID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RID' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RDATA' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'MIO' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'DMA_Design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'DMA_Design_processing_system7_0_0' has 152 connections declared, but only 110 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:295]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_ps7_0_axi_periph_0' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:846]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1H4DPFZ' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1146]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_auto_pc_0' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_auto_pc_0' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'DMA_Design_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1377]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'DMA_Design_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1377]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'DMA_Design_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1377]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'DMA_Design_auto_pc_0' has 59 connections declared, but only 56 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1377]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1H4DPFZ' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:1146]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_ps7_0_axi_periph_0' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:846]
INFO: [Synth 8-6157] synthesizing module 'DMA_Design_rst_ps7_0_50M_0' [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_rst_ps7_0_50M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_rst_ps7_0_50M_0' (0#1) [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/.Xil/Vivado-34860-DESKTOP-CQD30JI/realtime/DMA_Design_rst_ps7_0_50M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'DMA_Design_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:467]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'DMA_Design_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:467]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'DMA_Design_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:467]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'DMA_Design_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:467]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'DMA_Design_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:467]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/synth/DMA_Design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Design_wrapper' (0#1) [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/hdl/DMA_Design_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1H4DPFZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1H4DPFZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_48PKMJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_48PKMJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_7E4NND is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_7E4NND is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1961.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_processing_system7_0_0/DMA_Design_processing_system7_0_0/DMA_Design_processing_system7_0_0_in_context.xdc] for cell 'DMA_Design_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_processing_system7_0_0/DMA_Design_processing_system7_0_0/DMA_Design_processing_system7_0_0_in_context.xdc] for cell 'DMA_Design_i/processing_system7_0'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_axi_dma_0_0/DMA_Design_axi_dma_0_0/DMA_Design_axi_dma_0_0_in_context.xdc] for cell 'DMA_Design_i/dma'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_axi_dma_0_0/DMA_Design_axi_dma_0_0/DMA_Design_axi_dma_0_0_in_context.xdc] for cell 'DMA_Design_i/dma'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_0/DMA_Design_auto_pc_0/DMA_Design_auto_pc_0_in_context.xdc] for cell 'DMA_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_0/DMA_Design_auto_pc_0/DMA_Design_auto_pc_0_in_context.xdc] for cell 'DMA_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_rst_ps7_0_50M_0/DMA_Design_rst_ps7_0_50M_0/DMA_Design_rst_ps7_0_50M_0_in_context.xdc] for cell 'DMA_Design_i/rst_ps7_0_50M'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_rst_ps7_0_50M_0/DMA_Design_rst_ps7_0_50M_0/DMA_Design_rst_ps7_0_50M_0_in_context.xdc] for cell 'DMA_Design_i/rst_ps7_0_50M'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_1/DMA_Design_auto_pc_1/DMA_Design_auto_pc_1_in_context.xdc] for cell 'DMA_Design_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_1/DMA_Design_auto_pc_1/DMA_Design_auto_pc_1_in_context.xdc] for cell 'DMA_Design_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_2/DMA_Design_auto_pc_2/DMA_Design_auto_pc_2_in_context.xdc] for cell 'DMA_Design_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_auto_pc_2/DMA_Design_auto_pc_2/DMA_Design_auto_pc_2_in_context.xdc] for cell 'DMA_Design_i/axi_mem_intercon_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_axis_data_fifo_0_0/DMA_Design_axis_data_fifo_0_0/DMA_Design_axis_data_fifo_0_0_in_context.xdc] for cell 'DMA_Design_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.gen/sources_1/bd/DMA_Design/ip/DMA_Design_axis_data_fifo_0_0/DMA_Design_axis_data_fifo_0_0/DMA_Design_axis_data_fifo_0_0_in_context.xdc] for cell 'DMA_Design_i/axis_data_fifo_0'
Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1961.695 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/axi_mem_intercon_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DMA_Design_i/axis_data_fifo_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module DMA_Design_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module DMA_Design_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module DMA_Design_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1961.695 ; gain = 506.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1962.637 ; gain = 507.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1962.637 ; gain = 507.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1973.672 ; gain = 518.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |DMA_Design_auto_pc_1              |         1|
|2     |DMA_Design_auto_pc_2              |         1|
|3     |DMA_Design_auto_pc_0              |         1|
|4     |DMA_Design_axis_data_fifo_0_0     |         1|
|5     |DMA_Design_axi_dma_0_0            |         1|
|6     |DMA_Design_processing_system7_0_0 |         1|
|7     |DMA_Design_rst_ps7_0_50M_0        |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |DMA_Design_auto_pc              |     3|
|4     |DMA_Design_axi_dma_0            |     1|
|5     |DMA_Design_axis_data_fifo_0     |     1|
|6     |DMA_Design_processing_system7_0 |     1|
|7     |DMA_Design_rst_ps7_0_50M        |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1979.434 ; gain = 523.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1979.434 ; gain = 523.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1979.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f3b86e0a
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 2006.855 ; gain = 967.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/abous/OneDrive/Documents/GitHub/PYNQ Demo/PYNQ_DMA/PYNQ_DMA.runs/synth_1/DMA_Design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DMA_Design_wrapper_utilization_synth.rpt -pb DMA_Design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 10:32:49 2024...
