<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/e1000/src/regs.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>regs.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../e1000/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../e1000/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../e1000/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
</pre><pre class="rust"><code><span class="doccomment">//! This file contains the structs that are used to access device registers and contains configuration values to write to registers.</span>
<span class="doccomment">//! </span>
<span class="doccomment">//! The registers are divided into multiple structs because we need to separate out the</span>
<span class="doccomment">//! receive and transmit queue registers and store them separately in a per-queue struct.</span>
<span class="doccomment">//! Though the e1000 device only has 1 pair of receive and transmit queues, we still structure</span>
<span class="doccomment">//! the design this way to be able to use code shared by all network drivers.</span>
<span class="doccomment">//! </span>
<span class="doccomment">//! The 4 structs which cover the registers of the entire memory-mapped region are:</span>
<span class="doccomment">//! * `E1000Registers`</span>
<span class="doccomment">//! * `E1000RxRegisters`</span>
<span class="doccomment">//! * `E1000TxRegisters`</span>
<span class="doccomment">//! * `E1000MacRegisters`</span>


<span class="kw">use</span> <span class="ident">volatile</span>::{<span class="ident">Volatile</span>, <span class="ident">ReadOnly</span>};
<span class="kw">use</span> <span class="ident">zerocopy::FromBytes</span>;

<span class="doccomment">/// The layout in memory of the first set of e1000 registers. </span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">E1000Registers</span> {
    <span class="kw">pub</span> <span class="ident">ctrl</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x0</span>
    <span class="ident">_padding0</span>:                      [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x4 - 0x7</span>
    <span class="kw">pub</span> <span class="ident">status</span>:                     <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x8</span>
    <span class="ident">_padding1</span>:                      [<span class="ident">u8</span>; <span class="number">180</span>],              <span class="comment">// 0xC - 0xBF,  180 bytes</span>
    
    <span class="doccomment">/// Interrupt control registers</span>
    <span class="kw">pub</span> <span class="ident">icr</span>:                        <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0xC0   </span>
    <span class="ident">_padding2</span>:                      [<span class="ident">u8</span>; <span class="number">12</span>],               <span class="comment">// 0xC4 - 0xCF</span>
    <span class="kw">pub</span> <span class="ident">ims</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0xD0</span>
    <span class="ident">_padding3</span>:                      [<span class="ident">u8</span>; <span class="number">44</span>],               <span class="comment">// 0xD4 - 0xFF </span>

    <span class="doccomment">/// Receive control register</span>
    <span class="kw">pub</span> <span class="ident">rctl</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x100</span>
    <span class="ident">_padding4</span>:                      [<span class="ident">u8</span>; <span class="number">764</span>],              <span class="comment">// 0x104 - 0x3FF,  764 bytes</span>
    
    <span class="doccomment">/// Transmit control register</span>
    <span class="kw">pub</span> <span class="ident">tctl</span>:                       <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x400</span>
    <span class="ident">_padding5</span>:                      [<span class="ident">u8</span>; <span class="number">7164</span>],             <span class="comment">// 0x404 - 0x1FFF</span>
    
} <span class="comment">// 2 4KiB pages</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000Registers</span><span class="op">&gt;</span>(), <span class="number">2</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="doccomment">/// The layout in memory of e1000 receive registers. </span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">E1000RxRegisters</span> {
    <span class="ident">_padding6</span>:                      [<span class="ident">u8</span>; <span class="number">2048</span>],             <span class="comment">// 0x2000 - 0x27FF</span>

    <span class="kw">pub</span> <span class="ident">rx_regs</span>:                    <span class="ident">RegistersRx</span>,            <span class="comment">// 0x2800    </span>
    <span class="ident">_padding7</span>:                      [<span class="ident">u8</span>; <span class="number">2020</span>],             <span class="comment">// 0x281C - 0x2FFF</span>
} <span class="comment">// 1 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000RxRegisters</span><span class="op">&gt;</span>(), <span class="number">4096</span>);


<span class="doccomment">/// The layout in memory of e1000 transmit registers. </span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">E1000TxRegisters</span> {
    <span class="ident">_padding8</span>:                      [<span class="ident">u8</span>; <span class="number">2048</span>],             <span class="comment">// 0x3000 - 0x37FF</span>

    <span class="kw">pub</span> <span class="ident">tx_regs</span>:                    <span class="ident">RegistersTx</span>,            <span class="comment">// 0x3800</span>
    <span class="ident">_padding9</span>:                      [<span class="ident">u8</span>; <span class="number">2020</span>],             <span class="comment">// 0x381C - 0x3FFF</span>
} <span class="comment">// 1 4KiB page</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000TxRegisters</span><span class="op">&gt;</span>(), <span class="number">4096</span>);


<span class="doccomment">/// The layout in memory of e1000 MAC address registers. </span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">E1000MacRegisters</span> {
    <span class="ident">_padding10</span>:                     [<span class="ident">u8</span>; <span class="number">5120</span>],             <span class="comment">// 0x4000 - 0x53FF</span>
    
    <span class="doccomment">/// The lower (least significant) 32 bits of the NIC&#39;s MAC hardware address.</span>
    <span class="kw">pub</span> <span class="ident">ral</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x5400</span>
    <span class="doccomment">/// The higher (most significant) 32 bits of the NIC&#39;s MAC hardware address.</span>
    <span class="kw">pub</span> <span class="ident">rah</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x5404</span>
    <span class="ident">_padding11</span>:                     [<span class="ident">u8</span>; <span class="number">109560</span>],           <span class="comment">// 0x5408 - 0x1FFFF,  109560 bytes</span>
    <span class="comment">// End of all register structs should be at offset 0x20000 (128 KiB in total size).</span>

} <span class="comment">// 28 4KiB pages</span>

<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000MacRegisters</span><span class="op">&gt;</span>(), <span class="number">28</span> <span class="op">*</span> <span class="number">4096</span>);

<span class="comment">// check that the sum of all the register structs is equal to the memory of the e1000 device (128 KiB).</span>
<span class="macro">const_assert_eq!</span>(<span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000Registers</span><span class="op">&gt;</span>() <span class="op">+</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000RxRegisters</span><span class="op">&gt;</span>() <span class="op">+</span>   
    <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000TxRegisters</span><span class="op">&gt;</span>() <span class="op">+</span> <span class="ident">core::mem::size_of</span>::<span class="op">&lt;</span><span class="ident">E1000MacRegisters</span><span class="op">&gt;</span>(), <span class="number">0x20000</span>);


<span class="doccomment">/// Struct that holds registers related to one receive queue.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegistersRx</span> {
    <span class="doccomment">/// The lower (least significant) 32 bits of the physical address of the array of receive descriptors.</span>
    <span class="kw">pub</span> <span class="ident">rdbal</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x2800</span>
    <span class="doccomment">/// The higher (most significant) 32 bits of the physical address of the array of receive descriptors.</span>
    <span class="kw">pub</span> <span class="ident">rdbah</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x2804</span>
    <span class="doccomment">/// The length in bytes of the array of receive descriptors.</span>
    <span class="kw">pub</span> <span class="ident">rdlen</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x2808</span>
    <span class="ident">_padding0</span>:                      [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x280C - 0x280F</span>
    <span class="doccomment">/// The receive descriptor head index, which points to the next available receive descriptor.</span>
    <span class="kw">pub</span> <span class="ident">rdh</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x2810</span>
    <span class="ident">_padding1</span>:                      [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x2814 - 0x2817</span>
    <span class="doccomment">/// The receive descriptor tail index, which points to the last available receive descriptor.</span>
    <span class="kw">pub</span> <span class="ident">rdt</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x2818</span>
}


<span class="doccomment">/// Struct that holds registers related to one transmit queue.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">FromBytes</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegistersTx</span> {
    <span class="doccomment">/// The lower (least significant) 32 bits of the physical address of the array of transmit descriptors.</span>
    <span class="kw">pub</span> <span class="ident">tdbal</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x3800</span>
    <span class="doccomment">/// The higher (most significant) 32 bits of the physical address of the array of transmit descriptors.</span>
    <span class="kw">pub</span> <span class="ident">tdbah</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x3804</span>
    <span class="doccomment">/// The length in bytes of the array of transmit descriptors.</span>
    <span class="kw">pub</span> <span class="ident">tdlen</span>:                      <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,        <span class="comment">// 0x3808</span>
    <span class="ident">_padding0</span>:                      [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x380C - 0x380F</span>
    <span class="doccomment">/// The transmit descriptor head index, which points to the next available transmit descriptor.</span>
    <span class="kw">pub</span> <span class="ident">tdh</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x3810</span>
    <span class="ident">_padding1</span>:                      [<span class="ident">u8</span>; <span class="number">4</span>],                <span class="comment">// 0x3814 - 0x3817</span>
    <span class="doccomment">/// The transmit descriptor tail index, which points to the last available transmit descriptor.</span>
    <span class="kw">pub</span> <span class="ident">tdt</span>:                        <span class="ident">Volatile</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,          <span class="comment">// 0x3818</span>
}

<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_CTRL</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0000</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_STATUS</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0008</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_EEPROM</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0014</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_CTRL_EXT</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0018</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_IMASK</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x00D0</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RCTRL</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0100</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDESCLO</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2800</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDESCHI</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2804</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDESCLEN</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2808</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDESCHEAD</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2810</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDESCTAIL</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2818</span>;

<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TCTRL</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0400</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TXDESCLO</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3800</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TXDESCHI</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3804</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TXDESCLEN</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3808</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TXDESCHEAD</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3810</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TXDESCTAIL</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3818</span>;

<span class="doccomment">/// RX Delay Timer Register</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RDTR</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2820</span>;    
<span class="doccomment">/// RX Descriptor Control  </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RXDCTL</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x3828</span>;    
<span class="doccomment">/// RX Int. Absolute Delay Timer  </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RADV</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x282C</span>; 
<span class="doccomment">/// RX Small Packet Detect Interrupt     </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_RSRPD</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x2C00</span>;      
 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_MTA</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x5200</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_CRCERRS</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x4000</span>;

<span class="doccomment">/// Transmit Inter Packet Gap</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REG_TIPG</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x0410</span>;    
<span class="doccomment">/// set link up  </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ECTRL_SLU</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">0x40</span>;        

<span class="comment">// CTRL commands</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_LRST</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_ILOS</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_VME</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">30</span>; 
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CTRL_PHY_RST</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;

<span class="comment">// RCTL commands</span>
<span class="doccomment">/// Receiver Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_EN</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;    
<span class="doccomment">/// Store Bad Packets</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_SBP</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;   
<span class="doccomment">/// Unicast Promiscuous Enabled </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_UPE</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;  
<span class="doccomment">/// Multicast Promiscuous Enabled  </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_MPE</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;    
<span class="doccomment">/// Long Packet Reception Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_LPE</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;    
<span class="doccomment">/// No Loopback</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_LBM_NONE</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;    
<span class="doccomment">/// PHY or external SerDesc loopback</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_LBM_PHY</span>:             <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;    
<span class="doccomment">/// Free Buffer Threshold is 1/2 of RDLEN</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RTCL_RDMTS_HALF</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;    
<span class="doccomment">/// Free Buffer Threshold is 1/4 of RDLEN</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RTCL_RDMTS_QUARTER</span>:       <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;    
<span class="doccomment">/// Free Buffer Threshold is 1/8 of RDLEN</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RTCL_RDMTS_EIGHTH</span>:        <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;    
<span class="doccomment">/// Multicast Offset - bits 47:36</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_MO_36</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;   
<span class="doccomment">/// Multicast Offset - bits 46:35</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_MO_35</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;   
<span class="doccomment">/// Multicast Offset - bits 45:34</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_MO_34</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;   
<span class="doccomment">/// Multicast Offset - bits 43:32</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_MO_32</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;   
<span class="doccomment">/// Broadcast Accept Mode</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BAM</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">15</span>;   
<span class="doccomment">/// VLAN Filter Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_VFE</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;   
<span class="doccomment">/// Canonical Form Indicator Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_CFIEN</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">19</span>;   
<span class="doccomment">/// Canonical Form Indicator Bit Value</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_CFI</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;   
<span class="doccomment">/// Discard Pause Frames</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_DPF</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;   
<span class="doccomment">/// Pass MAC Control Frames</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_PMCF</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">23</span>;   
<span class="doccomment">/// Strip Ethernet CRC</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_SECRC</span>:               <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">26</span>;   
 
<span class="comment">// Buffer Sizes</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_256</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_512</span>:           <span class="ident">u32</span> <span class="op">=</span> <span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_1024</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_2048</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">0</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_4096</span>:          <span class="ident">u32</span> <span class="op">=</span> (<span class="number">3</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_8192</span>:          <span class="ident">u32</span> <span class="op">=</span> (<span class="number">2</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">RCTL_BSIZE_16384</span>:         <span class="ident">u32</span> <span class="op">=</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> (<span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">25</span>);
 
 
<span class="comment">// TCTL commands</span>
<span class="doccomment">/// Transmit Enable</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_EN</span>:                  <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;    
<span class="doccomment">/// Pad Short Packets</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_PSP</span>:                 <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;   
<span class="doccomment">/// Collision Threshold </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_CT_SHIFT</span>:            <span class="ident">u32</span> <span class="op">=</span> <span class="number">4</span>;           
<span class="doccomment">/// Collision Distance</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_COLD_SHIFT</span>:          <span class="ident">u32</span> <span class="op">=</span> <span class="number">12</span>;         
<span class="doccomment">/// Software XOFF Transmission </span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_SWXOFF</span>:              <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;   
<span class="doccomment">/// Re-transmit on Late Collision</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TCTL_RTLC</span>:                <span class="ident">u32</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">24</span>;   
 

</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="e1000" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0-nightly (f8588549c 2022-07-18)" ></div>
</body></html>