Execution Data Sweep Report File 2024_11_22_09_29_AM

________________________________________________________________________________________________________________________
LAT = 0

RAM CLK Cycles:
# Halted at 339280 time and ran for      16963 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 59.75 MHz  ; 59.75 MHz       ; CPUCLK              ;      ;
; 73.23 MHz  ; 73.23 MHz       ; altera_reserved_tck ;      ;
; 142.76 MHz ; 142.76 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 2

RAM CLK Cycles:
# Halted at 380720 time and ran for      19035 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+

________________________________________________________________________________________________________________________
LAT = 6

RAM CLK Cycles:
# Halted at 445640 time and ran for      22281 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)

________________________________________________________________________________________________________________________
LAT = 10

RAM CLK Cycles:
# Halted at 529400 time and ran for      26469 cycles.

Slow 1200mV 85C Model Fmax Summary:
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 55.17 MHz  ; 55.17 MHz       ; CPUCLK              ;      ;
; 69.12 MHz  ; 69.12 MHz       ; altera_reserved_tck ;      ;
; 152.37 MHz ; 152.37 MHz      ; CLK                 ;      ;
+------------+-----------------+---------------------+------+
(copied from LAT=2)
