{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 07 12:18:42 2011 " "Info: Processing started: Mon Feb 07 12:18:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key_led -c key_led --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_led -c key_led --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[0\] " "Warning: Node \"led_r\[0\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[1\] " "Warning: Node \"led_r\[1\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[2\] " "Warning: Node \"led_r\[2\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[3\] " "Warning: Node \"led_r\[3\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[4\] " "Warning: Node \"led_r\[4\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[5\] " "Warning: Node \"led_r\[5\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[6\] " "Warning: Node \"led_r\[6\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_r\[7\] " "Warning: Node \"led_r\[7\]\" is a latch" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[7\] " "Info: Assuming node \"key\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[6\] " "Info: Assuming node \"key\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[4\] " "Info: Assuming node \"key\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[5\] " "Info: Assuming node \"key\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[2\] " "Info: Assuming node \"key\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[3\] " "Info: Assuming node \"key\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key\[0\] " "Info: Assuming node \"key\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideOr1~5 " "Info: Detected gated clock \"WideOr1~5\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~3 " "Info: Detected gated clock \"WideOr1~3\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr1~2 " "Info: Detected gated clock \"WideOr1~2\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr12~6 " "Info: Detected gated clock \"WideOr12~6\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr12~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_r~4 " "Info: Detected gated clock \"led_r~4\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_r~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr12~5 " "Info: Detected gated clock \"WideOr12~5\" as buffer" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr12~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "led_r\[2\] key\[3\] key\[7\] 7.304 ns register " "Info: tsu for register \"led_r\[2\]\" (data pin = \"key\[3\]\", clock pin = \"key\[7\]\") is 7.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.252 ns + Longest pin register " "Info: + Longest pin to register delay is 12.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns key\[3\] 1 CLK PIN_112 10 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_112; Fanout = 10; CLK Node = 'key\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.285 ns) + CELL(0.615 ns) 7.885 ns led_r~5 2 COMB LCCOMB_X20_Y5_N8 2 " "Info: 2: + IC(6.285 ns) + CELL(0.615 ns) = 7.885 ns; Loc. = LCCOMB_X20_Y5_N8; Fanout = 2; COMB Node = 'led_r~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { key[3] led_r~5 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.206 ns) 9.946 ns WideOr10~2 3 COMB LCCOMB_X26_Y9_N26 1 " "Info: 3: + IC(1.855 ns) + CELL(0.206 ns) = 9.946 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 1; COMB Node = 'WideOr10~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { led_r~5 WideOr10~2 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 10.518 ns WideOr10~4 4 COMB LCCOMB_X26_Y9_N6 1 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 10.518 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 1; COMB Node = 'WideOr10~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { WideOr10~2 WideOr10~4 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.651 ns) 12.252 ns led_r\[2\] 5 REG LCCOMB_X26_Y10_N8 1 " "Info: 5: + IC(1.083 ns) + CELL(0.651 ns) = 12.252 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 1; REG Node = 'led_r\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { WideOr10~4 led_r[2] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.663 ns ( 21.74 % ) " "Info: Total cell delay = 2.663 ns ( 21.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.589 ns ( 78.26 % ) " "Info: Total interconnect delay = 9.589 ns ( 78.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.252 ns" { key[3] led_r~5 WideOr10~2 WideOr10~4 led_r[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.252 ns" { key[3] {} key[3]~combout {} led_r~5 {} WideOr10~2 {} WideOr10~4 {} led_r[2] {} } { 0.000ns 0.000ns 6.285ns 1.855ns 0.366ns 1.083ns } { 0.000ns 0.985ns 0.615ns 0.206ns 0.206ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.945 ns + " "Info: + Micro setup delay of destination is 0.945 ns" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[7\] destination 5.893 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[7\]\" to destination register is 5.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns key\[7\] 1 CLK PIN_116 14 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 14; CLK Node = 'key\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[7] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.206 ns) 2.611 ns WideOr1~3 2 COMB LCCOMB_X27_Y5_N10 1 " "Info: 2: + IC(1.410 ns) + CELL(0.206 ns) = 2.611 ns; Loc. = LCCOMB_X27_Y5_N10; Fanout = 1; COMB Node = 'WideOr1~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { key[7] WideOr1~3 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 3.182 ns WideOr1~4 3 COMB LCCOMB_X27_Y5_N26 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 3.182 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = 'WideOr1~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { WideOr1~3 WideOr1~4 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 4.349 ns WideOr1~4clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.167 ns) + CELL(0.000 ns) = 4.349 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'WideOr1~4clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { WideOr1~4 WideOr1~4clkctrl } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 5.893 ns led_r\[2\] 5 REG LCCOMB_X26_Y10_N8 1 " "Info: 5: + IC(1.338 ns) + CELL(0.206 ns) = 5.893 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 1; REG Node = 'led_r\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { WideOr1~4clkctrl led_r[2] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 27.37 % ) " "Info: Total cell delay = 1.613 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 72.63 % ) " "Info: Total interconnect delay = 4.280 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { key[7] WideOr1~3 WideOr1~4 WideOr1~4clkctrl led_r[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { key[7] {} key[7]~combout {} WideOr1~3 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[2] {} } { 0.000ns 0.000ns 1.410ns 0.365ns 1.167ns 1.338ns } { 0.000ns 0.995ns 0.206ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.252 ns" { key[3] led_r~5 WideOr10~2 WideOr10~4 led_r[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.252 ns" { key[3] {} key[3]~combout {} led_r~5 {} WideOr10~2 {} WideOr10~4 {} led_r[2] {} } { 0.000ns 0.000ns 6.285ns 1.855ns 0.366ns 1.083ns } { 0.000ns 0.985ns 0.615ns 0.206ns 0.206ns 0.651ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { key[7] WideOr1~3 WideOr1~4 WideOr1~4clkctrl led_r[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { key[7] {} key[7]~combout {} WideOr1~3 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[2] {} } { 0.000ns 0.000ns 1.410ns 0.365ns 1.167ns 1.338ns } { 0.000ns 0.995ns 0.206ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[4\] led\[4\] led_r\[4\] 12.524 ns register " "Info: tco from clock \"key\[4\]\" to destination pin \"led\[4\]\" through register \"led_r\[4\]\" is 12.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[4\] source 7.707 ns + Longest register " "Info: + Longest clock path from clock \"key\[4\]\" to source register is 7.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns key\[4\] 1 CLK PIN_113 11 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_113; Fanout = 11; CLK Node = 'key\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[4] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.370 ns) 2.786 ns WideOr12~5 2 COMB LCCOMB_X27_Y5_N12 3 " "Info: 2: + IC(1.421 ns) + CELL(0.370 ns) = 2.786 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 3; COMB Node = 'WideOr12~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { key[4] WideOr12~5 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.650 ns) 3.844 ns WideOr1~5 3 COMB LCCOMB_X27_Y5_N22 1 " "Info: 3: + IC(0.408 ns) + CELL(0.650 ns) = 3.844 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 1; COMB Node = 'WideOr1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { WideOr12~5 WideOr1~5 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.838 ns WideOr1~4 4 COMB LCCOMB_X27_Y5_N26 1 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.838 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = 'WideOr1~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { WideOr1~5 WideOr1~4 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 6.005 ns WideOr1~4clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(1.167 ns) + CELL(0.000 ns) = 6.005 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'WideOr1~4clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { WideOr1~4 WideOr1~4clkctrl } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.370 ns) 7.707 ns led_r\[4\] 6 REG LCCOMB_X22_Y8_N26 1 " "Info: 6: + IC(1.332 ns) + CELL(0.370 ns) = 7.707 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 1; REG Node = 'led_r\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { WideOr1~4clkctrl led_r[4] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.009 ns ( 39.04 % ) " "Info: Total cell delay = 3.009 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.698 ns ( 60.96 % ) " "Info: Total interconnect delay = 4.698 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.707 ns" { key[4] WideOr12~5 WideOr1~5 WideOr1~4 WideOr1~4clkctrl led_r[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.707 ns" { key[4] {} key[4]~combout {} WideOr12~5 {} WideOr1~5 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[4] {} } { 0.000ns 0.000ns 1.421ns 0.408ns 0.370ns 1.167ns 1.332ns } { 0.000ns 0.995ns 0.370ns 0.650ns 0.624ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.817 ns + Longest register pin " "Info: + Longest register to pin delay is 4.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_r\[4\] 1 REG LCCOMB_X22_Y8_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 1; REG Node = 'led_r\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_r[4] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(3.096 ns) 4.817 ns led\[4\] 2 PIN PIN_137 0 " "Info: 2: + IC(1.721 ns) + CELL(3.096 ns) = 4.817 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'led\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { led_r[4] led[4] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 64.27 % ) " "Info: Total cell delay = 3.096 ns ( 64.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 35.73 % ) " "Info: Total interconnect delay = 1.721 ns ( 35.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { led_r[4] led[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.817 ns" { led_r[4] {} led[4] {} } { 0.000ns 1.721ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.707 ns" { key[4] WideOr12~5 WideOr1~5 WideOr1~4 WideOr1~4clkctrl led_r[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.707 ns" { key[4] {} key[4]~combout {} WideOr12~5 {} WideOr1~5 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[4] {} } { 0.000ns 0.000ns 1.421ns 0.408ns 0.370ns 1.167ns 1.332ns } { 0.000ns 0.995ns 0.370ns 0.650ns 0.624ns 0.000ns 0.370ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { led_r[4] led[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.817 ns" { led_r[4] {} led[4] {} } { 0.000ns 1.721ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "led_r\[6\] key\[5\] key\[4\] 2.259 ns register " "Info: th for register \"led_r\[6\]\" (data pin = \"key\[5\]\", clock pin = \"key\[4\]\") is 2.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[4\] destination 7.540 ns + Longest register " "Info: + Longest clock path from clock \"key\[4\]\" to destination register is 7.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns key\[4\] 1 CLK PIN_113 11 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_113; Fanout = 11; CLK Node = 'key\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[4] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.370 ns) 2.786 ns WideOr12~5 2 COMB LCCOMB_X27_Y5_N12 3 " "Info: 2: + IC(1.421 ns) + CELL(0.370 ns) = 2.786 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 3; COMB Node = 'WideOr12~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { key[4] WideOr12~5 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.650 ns) 3.844 ns WideOr1~5 3 COMB LCCOMB_X27_Y5_N22 1 " "Info: 3: + IC(0.408 ns) + CELL(0.650 ns) = 3.844 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 1; COMB Node = 'WideOr1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { WideOr12~5 WideOr1~5 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 4.838 ns WideOr1~4 4 COMB LCCOMB_X27_Y5_N26 1 " "Info: 4: + IC(0.370 ns) + CELL(0.624 ns) = 4.838 ns; Loc. = LCCOMB_X27_Y5_N26; Fanout = 1; COMB Node = 'WideOr1~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { WideOr1~5 WideOr1~4 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.000 ns) 6.005 ns WideOr1~4clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(1.167 ns) + CELL(0.000 ns) = 6.005 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'WideOr1~4clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { WideOr1~4 WideOr1~4clkctrl } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.206 ns) 7.540 ns led_r\[6\] 6 REG LCCOMB_X27_Y4_N0 1 " "Info: 6: + IC(1.329 ns) + CELL(0.206 ns) = 7.540 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 1; REG Node = 'led_r\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { WideOr1~4clkctrl led_r[6] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.845 ns ( 37.73 % ) " "Info: Total cell delay = 2.845 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.695 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.695 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { key[4] WideOr12~5 WideOr1~5 WideOr1~4 WideOr1~4clkctrl led_r[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { key[4] {} key[4]~combout {} WideOr12~5 {} WideOr1~5 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[6] {} } { 0.000ns 0.000ns 1.421ns 0.408ns 0.370ns 1.167ns 1.329ns } { 0.000ns 0.995ns 0.370ns 0.650ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.281 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns key\[5\] 1 CLK PIN_114 11 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 11; CLK Node = 'key\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[5] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.206 ns) 2.527 ns led_r~4 2 COMB LCCOMB_X27_Y5_N24 4 " "Info: 2: + IC(1.326 ns) + CELL(0.206 ns) = 2.527 ns; Loc. = LCCOMB_X27_Y5_N24; Fanout = 4; COMB Node = 'led_r~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { key[5] led_r~4 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.624 ns) 3.843 ns led_r~7 3 COMB LCCOMB_X27_Y5_N6 1 " "Info: 3: + IC(0.692 ns) + CELL(0.624 ns) = 3.843 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'led_r~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { led_r~4 led_r~7 } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.366 ns) 5.281 ns led_r\[6\] 4 REG LCCOMB_X27_Y4_N0 1 " "Info: 4: + IC(1.072 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 1; REG Node = 'led_r\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { led_r~7 led_r[6] } "NODE_NAME" } } { "key_led.v" "" { Text "D:/fpgatest/wx/key_led/key_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 41.49 % ) " "Info: Total cell delay = 2.191 ns ( 41.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.090 ns ( 58.51 % ) " "Info: Total interconnect delay = 3.090 ns ( 58.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { key[5] led_r~4 led_r~7 led_r[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { key[5] {} key[5]~combout {} led_r~4 {} led_r~7 {} led_r[6] {} } { 0.000ns 0.000ns 1.326ns 0.692ns 1.072ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { key[4] WideOr12~5 WideOr1~5 WideOr1~4 WideOr1~4clkctrl led_r[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { key[4] {} key[4]~combout {} WideOr12~5 {} WideOr1~5 {} WideOr1~4 {} WideOr1~4clkctrl {} led_r[6] {} } { 0.000ns 0.000ns 1.421ns 0.408ns 0.370ns 1.167ns 1.329ns } { 0.000ns 0.995ns 0.370ns 0.650ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { key[5] led_r~4 led_r~7 led_r[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { key[5] {} key[5]~combout {} led_r~4 {} led_r~7 {} led_r[6] {} } { 0.000ns 0.000ns 1.326ns 0.692ns 1.072ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 07 12:18:42 2011 " "Info: Processing ended: Mon Feb 07 12:18:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
