<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> Re: Bragging rights return?!?</H1> 
	
<!-- received="Wed Sep 06 13:33:59 2000" -->
<!-- isoreceived="20000906203359" -->
<!-- sent="Wed, 6 Sep 2000 09:06:53 -0400 (EDT)" -->
<!-- isosent="20000906130653" -->
<!-- name="Alvin Starr" -->
<!-- email="alvin@iplink.net" -->
<!-- subject="Re: Bragging rights return?!?" -->
<!-- id="Pine.OSF.4.05.10009060829440.1032-100000@caesar.iplink.net" -->
<!-- inreplyto="Pine.LNX.4.21.0009060800330.5222-100000@talisman.mv.com" -->
<STRONG>Subject: </STRONG>Re: Bragging rights return?!?<BR>
<STRONG>From: </STRONG>Alvin Starr (<EM>alvin@iplink.net</EM>)<BR>
<STRONG>Date: </STRONG>Wed Sep  6 06:06:53 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#92">[ date ]</A>
<A HREF="index.shtml#92">[ thread ]</A>
<A HREF="subject.shtml#92">[ subject ]</A>
<A HREF="author.shtml#92">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0093.shtml">Luigi Cavallo: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0091.shtml">Peter Rival: "Re: Bragging rights return?!?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0089.shtml">Rich Payne: "Re: Bragging rights return?!?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0093.shtml">Luigi Cavallo: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0089.shtml">Alvin Starr: "Re: Bragging rights return?!?"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
On Wed, 6 Sep 2000, Rich Payne wrote:
<BR>
<P><EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; after all, we all know that CPU performance is linked solely to clock
</EM><BR>
<EM>&gt; speed :) (and everything in the register is true.....)
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; --rdp
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; On Tue, 5 Sep 2000, Steve Rogers wrote:
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; &gt; unfortunately the Athlon is shipping in 1.1 ghz. and AMD is releasing no
</EM><BR>
<EM>&gt; &gt; less than 5 new iterations of the Athlon processor over the next 5 months,
</EM><BR>
<EM>&gt; &gt; ranging in speeds from 1.5ghz. up to 2 ghz.
</EM><BR>
<P>So Steve are you are you all toasty warm from the flames :)
<BR>
<P>To clarify a point that nobody has made directly. Clock speed is not the
<BR>
same as instructions per second. I have not looked at the Athlon so I
<BR>
cannot comment on specifics and I have not looked a the insturction timing
<BR>
in the Intel products for a while but I think my general points still
<BR>
will hold true.
<BR>
<P>the X86 and all its clones are complex instruction set machines and this
<BR>
implys that the CPU wll take several cycles to decode an instruction and
<BR>
in a number of cases the instructions will also take a number of cycles to
<BR>
run. In the days of the 386(last itme I looked carefully at instruction
<BR>
timing) an instruction would take between 4 and 100 cycles to complete.
<BR>
Most of the real instructions would take somewhere between 10-20 cycles to
<BR>
complete. With newer processors and lots of transistors there are a number
<BR>
of techniques to improve performance but still the number of clock cycles
<BR>
will be greater then the number of instructions so a 1Ghz clock will not
<BR>
equal a 1000MIP CPU.
<BR>
<P>The Alpha and othre RISC CPU's trade off instruction complexity and code
<BR>
size against instruction speed. In the xx064 the cpu would execute an
<BR>
instruction on each clock cycle so that MHZ == MIPS. In the xx164 the
<BR>
number of instruction was pushed to 2 and with the latest incarnation the
<BR>
xx264 MHZ == 4MIPS. So an 600MHZ Alpha will actually run at 2400MIPS.
<BR>
<P>An issue that is often overlooked is the 32 vs 64 bit issues. With 32 bits
<BR>
the ammount of memory that a system can have access to is limited to
<BR>
4Gbytes and in a number of OS's that number is more like 2GB. Under
<BR>
linux(without kernel hacks) the limit is more like 1.5GB per process. A 64
<BR>
bit address space gives you a MUCH bigger area to play in. Another point
<BR>
often overlooked is encyption where the fundimantal processes are based on
<BR>
multiplying large numbers(1024 bit) a 64 bit multiply in a 32 bit system
<BR>
requires 10 times as many instructions as a 64 bit multiply in a 64 bit
<BR>
system.
<BR>
<P>Of course I have not addressed the issues around cache size and memory
<BR>
speed and these go a long way to set a real systems performance beyond the
<BR>
raw MIPS or MHz of a CPU.
<BR>
<P>Lesson over. Class dismissed. :)
<BR>
<P><EM>&gt; &gt; Intel stock was just downgraded, and Athlon processors are rapidly
</EM><BR>
<EM>&gt; &gt; replacing Alphas on a widespread basis in the production environment.
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; It may be considered a return of bragging rights, but it is a hollow
</EM><BR>
<EM>&gt; &gt; vicotry at best.
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &quot;William H. Magill&quot; wrote:
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &gt;   This announcement of the 1 gig Alpha chip from today!
</EM><BR>
<EM>&gt; &gt; &gt;
</EM><BR>
<EM>&gt; &gt; &gt;   <A HREF="http://www.theregister.co.uk/content/3/12828.html--">http://www.theregister.co.uk/content/3/12828.html--</A>
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; ----------------------------------------------------------------
</EM><BR>
<EM>&gt; &gt; Steve Rogers, CCNA, Prince of Darkness Evil Overlord of 3D
</EM><BR>
<EM>&gt; &gt; Network Engineer, Lightwave Animator since 1990
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; &quot;Proud member of PETA (People Eating Tasty Animals)&quot;
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; &gt; _______________________________________________
</EM><BR>
<EM>&gt; &gt; Axp-list mailing list
</EM><BR>
<EM>&gt; &gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; &gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<EM>&gt; &gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; -- 
</EM><BR>
<EM>&gt; Rich Payne
</EM><BR>
<EM>&gt; rpayne@alphalinux.org			www.alphalinux.org
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; 
</EM><BR>
<EM>&gt; _______________________________________________
</EM><BR>
<EM>&gt; Axp-list mailing list
</EM><BR>
<EM>&gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<EM>&gt; 
</EM><BR>
<P>Alvin Starr                   ||   voice: (416)585-9971
<BR>
Interlink Connectivity        ||   fax:   (416)585-9974
<BR>
alvin@iplink.net              ||
<BR>
<P><P><P>_______________________________________________
<BR>
Axp-list mailing list
<BR>
Axp-list@redhat.com
<BR>
https://listman.redhat.com/mailman/listinfo/axp-list
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0093.shtml">Luigi Cavallo: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0091.shtml">Peter Rival: "Re: Bragging rights return?!?"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0089.shtml">Rich Payne: "Re: Bragging rights return?!?"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0093.shtml">Luigi Cavallo: "Re: Bragging rights return?!?"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0089.shtml">Alvin Starr: "Re: Bragging rights return?!?"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Sun Oct  1 07:47:32 2000 PDT <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
