Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 17 13:13:18 2026
| Host         : CB195-UL-32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.623        0.000                      0                  193        0.179        0.000                      0                  193        3.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.623        0.000                      0                  193        0.179        0.000                      0                  193        3.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.616ns (41.581%)  route 2.270ns (58.419%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.883     9.261    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  inst_PWM/clk_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.562    12.920    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  inst_PWM/clk_cnt_reg[16]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    12.884    inst_PWM/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.616ns (41.581%)  route 2.270ns (58.419%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.883     9.261    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  inst_PWM/clk_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.562    12.920    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  inst_PWM/clk_cnt_reg[17]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    12.884    inst_PWM/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.616ns (43.117%)  route 2.132ns (56.883%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.745     9.122    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[12]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.616ns (43.117%)  route 2.132ns (56.883%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.745     9.122    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[13]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.616ns (43.117%)  route 2.132ns (56.883%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.745     9.122    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[14]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.616ns (43.117%)  route 2.132ns (56.883%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.745     9.122    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  inst_PWM/clk_cnt_reg[15]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.616ns (44.320%)  route 2.030ns (55.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.643     9.020    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[4]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.616ns (44.320%)  route 2.030ns (55.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.643     9.020    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[5]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.616ns (44.320%)  route 2.030ns (55.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.643     9.020    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[6]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_PWM/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.616ns (44.320%)  route 2.030ns (55.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.740     5.374    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  inst_PWM/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  inst_PWM/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.825     6.656    inst_PWM/clk_cnt_reg[3]
    SLICE_X41Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  inst_PWM/clk_cnt0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.780    inst_PWM/clk_cnt0_carry_i_3_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.330 r  inst_PWM/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.330    inst_PWM/clk_cnt0_carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.487 r  inst_PWM/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.562     8.049    inst_PWM/clk_cnt0_carry__0_n_2
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.329     8.378 r  inst_PWM/clk_cnt[0]_i_1/O
                         net (fo=18, routed)          0.643     9.020    inst_PWM/clk_cnt[0]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.563    12.921    inst_PWM/iClk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  inst_PWM/clk_cnt_reg[7]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    inst_PWM/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.464    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  inst_Btn1_db/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.115     1.720    inst_Btn1_db/btn_sync[0]
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.982    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.060     1.541    inst_Btn1_db/btn_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.465    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  inst_Btn1_db/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.059     1.672    inst_Btn1_db/btn_sync[1]
    SLICE_X38Y52         LUT2 (Prop_lut2_I1_O)        0.098     1.770 r  inst_Btn1_db/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_Btn1_db/btn_pulse_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.982    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120     1.585    inst_Btn1_db/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_PWM/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.466    inst_PWM/iClk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  inst_PWM/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_PWM/clk_en_reg/Q
                         net (fo=3, routed)           0.131     1.738    inst_PWM/clk_en
    SLICE_X43Y55         FDRE                                         r  inst_PWM/pwm_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.983    inst_PWM/iClk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  inst_PWM/pwm_out_reg_lopt_replica/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070     1.552    inst_PWM/pwm_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.693%)  route 0.143ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.464    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X36Y54         FDRE                                         r  inst_Btn1_db/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  inst_Btn1_db/btn_reg_reg/Q
                         net (fo=3, routed)           0.143     1.748    inst_Btn1_db/btn_reg_reg_n_0
    SLICE_X36Y53         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.070     1.550    inst_Btn1_db/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_MODE_SM/FSM_onehot_MODE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/FSM_onehot_MODE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.466    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X43Y53         FDSE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDSE (Prop_fdse_C_Q)         0.128     1.594 r  inst_MODE_SM/FSM_onehot_MODE_reg[0]/Q
                         net (fo=4, routed)           0.086     1.680    inst_MODE_SM/FSM_onehot_MODE_reg_n_0_[0]
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.099     1.779 r  inst_MODE_SM/FSM_onehot_MODE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    inst_MODE_SM/FSM_onehot_MODE[1]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.983    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[1]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     1.557    inst_MODE_SM/FSM_onehot_MODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/PWM_Mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.815%)  route 0.152ns (42.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.465    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.152     1.782    inst_MODE_SM/Btn1_p
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  inst_MODE_SM/PWM_Mode_i_1/O
                         net (fo=1, routed)           0.000     1.827    inst_MODE_SM/PWM_Mode_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  inst_MODE_SM/PWM_Mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.983    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  inst_MODE_SM/PWM_Mode_reg/C
                         clock pessimism             -0.481     1.502    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.593    inst_MODE_SM/PWM_Mode_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/N_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.466    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.128     1.594 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=7, routed)           0.099     1.693    inst_PWM/oRESET
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.099     1.792 r  inst_PWM/N[14]_i_1/O
                         net (fo=1, routed)           0.000     1.792    inst_PWM/N[14]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  inst_PWM/N_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.983    inst_PWM/iClk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  inst_PWM/N_reg[14]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.091     1.557    inst_PWM/N_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 inst_PWM/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.588%)  route 0.190ns (57.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.466    inst_PWM/iClk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  inst_PWM/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  inst_PWM/clk_en_reg/Q
                         net (fo=3, routed)           0.190     1.797    inst_PWM/clk_en
    SLICE_X43Y57         FDRE                                         r  inst_PWM/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.857     1.982    inst_PWM/iClk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  inst_PWM/pwm_out_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.070     1.551    inst_PWM/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/LED0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.339%)  route 0.206ns (49.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.465    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.206     1.835    inst_MODE_SM/Btn1_p
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  inst_MODE_SM/LED0_i_2/O
                         net (fo=1, routed)           0.000     1.880    inst_MODE_SM/LED0_i_2_n_0
    SLICE_X42Y51         FDRE                                         r  inst_MODE_SM/LED0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     1.984    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  inst_MODE_SM/LED0_reg/C
                         clock pessimism             -0.481     1.503    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.623    inst_MODE_SM/LED0_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.464    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  inst_Btn1_db/btn_cntr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.724    inst_Btn1_db/btn_cntr_reg[11]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  inst_Btn1_db/btn_cntr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    inst_Btn1_db/btn_cntr_reg[8]_i_1__0_n_4
    SLICE_X37Y55         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.105     1.569    inst_Btn1_db/btn_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    inst_Btn0_db_Reset/btn_cntr_reg[3]/C



