5 18 1fd81 27 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always4.vcd) 2 -o (always4.cdd) 2 -v (always4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always4.v 1 22 1 
2 1 5 5 5 1e001e 19 1 100c 0 0 1 1 c
2 2 5 5 5 16001e 19 28 1008 1 0 1 18 0 1 0 0 0 0
2 3 5 5 5 110011 19 1 100c 0 0 1 1 c
2 4 5 5 5 90011 19 27 1008 3 0 1 18 0 1 0 0 0 0
2 5 5 5 5 9001e 33 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 5 5 5 270027 19 1 100c 0 0 1 1 d
2 7 5 5 5 260027 19 1b 100c 6 0 1 18 0 1 1 1 0 0
2 8 5 5 5 210021 0 1 1410 0 0 1 1 d
2 9 5 5 5 210027 19 38 e 7 8
2 10 17 17 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 c 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 d 2 3 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 5 1 9 0 5
4 9 6 5 5 5
4 10 1 0 0 10
3 1 main.u$0 "main.u$0" 0 always4.v 7 15 1 
3 1 main.u$1 "main.u$1" 0 always4.v 17 20 1 
2 11 18 18 18 20004 1 0 1008 0 0 32 48 64 0
2 12 18 18 18 10004 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 13 0 0 0 12
4 12 11 13 0 12
