Module arcv_wdt_synch{
}
Module ls_cdc_sync_0000{
}
Module ls_cdc_sync{
}

EdfPortBounds fpga_sram_0000{
12 5 addr
55 0 din
55 0 dout
55 0 wren
}
EdfPortBounds fpga_sram_0002_0000{
19 3 addr
39 0 din
39 0 dout
39 0 wren
}
NonAliasNets arcv_wdt_synch{
wdt_clk_enable_r    f   24
}
