// Seed: 1989312320
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd49,
    parameter id_4 = 32'd51,
    parameter id_7 = 32'd12
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_2
  );
  output wire id_1;
  logic [id_4  -  id_3 : id_7  -  id_4] id_8;
endmodule
