# FPGA oscilloscope

## FIFO Version
Uses two clocks. Clock domain crossing. No trigger.
## RAM Version
## Adding Trigger
## Adding Features
