#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  5 20:56:06 2020
# Process ID: 27688
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7232 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lab2_3_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2_3_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 774.301 ; gain = 91.223
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: rca_dataflow
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1295.016 ; gain = 235.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rca_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/rca_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder_dataflow' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder_dataflow' (1#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rca_dataflow' (2#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/rca_dataflow.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.508 ; gain = 295.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.508 ; gain = 295.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.508 ; gain = 295.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1488.258 ; gain = 428.805
8 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1488.258 ; gain = 678.055
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1488.258 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4397] Generator change detected checking ShapeConfig Enum. shapeDB will be regenerated.
Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow_routed/rca_dataflow.xdc]
Finished Parsing XDC File [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow_routed/rca_dataflow.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1555.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1555.992 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
import_files -norecurse C:/Users/lucas/Documents/fpga/fulladder_dataflow_tb.v
update_compile_order -fileset sources_1
set_property top fulladder_dataflow_tb [current_fileset]
update_compile_order -fileset sources_1
set_property target_simulator ActiveHDL [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lab2_3_1.srcs\sources_1\new\rca_dataflow.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lab2_3_1.srcs\sources_1\imports\fpga\fulladder_dataflow_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'rca_dataflow' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/rca_dataflow_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
'"C:\Aldec\Active-HDL-Student-Edition\bin/VSimSA"' is not recognized as an internal or external command,
operable program or batch file.
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/rca_dataflow.v]
launch_runs synth_1 -jobs 8
[Wed Feb  5 21:14:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
'"C:\Aldec\Active-HDL-Student-Edition\bin/VSimSA"' is not recognized as an internal or external command,
operable program or batch file.
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
'"C:\Aldec\Active-HDL-Student-Edition\bin/VSimSA"' is not recognized as an internal or external command,
operable program or batch file.
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
'"C:\Aldec\Active-HDL-Student-Edition\bin/VSimSA"' is not recognized as an internal or external command,
operable program or batch file.
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2519.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
Program launched (PID=32800)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2519.047 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
Program launched (PID=21912)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
set_property -name {activehdl.compile.load_glbl} -value {true} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.sim/sim_1/behav/activehdl'
Program launched (PID=29308)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
close_project
create_project test C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
import_files -norecurse {C:/Users/lucas/Documents/fpga/lab2/lab3_1_1/lab3_1_1.srcs/sources_1/new/fulladder_dataflow.v C:/Users/lucas/Documents/fpga/fulladder_dataflow_tb.v}
update_compile_order -fileset sources_1
set_property top fulladder_dataflow_tb [current_fileset]
set_property target_simulator ActiveHDL [current_project]
set_property -name {activehdl.compile.vhdl_relax} -value {true} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=35964)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=8544)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=19764)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
set_property generic {test=compile_simlib -simulator activehdl} [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=8944)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2519.047 ; gain = 0.000
compile_simlib -simulator activehdl -simulator_exec_path {C:/Aldec/Active-HDL-Student-Edition/bin} -family all -language all -library all -dir {C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.cache/compile_simlib/activehdl}
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
...................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 556 IP libraries.

setup_ip_static_library: Time (s): cpu = 00:01:17 ; elapsed = 00:03:19 . Memory (MB): peak = 2519.047 ; gain = 0.000
INFO: [Vivado 12-5496] Finding simulator executables and checking version...
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'active_hdl' simulator in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.cache/compile_simlib/activehdl'
ALIB: Library `secureip' attached.
secureip = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl\secureip\secureip.lib

Compiling verilog library 'secureip'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 0 warning(s), 0.22 % complete
ALIB: Library `unisim' attached.
unisim = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl\unisim\unisim.lib

Compiling vhdl library 'unisim'...INFO: [Common 17-41] Interrupt caught. Command should exit soon.

compile_simlib: 0 error(s), 0 warning(s), 0.67 % complete
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
compile_simlib: Time (s): cpu = 00:01:47 ; elapsed = 00:15:55 . Memory (MB): peak = 2519.047 ; gain = 0.000
INFO: [Common 17-344] 'compile_simlib' was cancelled
ompile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:/Aldec/Active-HDL 10.1/BIN"
invalid command name "ompile_simlib"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:/Aldec/Active-HDL 10.1/BIN"
ERROR: [Vivado 12-5500] Simulator executable path specified with the -simulator_exec_path switch does not exist! 'C:\Aldec\Active-HDL 10.1\BIN'
ompile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN"
invalid command name "ompile_simlib"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN"
ERROR: [Vivado 12-5500] Simulator executable path specified with the -simulator_exec_path switch does not exist! 'C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\AldecActive-HDL-Student-EditionBIN'
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN/vasim"
ERROR: [Vivado 12-5500] Simulator executable path specified with the -simulator_exec_path switch does not exist! 'C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\AldecActive-HDL-Student-EditionBIN\vasim'
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN/vasim"
ERROR: [Vivado 12-5500] Simulator executable path specified with the -simulator_exec_path switch does not exist! 'C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\AldecActive-HDL-Student-EditionBIN\vasim'
compile_simlib -help
compile_simlib

Description: 
Compile simulation libraries

Syntax: 
compile_simlib  [-directory <arg>] [-family <arg>] [-force] [-language <arg>]
                [-library <arg>] [-print_library_info <arg>] -simulator <arg>
                [-simulator_exec_path <arg>] [-source_library_path <arg>]
                [-no_ip_compile] [-32bit] [-quiet] [-verbose]

Usage: 
  Name                    Description
  -----------------------------------
  [-directory]            Directory path for saving the compiled results
                          Default: .
  [-family]               Select device architecture
                          Default: all
  [-force]                Overwrite the pre-compiled libraries
  [-language]             Compile libraries for this language
                          Default: all
  [-library]              Select library to compile
                          Default: all
  [-print_library_info]   Print Pre-Compiled library information
  -simulator              Compile libraries for this simulator
  [-simulator_exec_path]  Use simulator executables from this directory
  [-source_library_path]  If specified, this directory will be searched for 
                          the library source files before searching the 
                          default path(s) found in environment variable 
                          XILINX_VIVADO for Vivado
  [-no_ip_compile]        Do not compile IP static files from repository
  [-32bit]                Perform the 32-bit compilation
  [-quiet]                Ignore command errors
  [-verbose]              Suspend message limits during command execution

Categories: 
Simulation

Description:

  Compile Xilinx simulation libraries for the cells and IP used in the
  current project, or from a specified directory for use in multiple design
  projects.

  The Vivado Design Suite provides simulation models as a set of files and
  libraries that contain the behavioral and timing models for use by the
  Vivado simulator. The compile_simlib command compiles these libraries for
  use by third-party simulators prior to design simulation. Libraries must
  generally be compiled or recompiled with a new software release to update
  simulation models and to support a new version of a simulator.

  Note: You should rerun the compile_simlib command any time a new third
  party simulator will be used, or a new Vivado Design Suite version or
  update is installed.

  When this command is run from a current project, the tool will use the
  device family, target language, and library settings specified by the
  project as the default values, rather than the default settings of the
  command defined below. The default settings can be overridden by specifying
  the necessary options when the command is run.

  The compile_simlib command uses simulator compilation directives when
  compiling the simulation libraries. You can edit the default configuration
  settings using the config_compile_simlib command.

  The command returns information related to the compiled libraries, or an
  error if it fails.

Arguments:

  -directory <arg> - (Optional) Directory path for saving the compiled
  library results.

  Note: By default, the libraries are saved in the current working directory
  in Non-Project mode, and the libraries are saved in
  <project>/<project>.cache/compile_simlib directory in Project mode. Refer
  to the Vivado Design Suite User Guide: Design Flows Overview (UG892) for
  more information on Project and Non-Project modes.

  -family <arg> - (Optional) Compile selected libraries to the specified
  device family. All device families will be generated by default. The
  following are the device families that can be specified:

   *  all (generate libraries for all device families, the default)

   *  versal (for Versal ACAP devices)

   *  virtexuplus58g (for Virtex UltraScale+ 58G devices)

   *  virtexuplus (for Virtex UltraScale+ devices)

   *  virtexu (for Virtex UltraScale devices)

   *  virtex7 (for Virtex-7)

   *  virtex7l (for Virtex-7 Lower Power)

   *  qvirtex7 (for Virtex-7 Defense Grade)

   *  qvirtex7l (for Virtex-7 Lower Power Defense Grade)

   *  spartan7 (For Spartan-7)

   *  kintexuplus (for Kintex UltraScale+ devices)

   *  kintexu (for Kintex UltraScale devices)

   *  kintex7 (for Kintex-7)

   *  kintex7l (for Kintex-7 Lower Power)

   *  qkintex7 (for Kintex-7 Defense Grade)

   *  qkintex7l (for Kintex-7 Lower Power Defense Grade)

   *  artix7 (for Artix-7)

   *  artix7l (for Artix-7 Lower Power)

   *  qartix7 (for Artix-7 Defense Grade)

   *  qartix7l (for Artix-7 Lower Power Defense Grade)

   *  zynquplus (for Zynq UltraScale+ devices)

   *  zynq (for Zynq devices)

   *  azynq (for Zynq Automotive)

   *  qzynq (for Zynq Defense Grade)

  -force - (Optional) Overwrite the current pre-compiled libraries.

  -language [ verilog | vhdl | all ] - (Optional) This option is only needed
  for use with -no_ip_compile, and will compile base simulation libraries for
  the specified language. If this option is not specified then the language
  will be set according to the simulator selected with -simulator. For
  multi-language simulators both Verilog and VHDL libraries will be compiled.

  Note: By default, compile_simlib compiles simulation libraries for IP, and
  compiles all languages for the IP.

  -library <arg> - (Optional) Specify the simulation library to compile. As a
  default, the compile_simlib command will compile all simulation libraries.
  Valid values are:

   *  all (the default)

   *  unisim

   *  simprim

  To specify multiple libraries, repeat the -lib options for each library.
  For example:

    .. -library unisim -library simprim .. 
    

  -print_library_info - (Optional) Print the library information for the
  compiled simulation library.

  -simulator <arg> - (Required) Compile libraries for the specified
  simulator. Valid simulator values are:

   *  modelsim - Version 2019.2 and later

   *  questasim - Version 2019.2 and later

   *  ies - (Linux only) Version 15.20.073 or later

   *  xcelium - (Linux only) Version 19.03.005 or later

   *  vcs_mx - (Linux only) Version O-2018.09-SP2-1 or later

   *  riviera - Version 2019.04 or later

   *  active_hdl - (Windows only) Version 10.5a

  -simulator_exec_path <arg> - (Optional) Specify the directory to locate the
  third-party compiler and simulator executables. This option is required if
  the target simulator is not specified in the $PATH or %PATH% environment
  variable; or to override the path from the $PATH or %PATH% environment
  variable.

  -source_library_path <arg> - (Optional) If specified, this directory will
  be searched for the library source files before searching the default
  path(s) defined by the environment variables ($XILINX or $XILINX_VIVADO).

  Note: Do not use this option unless explicitly instructed to by Xilinx
  Technical Support.

  -no_ip_compile - (Optional) Disables the compilation of simulation files
  for IP in the design or the specified repositories. By default, the
  compile_simlib command compiles the static simulation files for all IP in
  the IP catalog, including added user and third-party repositories. Use this
  option to disable that feature.

  -32bit - (Optional) Perform simulator compilation in 32-bit mode instead of
  the default 64-bit compilation.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example shows how to compile UNISIM and SIMPRIM libraries for
  ModelSim (VHDL) for a design using a Virtex-7 device:

    compile_simlib -simulator modelsim -family virtex7 -library unisim \  
       -library simprim -language vhdl 
    

See Also:

   *  config_compile_simlib
   *  export_simulation
   *  launch_simulation
export_simulation
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/xsim/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/modelsim/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/questa/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/ies/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/vcs/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/riviera/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/activehdl/fulladder_dataflow_tb.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/export_sim/xcelium/fulladder_dataflow_tb.sh'
export_simulation -help
export_simulation

Description: 
(User-written application)
Export a script and associated data files (if any) for driving standalone simulation using the specified simulator.


Syntax: 
export_simulation  [-simulator <arg>] [-of_objects <arg>]
                   [-ip_user_files_dir <arg>] [-ipstatic_source_dir <arg>]
                   [-lib_map_path <arg>] [-script_name <arg>]
                   [-directory <arg>] [-runtime <arg>] [-define <arg>]
                   [-generic <arg>] [-include <arg>] [-use_ip_compiled_libs]
                   [-absolute_path] [-export_source_files] [-32bit] [-force]
                   [-quiet] [-verbose]

Returns: 
None


Usage: 
  Name                     Description
  ------------------------------------
  [-simulator]             Simulator for which the simulation script will be 
                           created (value=all|xsim|modelsim|questa|ies|xceliu
                           m|vcs|riviera|activehdl)
                           Default: all
  [-of_objects]            Export simulation script for the specified object
                           Default: None
  [-ip_user_files_dir]     Directory path to the exported IP/BD (Block 
                           Design) user files (for static, dynamic and data 
                           files)
                           Default: Empty
  [-ipstatic_source_dir]   Directory path to the exported IP/BD static files
                           Default: Empty
  [-lib_map_path]          Precompiled simulation library directory path. If 
                           not specified, then please follow the instructions
                           in the generated script header to manually provide
                           the simulation library mapping information.
                           Default: Empty
  [-script_name]           Output script filename. If not specified, then a 
                           file with a default name will be created.
                           Default: top_module.sh
  [-directory]             Directory where the simulation script will be 
                           generated
                           Default: export_sim
  [-runtime]               Run simulation for this time (default:full 
                           simulation run or until a logical break or finish 
                           condition)
                           Default: Empty
  [-define]                Read verilog defines from the list specified with 
                           this switch
                           Default: Empty
  [-generic]               Read vhdl generics from the list specified with 
                           this switch
                           Default: Empty
  [-include]               Read include directory paths from the list 
                           specified with this switch
                           Default: Empty
  [-use_ip_compiled_libs]  Reference pre-compiled IP static library during 
                           compilation. This switch requires 
                           -ip_user_files_dir and -ipstatic_source_dir 
                           switches as well for generating scripts using 
                           pre-compiled IP library.
  [-absolute_path]         Make all file paths absolute
  [-export_source_files]   Copy IP/BD design files to output directory
  [-32bit]                 Perform 32bit compilation
  [-force]                 Overwrite previous files
  [-quiet]                 Ignore command errors
  [-verbose]               Suspend message limits during command execution

Categories: 
simulation, xilinxtclstore, user-written

Description:

  Export a simulation script file for the target simulator (please see the list of supported
  simulators below). The generated script will contain simulator commands for compiling, 
  elaborating and simulating the design.

  The command will retrieve the simulation compile order of specified objects, and export
  this information in a shell script with the compiler commands and default options for the
  target simulator. The specified object can be either a simulation fileset, IP or a BD (Block
  Design).

  If the object is not specified, then this command will generate the script for the active
  simulation "top" from the current simulation fileset. Any verilog include directories or file
  paths for the files containing verilog define statements will be added to the compiler command line.

  By default, the design source file and include directory paths in the compiler command line
  will be set relative to the "reference_dir" variable that is set in the generated script.
  To make these paths absolute, specify the "-absolute_path" switch.

  The command will also copy data files (if any) from the fileset, IP or a BD to the output
  directory. If the design contains "Verilog" sources, then the generated script will also copy
  the "glbl.v" file from the software installation path to the output directory.

  A default ".do" file that is used in the compiler commands in the simulation script for the
  target simulator, will be written to the output directory.

  NOTE: In order to perform simulation with the generated script, the simulation libraries must
  be compiled first using the 'compile_simlib' Tcl command. The compiled library directory path
  must be specified when generating this script. The generated script will automatically include
  the setup files for the target simulator from the compiled library directory.

  Supported simulators:-

    Vivado Simulator (xsim)
    ModelSim Simulator (modelsim) 
    Questa Advanced Simulator (questa)
    Incisive Enterprise Simulator (ies)
    Xcelium Parallel Simulator (xcelium)
    Verilog Compiler Simulator (vcs)
    Riviera-PRO Simulator (riviera)
    Active-HDL Simulator (activehdl)

Arguments:

  -simulator - (Required) Specify name of the target simulator for which the simulation script
  needs to be generated. The valid simulators names are "xsim" "modelsim" "questa" "ies" "xcelium"
  "vcs" (or "vcs_mx") "riviera" and "activehdl". To generate simulation script for all simulators,
  specify "all".

  -of_objects - (Optional) Specify name of the target design object for which the simulation script
  needs to be generated. The target object can be either a simulation fileset (simset), IP or a BD. If
  this option is not specified, then this command will generate the script for the current simulation
  fileset.

  -ip_user_files_dir - (Optional) Specify path to the extracted design files for the generated IP.
  Default path of this directory is '<project>/<project>.ip_user_files'. For a managed project, the
  default path is "ip_user_files".

  -ipstatic_source_dir - (Optional) Specify path to the extracted static design files for the generated
  IP. Default path of this directory is '<project>/<project>.ip_user_files/ipstatic'. For a managed
  project, the default path is "ip_user_files/ipstatic".
  
  -lib_map_path - (Optional) Specify path to the Xilinx pre-compiled simulation library for the specified
  simulator. The simulation library is compiled using compile_simlib. Please see the header section in the
  generated script for more information. If this switch is not specified, then the generated script
  will not reference the pre-compiled simulation library and the static IP files will be compiled locally.

  -script_name - (Optional) Specify name of the generated script. Default name is '<simulation_top>.sh'.
  If the -of_objects switch is specified, then the default syntax of the script will be as follows:-

    -------------------------------------------------------------
     Object Type                            Script Name
    -------------------------------------------------------------
    -of_objects [current_fileset -simset]   <simulation_top>.sh
    -of_objects [get_ips <ip>]              <ip_name>.sh
    -of_objects [get_files <ip>.xci]        <ip_name>.sh
    -of_objects [get_files <name>.bd]       <bd_name>.sh
    -------------------------------------------------------------

  -directory - (Required) Specify the directory path where the script file will be generated.

  -runtime - (Optional) Specify simulation run time.

  -define - (Optiona) Specify the list of verilog defines used in the design.

  -generic - (Optional) Specify the list of VHDL generics used in the design.

  -include - (Optional) Specify the list of include directory paths for verilog include files in the design.

  -absolute_path - (Optional) Specify this option to make source and include directory paths absolute.
  By default, all paths are set relative to the output directory specified with the -directory switch.

  A "reference_dir" variable will be set when generating script for "ies" and "vcs" to point to the output
  directory that was set with the -directory switch.

  -use_ip_compiled_libs - (Optional) Specify this option to reference pre-compiled IP static library during
  compilation. This switch requires '-ip_user_files_dir' and '-ipstatic_source_dir' switches as well for
  generating scripts using the pre-compiled IPs.

  -absolute_path - (Optional) Specify this option to set file paths to absolute format in the generated
  script. By default, the file paths will be set relative to the directory where this script was generated. 

  -export_source_files - (Optional) Specify this option to copy the IP design files to the generated script
  directory in a sub-directory named 'srcs'. The generated script will reference the design files from this
  'srcs' directory.

  -32bit - (Optional) Specify this option to perform 32-bit simulation. If this option is not specified then
  by default 64-bit option will be added to the simulation command line as applicable.

  -force - (Optional) Overwrite an existing script of the same name. If the script file already exists, this
  command will return an error unless the -force argument is specified.

  -quiet - (Optional) Execute the command quietly, ignoring any command line errors and returning no messages.
  The command also returns TCL_OK regardless of any errors encountered during execution.

  -verbose - (Optional) Temporarily override any message limits and return all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  - Generate a simulation script named "tb_design.sh" for the current simulation fileset with the top set to
    "tb_design" for project "/project_1/project_1.xpr" for the "xsim" simulator. Use the pre-compiled IP static
    library from the Vivado installation. The script will be generated in "./test_xsim" directory:-

    % export_simulation -simulator xsim
                        -directory "./test_xsim"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -use_ip_compiled_libs

  - Generate a simulation script for project "/project_1/project_1.xpr" for the "modelsim" simulator. Use the
    pre-compiled IP static library from the "/design/compiled_libs/modelsim/lib" directory and export the IP/BD
    source files to the "./proj/test_modelsim/srcs" directory. The source file paths in the generated script
    will be set relative to the "./srcs" directory in "./proj/test_modelsim":-

    % export_simulation -simulator modelsim
                        -directory "./proj/test_modelsim"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/modelsim/lib"
                        -use_ip_compiled_libs
                        -export_source_files

  - Generate a simulation script for project "/project_1/project_1.xpr" for the "questa" simulator. Use the
    pre-compiled IP static library from the "/design/compiled_libs/questa/lib" directory, set source file paths
    to the absolute format in the generated script and run simulator tools in 32bit mode:-

    % export_simulation -simulator questa
                        -directory "./proj/test_questa"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/questa/lib"
                        -use_ip_compiled_libs
                        -absolute_path
                        -32bit
                       

  - Generate a simulation script for the "clk_core" IP for the "ies" simulator. Use pre-compiled IP static
    library from the "/design/compiled_libs/ies/lib" directory and overwrite the existing script named
    "test_ip_ies.sh" in "./output" directory:-

    % export_simulation -simulator ies
                        -directory "./proj/test_ies"
                        -of_objects [get_ips clk_core]
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/ies/lib"
                        -use_ip_compiled_libs
                        -script_name "./output/test_ip_ies.sh"
                        -force

  - Generate a simulation script for the current simulation fileset for the "xcelium" simulator. Use pre-compiled
    IP static library from the "/design/compiled_libs/xcelium/lib" directory and run simulation for 1000ns:-

    % export_simulation -simulator xcelium
                        -directory "./proj/test_xcelium"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/xcelium/lib"
                        -use_ip_compiled_libs
                        -script_name "./output/test_ip_xcelium.sh"


  - Generate a simulation script for the "clk_core" BD (Block Design) for the "vcs" simulator. Use pre-compiled
    IP static library from the "/design/compiled_libs/vcs/lib" directory, pass HEX_VAR verilog define, pass INCREMENT
    vhdl generic and run simulation for 1000ns:-

    % export_simulation -simulator vcs
                        -directory "./proj/test_vcs"
                        -of_objects [get_files clk_core.bd]
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/vcs/lib"
                        -use_ip_compiled_libs
                        -script_name "./output/test_ip_vcs.sh"
                        -define [list {HEX_VAR=4'b0101}]
                        -generic [list {INCREMENT=10}]
                        -runtime 1000ns

  - Generate a simulation script for the current simulation fileset for the "riviera" simulator. Use pre-compiled
    IP static library from the "/design/compiled_libs/riviera/lib" directory, include verilog header files from the
    "./fifo/incl" directory and run simulation for 1000ns:-

    % export_simulation -simulator riviera
                        -directory "./proj/test_riviera"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/riviera/lib"
                        -use_ip_compiled_libs
                        -include [list {./fifo/incl}]
                        -runtime 1000ns

  - Generate a simulation script for the current simulation fileset for the "activehdl" simulator. Use pre-compiled
    IP static library from the "/design/compiled_libs/activehdl/lib" directory, include verilog header files from the
    "./fifo/incl" directory and run simulation for 1000ns:-

    % export_simulation -simulator activehdl
                        -directory "./proj/test_activehdl"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/activehdl/lib"
                        -use_ip_compiled_libs
                        -include [list {./fifo/incl}]
                        -runtime 1000ns

  - Generate a simulation script for all simulators. Use pre-compiled IP static library from the respective simulator
    directory specified with the -lib_map_path switch:-

    % export_simulation -simulator all
                        -directory "./proj/test_sim"
                        -ip_user_files_dir "/project_1/project_1.ip_user_files_dir"
                        -ipstatic_source_dir "/project_1/project_1.ip_user_files_dir/ipstatic"
                        -lib_map_path [list {xsim=/compiled_libs/xsim/lib}
                                            {modelsim=/compiled_libs/modelsim/lib} 
                                            {questa=/compiled_libs/questa/lib} 
                                            {ies=/compiled_libs/ies/lib} 
                                            {xcelium=/compiled_libs/xcelium/lib} 
                                            {vcs=/compiled_libs/vcs/lib} 
                                            {riviera=/compiled_libs/riviera/lib} 
                                            {activehdl=/compiled_libs/activehdl/lib} ]
                        -use_ip_compiled_libs

  - Generate a simulation script for the "clk_core" IP from a managed IP project for "xsim" simulator. Use the
    pre-compiled IP static library from the Vivado installation.:-

    % export_simulation -simulator questa
                        -directory "./proj/test_mip_xsim"
                        -of_objects [get_ips clk_core]
                        -ip_user_files_dir "/managed_ip_project/ip_user_files_dir"
                        -ipstatic_source_dir "/managed_ip_project/ip_user_files_dir/ipstatic"
                        -lib_map_path "/design/compiled_libs/xsim/lib"
                        -use_ip_compiled_libs

See Also:

   *  current_fileset
   *  get_files
   *  get_ips
   *  compile_simlib
clear
invalid command name "clear"
compile_simlib -help
compile_simlib

Description: 
Compile simulation libraries

Syntax: 
compile_simlib  [-directory <arg>] [-family <arg>] [-force] [-language <arg>]
                [-library <arg>] [-print_library_info <arg>] -simulator <arg>
                [-simulator_exec_path <arg>] [-source_library_path <arg>]
                [-no_ip_compile] [-32bit] [-quiet] [-verbose]

Usage: 
  Name                    Description
  -----------------------------------
  [-directory]            Directory path for saving the compiled results
                          Default: .
  [-family]               Select device architecture
                          Default: all
  [-force]                Overwrite the pre-compiled libraries
  [-language]             Compile libraries for this language
                          Default: all
  [-library]              Select library to compile
                          Default: all
  [-print_library_info]   Print Pre-Compiled library information
  -simulator              Compile libraries for this simulator
  [-simulator_exec_path]  Use simulator executables from this directory
  [-source_library_path]  If specified, this directory will be searched for 
                          the library source files before searching the 
                          default path(s) found in environment variable 
                          XILINX_VIVADO for Vivado
  [-no_ip_compile]        Do not compile IP static files from repository
  [-32bit]                Perform the 32-bit compilation
  [-quiet]                Ignore command errors
  [-verbose]              Suspend message limits during command execution

Categories: 
Simulation

Description:

  Compile Xilinx simulation libraries for the cells and IP used in the
  current project, or from a specified directory for use in multiple design
  projects.

  The Vivado Design Suite provides simulation models as a set of files and
  libraries that contain the behavioral and timing models for use by the
  Vivado simulator. The compile_simlib command compiles these libraries for
  use by third-party simulators prior to design simulation. Libraries must
  generally be compiled or recompiled with a new software release to update
  simulation models and to support a new version of a simulator.

  Note: You should rerun the compile_simlib command any time a new third
  party simulator will be used, or a new Vivado Design Suite version or
  update is installed.

  When this command is run from a current project, the tool will use the
  device family, target language, and library settings specified by the
  project as the default values, rather than the default settings of the
  command defined below. The default settings can be overridden by specifying
  the necessary options when the command is run.

  The compile_simlib command uses simulator compilation directives when
  compiling the simulation libraries. You can edit the default configuration
  settings using the config_compile_simlib command.

  The command returns information related to the compiled libraries, or an
  error if it fails.

Arguments:

  -directory <arg> - (Optional) Directory path for saving the compiled
  library results.

  Note: By default, the libraries are saved in the current working directory
  in Non-Project mode, and the libraries are saved in
  <project>/<project>.cache/compile_simlib directory in Project mode. Refer
  to the Vivado Design Suite User Guide: Design Flows Overview (UG892) for
  more information on Project and Non-Project modes.

  -family <arg> - (Optional) Compile selected libraries to the specified
  device family. All device families will be generated by default. The
  following are the device families that can be specified:

   *  all (generate libraries for all device families, the default)

   *  versal (for Versal ACAP devices)

   *  virtexuplus58g (for Virtex UltraScale+ 58G devices)

   *  virtexuplus (for Virtex UltraScale+ devices)

   *  virtexu (for Virtex UltraScale devices)

   *  virtex7 (for Virtex-7)

   *  virtex7l (for Virtex-7 Lower Power)

   *  qvirtex7 (for Virtex-7 Defense Grade)

   *  qvirtex7l (for Virtex-7 Lower Power Defense Grade)

   *  spartan7 (For Spartan-7)

   *  kintexuplus (for Kintex UltraScale+ devices)

   *  kintexu (for Kintex UltraScale devices)

   *  kintex7 (for Kintex-7)

   *  kintex7l (for Kintex-7 Lower Power)

   *  qkintex7 (for Kintex-7 Defense Grade)

   *  qkintex7l (for Kintex-7 Lower Power Defense Grade)

   *  artix7 (for Artix-7)

   *  artix7l (for Artix-7 Lower Power)

   *  qartix7 (for Artix-7 Defense Grade)

   *  qartix7l (for Artix-7 Lower Power Defense Grade)

   *  zynquplus (for Zynq UltraScale+ devices)

   *  zynq (for Zynq devices)

   *  azynq (for Zynq Automotive)

   *  qzynq (for Zynq Defense Grade)

  -force - (Optional) Overwrite the current pre-compiled libraries.

  -language [ verilog | vhdl | all ] - (Optional) This option is only needed
  for use with -no_ip_compile, and will compile base simulation libraries for
  the specified language. If this option is not specified then the language
  will be set according to the simulator selected with -simulator. For
  multi-language simulators both Verilog and VHDL libraries will be compiled.

  Note: By default, compile_simlib compiles simulation libraries for IP, and
  compiles all languages for the IP.

  -library <arg> - (Optional) Specify the simulation library to compile. As a
  default, the compile_simlib command will compile all simulation libraries.
  Valid values are:

   *  all (the default)

   *  unisim

   *  simprim

  To specify multiple libraries, repeat the -lib options for each library.
  For example:

    .. -library unisim -library simprim .. 
    

  -print_library_info - (Optional) Print the library information for the
  compiled simulation library.

  -simulator <arg> - (Required) Compile libraries for the specified
  simulator. Valid simulator values are:

   *  modelsim - Version 2019.2 and later

   *  questasim - Version 2019.2 and later

   *  ies - (Linux only) Version 15.20.073 or later

   *  xcelium - (Linux only) Version 19.03.005 or later

   *  vcs_mx - (Linux only) Version O-2018.09-SP2-1 or later

   *  riviera - Version 2019.04 or later

   *  active_hdl - (Windows only) Version 10.5a

  -simulator_exec_path <arg> - (Optional) Specify the directory to locate the
  third-party compiler and simulator executables. This option is required if
  the target simulator is not specified in the $PATH or %PATH% environment
  variable; or to override the path from the $PATH or %PATH% environment
  variable.

  -source_library_path <arg> - (Optional) If specified, this directory will
  be searched for the library source files before searching the default
  path(s) defined by the environment variables ($XILINX or $XILINX_VIVADO).

  Note: Do not use this option unless explicitly instructed to by Xilinx
  Technical Support.

  -no_ip_compile - (Optional) Disables the compilation of simulation files
  for IP in the design or the specified repositories. By default, the
  compile_simlib command compiles the static simulation files for all IP in
  the IP catalog, including added user and third-party repositories. Use this
  option to disable that feature.

  -32bit - (Optional) Perform simulator compilation in 32-bit mode instead of
  the default 64-bit compilation.

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following example shows how to compile UNISIM and SIMPRIM libraries for
  ModelSim (VHDL) for a design using a Virtex-7 device:

    compile_simlib -simulator modelsim -family virtex7 -library unisim \  
       -library simprim -language vhdl 
    

See Also:

   *  config_compile_simlib
   *  export_simulation
   *  launch_simulation
compile_simlib -simulator modelsim -family virtex7 -library unisim \  
ERROR: [Common 17-165] Too many positional options when parsing ' ', please type 'compile_simlib -help' for usage info.
compile_simlib -simulator modelsim -family virtex7 -library unisim -library simprim -language verilog
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
..............................................................................INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'ipx::open_core' was cancelled
INFO: [Common 17-344] 'setup_ip_static_library' was cancelled
compile_simlib: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2519.047 ; gain = 0.000
INFO: [Common 17-344] 'compile_simlib' was cancelled
compile_simlib -simulator activehdl -family virtex7 -library unisim -library simprim -language verilog
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
...................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 556 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'active_hdl' simulator in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1'
ALIB: Library `secureip' attached.
secureip = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\secureip\secureip.lib

Compiling verilog library 'secureip'...
compile_simlib: 0 error(s), 1 warning(s), 0.22 % complete
ALIB: Library `unisim' attached.
unisim = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unisim\unisim.lib

Compiling vhdl library 'unisim'...ALIB: Library `unimacro' attached.
unimacro = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro\unimacro.lib
 vhdl library 'unimacro'...[0 error(s), 1 warning(s)]ALIB: Library `unifast' attached.
unifast = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unifast\unifast.lib
 vhdl library 'unifast'...[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 6 warning(s), 0.45 % complete
ALIB: Library `unisims_ver' attached.
unisims_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unisims_ver\unisims_ver.lib

Compiling verilog library 'unisim'...ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
ALIB: Library `unimacro_ver' attached.
unimacro_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro_ver\unimacro_ver.lib
 verilog library 'unimacro'...[0 error(s), 17 warning(s)]ALIB: Library `unifast_ver' attached.
unifast_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unifast_ver\unifast_ver.lib
 verilog library 'unifast'...[0 error(s), 5 warning(s)]
compile_simlib: 2 error(s), 25 warning(s), 0.67 % complete
ALIB: Library `simprims_ver' attached.
simprims_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\simprims_ver\simprims_ver.lib

Compiling verilog library 'simprim'...ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 2 error(s), 3 warning(s), 0.89 % complete
ALIB: Library `xpm' attached.
xpm = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xpm\xpm.lib

Compiling vhdl library 'xpm'...
compile_simlib: 0 error(s), 1 warning(s), 1.12 % complete
ALIB: Library `xpm' attached.
xpm = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xpm\xpm.lib

Compiling verilog library 'xpm'...
compile_simlib: 0 error(s), 47 warning(s), 1.34 % complete
ALIB: Library `advanced_io_wizard_phy_v1_0_0' attached.
advanced_io_wizard_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\advanced_io_wizard_phy_v1_0_0\advanced_io_wizard_phy_v1_0_0.lib

Compiling verilog library 'advanced_io_wizard_phy_v1_0_0'...
compile_simlib: 0 error(s), 18 warning(s), 1.56 % complete
ALIB: Library `advanced_io_wizard_v1_0_1' attached.
advanced_io_wizard_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\advanced_io_wizard_v1_0_1\advanced_io_wizard_v1_0_1.lib

Compiling verilog library 'advanced_io_wizard_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 1.79 % complete
ALIB: Library `ahblite_axi_bridge_v3_0_15' attached.
ahblite_axi_bridge_v3_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ahblite_axi_bridge_v3_0_15\ahblite_axi_bridge_v3_0_15.lib

Compiling vhdl library 'ahblite_axi_bridge_v3_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 2.01 % complete
ALIB: Library `ai_noc' attached.
ai_noc = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_noc\ai_noc.lib

Compiling verilog library 'ai_noc'...
compile_simlib: 0 error(s), 4 warning(s), 2.23 % complete
ALIB: Library `ai_pl_trig' attached.
ai_pl_trig = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_pl_trig\ai_pl_trig.lib

Compiling verilog library 'ai_pl_trig'...
compile_simlib: 0 error(s), 2 warning(s), 2.46 % complete
ALIB: Library `ai_pl' attached.
ai_pl = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_pl\ai_pl.lib

Compiling verilog library 'ai_pl'...
compile_simlib: 0 error(s), 1 warning(s), 2.68 % complete
ALIB: Library `audio_clock_recovery_v1_0' attached.
audio_clock_recovery_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_clock_recovery_v1_0\audio_clock_recovery_v1_0.lib

Compiling verilog library 'audio_clock_recovery_v1_0'...
compile_simlib: 0 error(s), 3 warning(s), 2.90 % complete
ALIB: Library `audio_tpg_v1_0_0' attached.
audio_tpg_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_tpg_v1_0_0\audio_tpg_v1_0_0.lib

Compiling verilog library 'audio_tpg_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 3.13 % complete
ALIB: Library `av_pat_gen_v1_0_1' attached.
av_pat_gen_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\av_pat_gen_v1_0_1\av_pat_gen_v1_0_1.lib

Compiling verilog library 'av_pat_gen_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 3.35 % complete
ALIB: Library `axis_cap_ctrl_v1_0_0' attached.
axis_cap_ctrl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_cap_ctrl_v1_0_0\axis_cap_ctrl_v1_0_0.lib

Compiling verilog library 'axis_cap_ctrl_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 3.57 % complete
ALIB: Library `axis_dbg_stub_v1_0_0' attached.
axis_dbg_stub_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dbg_stub_v1_0_0\axis_dbg_stub_v1_0_0.lib

Compiling verilog library 'axis_dbg_stub_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 3.79 % complete
ALIB: Library `axis_dbg_sync_v1_0_0' attached.
axis_dbg_sync_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dbg_sync_v1_0_0\axis_dbg_sync_v1_0_0.lib

Compiling verilog library 'axis_dbg_sync_v1_0_0'...
compile_simlib: 0 error(s), 5 warning(s), 4.02 % complete
ALIB: Library `axis_ila_ct_v1_0_0' attached.
axis_ila_ct_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_ct_v1_0_0\axis_ila_ct_v1_0_0.lib

Compiling verilog library 'axis_ila_ct_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.24 % complete
ALIB: Library `axis_ila_intf_v1_0_0' attached.
axis_ila_intf_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_intf_v1_0_0\axis_ila_intf_v1_0_0.lib

Compiling verilog library 'axis_ila_intf_v1_0_0'...
compile_simlib: 0 error(s), 9 warning(s), 4.46 % complete
ALIB: Library `axis_ila_pp_v1_0_0' attached.
axis_ila_pp_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_pp_v1_0_0\axis_ila_pp_v1_0_0.lib

Compiling verilog library 'axis_ila_pp_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.69 % complete
ALIB: Library `axis_ila_txns_cntr_v1_0_0' attached.
axis_ila_txns_cntr_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_txns_cntr_v1_0_0\axis_ila_txns_cntr_v1_0_0.lib

Compiling verilog library 'axis_ila_txns_cntr_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.91 % complete
ALIB: Library `axis_infrastructure_v1_1_0' attached.
axis_infrastructure_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_infrastructure_v1_1_0\axis_infrastructure_v1_1_0.lib

Compiling verilog library 'axis_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 4 warning(s), 5.13 % complete
ALIB: Library `axis_itct_v1_0_0' attached.
axis_itct_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_itct_v1_0_0\axis_itct_v1_0_0.lib

Compiling verilog library 'axis_itct_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 5.36 % complete
ALIB: Library `axis_mem_v1_0_0' attached.
axis_mem_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_mem_v1_0_0\axis_mem_v1_0_0.lib

Compiling verilog library 'axis_mem_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 5.58 % complete
ALIB: Library `axis_mu_v1_0_0' attached.
axis_mu_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_mu_v1_0_0\axis_mu_v1_0_0.lib

Compiling verilog library 'axis_mu_v1_0_0'...
compile_simlib: 0 error(s), 2 warning(s), 5.80 % complete
ALIB: Library `axis_protocol_checker_v2_0_4' attached.
axis_protocol_checker_v2_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_protocol_checker_v2_0_4\axis_protocol_checker_v2_0_4.lib

Compiling verilog library 'axis_protocol_checker_v2_0_4'...
compile_simlib: 0 error(s), 2 warning(s), 6.03 % complete
ALIB: Library `axi_ahblite_bridge_v3_0_17' attached.
axi_ahblite_bridge_v3_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ahblite_bridge_v3_0_17\axi_ahblite_bridge_v3_0_17.lib

Compiling vhdl library 'axi_ahblite_bridge_v3_0_17'...
compile_simlib: 0 error(s), 1 warning(s), 6.25 % complete
ALIB: Library `axi_amm_bridge_v1_0_10' attached.
axi_amm_bridge_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_amm_bridge_v1_0_10\axi_amm_bridge_v1_0_10.lib

Compiling verilog library 'axi_amm_bridge_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 6.47 % complete
ALIB: Library `axi_bram_ctrl_v4_1_2' attached.
axi_bram_ctrl_v4_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_bram_ctrl_v4_1_2\axi_bram_ctrl_v4_1_2.lib

Compiling vhdl library 'axi_bram_ctrl_v4_1_2'...
compile_simlib: 0 error(s), 4 warning(s), 6.70 % complete
ALIB: Library `axi_chip2chip_v5_0_7' attached.
axi_chip2chip_v5_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_chip2chip_v5_0_7\axi_chip2chip_v5_0_7.lib

Compiling verilog library 'axi_chip2chip_v5_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 6.92 % complete
ALIB: Library `axi_dbg_hub' attached.
axi_dbg_hub = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dbg_hub\axi_dbg_hub.lib

Compiling verilog library 'axi_dbg_hub'...
compile_simlib: 0 error(s), 1 warning(s), 7.14 % complete
ALIB: Library `axi_infrastructure_v1_1_0' attached.
axi_infrastructure_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_infrastructure_v1_1_0\axi_infrastructure_v1_1_0.lib

Compiling verilog library 'axi_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 7.37 % complete
ALIB: Library `axi_jtag_v1_0_0' attached.
axi_jtag_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_jtag_v1_0_0\axi_jtag_v1_0_0.lib

Compiling verilog library 'axi_jtag_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 7.59 % complete
ALIB: Library `axi_lite_ipif_v3_0_4' attached.
axi_lite_ipif_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_lite_ipif_v3_0_4\axi_lite_ipif_v3_0_4.lib

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 7.81 % complete
ALIB: Library `axi_pcie3_v3_0_10' attached.
axi_pcie3_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie3_v3_0_10\axi_pcie3_v3_0_10.lib

Compiling verilog library 'axi_pcie3_v3_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 8.04 % complete
ALIB: Library `axi_perf_mon_v5_0_22' attached.
axi_perf_mon_v5_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_perf_mon_v5_0_22\axi_perf_mon_v5_0_22.lib

Compiling verilog library 'axi_perf_mon_v5_0_22'...
compile_simlib: 0 error(s), 7 warning(s), 8.26 % complete
ALIB: Library `axi_pmon_v1_0_0' attached.
axi_pmon_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pmon_v1_0_0\axi_pmon_v1_0_0.lib

Compiling verilog library 'axi_pmon_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 8.48 % complete
ALIB: Library `blk_mem_gen_v8_3_6' attached.
blk_mem_gen_v8_3_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\blk_mem_gen_v8_3_6\blk_mem_gen_v8_3_6.lib

Compiling verilog library 'blk_mem_gen_v8_3_6'...
compile_simlib: 0 error(s), 21 warning(s), 8.71 % complete
ALIB: Library `blk_mem_gen_v8_4_4' attached.
blk_mem_gen_v8_4_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\blk_mem_gen_v8_4_4\blk_mem_gen_v8_4_4.lib

Compiling verilog library 'blk_mem_gen_v8_4_4'...
compile_simlib: 0 error(s), 21 warning(s), 8.93 % complete
ALIB: Library `bsip_v1_1_0' attached.
bsip_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bsip_v1_1_0\bsip_v1_1_0.lib

Compiling vhdl library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 9.15 % complete
ALIB: Library `bsip_v1_1_0' attached.
bsip_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bsip_v1_1_0\bsip_v1_1_0.lib

Compiling verilog library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 9.38 % complete
ALIB: Library `bs_mux_v1_0_0' attached.
bs_mux_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bs_mux_v1_0_0\bs_mux_v1_0_0.lib

Compiling verilog library 'bs_mux_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 9.60 % complete
ALIB: Library `clk_gen_sim_v1_0_0' attached.
clk_gen_sim_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\clk_gen_sim_v1_0_0\clk_gen_sim_v1_0_0.lib

Compiling verilog library 'clk_gen_sim_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 9.82 % complete
ALIB: Library `clk_vip_v1_0_2' attached.
clk_vip_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\clk_vip_v1_0_2\clk_vip_v1_0_2.lib

Compiling verilog library 'clk_vip_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 10.04 % complete
ALIB: Library `cmac_usplus_v3_0_0' attached.
cmac_usplus_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmac_usplus_v3_0_0\cmac_usplus_v3_0_0.lib

Compiling verilog library 'cmac_usplus_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 10.27 % complete
ALIB: Library `cmac_v2_5_2' attached.
cmac_v2_5_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmac_v2_5_2\cmac_v2_5_2.lib

Compiling verilog library 'cmac_v2_5_2'...
compile_simlib: 0 error(s), 1 warning(s), 10.49 % complete
ALIB: Library `compact_gt_v1_0_6' attached.
compact_gt_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\compact_gt_v1_0_6\compact_gt_v1_0_6.lib

Compiling vhdl library 'compact_gt_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 10.71 % complete
ALIB: Library `ddr4_pl_phy_v1_0_0' attached.
ddr4_pl_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_phy_v1_0_0\ddr4_pl_phy_v1_0_0.lib

Compiling verilog library 'ddr4_pl_phy_v1_0_0'...
compile_simlib: 0 error(s), 15 warning(s), 10.94 % complete
ALIB: Library `ddr4_pl_v1_0_0' attached.
ddr4_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_v1_0_0\ddr4_pl_v1_0_0.lib

Compiling verilog library 'ddr4_pl_v1_0_0'...
compile_simlib: 0 error(s), 2 warning(s), 11.16 % complete
ALIB: Library `dist_mem_gen_v8_0_13' attached.
dist_mem_gen_v8_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dist_mem_gen_v8_0_13\dist_mem_gen_v8_0_13.lib

Compiling verilog library 'dist_mem_gen_v8_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 11.38 % complete
ALIB: Library `ecc_v2_0_13' attached.
ecc_v2_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ecc_v2_0_13\ecc_v2_0_13.lib

Compiling verilog library 'ecc_v2_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 11.61 % complete
ALIB: Library `emb_fifo_gen_v1_0_2' attached.
emb_fifo_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emb_fifo_gen_v1_0_2\emb_fifo_gen_v1_0_2.lib

Compiling verilog library 'emb_fifo_gen_v1_0_2'...
compile_simlib: 0 error(s), 6 warning(s), 11.83 % complete
ALIB: Library `emb_mem_gen_v1_0_2' attached.
emb_mem_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emb_mem_gen_v1_0_2\emb_mem_gen_v1_0_2.lib

Compiling verilog library 'emb_mem_gen_v1_0_2'...
compile_simlib: 0 error(s), 7 warning(s), 12.05 % complete
ALIB: Library `emc_common_v3_0_5' attached.
emc_common_v3_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emc_common_v3_0_5\emc_common_v3_0_5.lib

Compiling vhdl library 'emc_common_v3_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 12.28 % complete
ALIB: Library `ethernet_1_10_25g_v2_4_0' attached.
ethernet_1_10_25g_v2_4_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ethernet_1_10_25g_v2_4_0\ethernet_1_10_25g_v2_4_0.lib

Compiling vhdl library 'ethernet_1_10_25g_v2_4_0'...
compile_simlib: 0 error(s), 1 warning(s), 12.50 % complete
ALIB: Library `ethernet_1_10_25g_v2_4_0' attached.
ethernet_1_10_25g_v2_4_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ethernet_1_10_25g_v2_4_0\ethernet_1_10_25g_v2_4_0.lib

Compiling verilog library 'ethernet_1_10_25g_v2_4_0'...
compile_simlib: 0 error(s), 1 warning(s), 12.72 % complete
ALIB: Library `fifo_generator_v13_0_6' attached.
fifo_generator_v13_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_0_6\fifo_generator_v13_0_6.lib

Compiling vhdl library 'fifo_generator_v13_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 12.95 % complete
ALIB: Library `fifo_generator_v13_1_4' attached.
fifo_generator_v13_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_1_4\fifo_generator_v13_1_4.lib

Compiling vhdl library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 13.17 % complete
ALIB: Library `fifo_generator_v13_1_4' attached.
fifo_generator_v13_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_1_4\fifo_generator_v13_1_4.lib

Compiling verilog library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 13.39 % complete
ALIB: Library `fifo_generator_v13_2_5' attached.
fifo_generator_v13_2_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_2_5\fifo_generator_v13_2_5.lib

Compiling vhdl library 'fifo_generator_v13_2_5'...
compile_simlib: 0 error(s), 1 warning(s), 13.62 % complete
ALIB: Library `fifo_generator_v13_2_5' attached.
fifo_generator_v13_2_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_2_5\fifo_generator_v13_2_5.lib

Compiling verilog library 'fifo_generator_v13_2_5'...
compile_simlib: 0 error(s), 1 warning(s), 13.84 % complete
ALIB: Library `fit_timer_v2_0_10' attached.
fit_timer_v2_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fit_timer_v2_0_10\fit_timer_v2_0_10.lib

Compiling vhdl library 'fit_timer_v2_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 14.06 % complete
ALIB: Library `generic_baseblocks_v2_1_0' attached.
generic_baseblocks_v2_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\generic_baseblocks_v2_1_0\generic_baseblocks_v2_1_0.lib

Compiling verilog library 'generic_baseblocks_v2_1_0'...
compile_simlib: 0 error(s), 12 warning(s), 14.29 % complete
ALIB: Library `gigantic_mux' attached.
gigantic_mux = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gigantic_mux\gigantic_mux.lib

Compiling verilog library 'gigantic_mux'...
compile_simlib: 0 error(s), 0 warning(s), 14.51 % complete
ALIB: Library `gig_ethernet_pcs_pma_v16_1_7' attached.
gig_ethernet_pcs_pma_v16_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gig_ethernet_pcs_pma_v16_1_7\gig_ethernet_pcs_pma_v16_1_7.lib

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_7'...
compile_simlib: 0 error(s), 1 warning(s), 14.73 % complete
ALIB: Library `gig_ethernet_pcs_pma_v16_1_7' attached.
gig_ethernet_pcs_pma_v16_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gig_ethernet_pcs_pma_v16_1_7\gig_ethernet_pcs_pma_v16_1_7.lib

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_7'...
compile_simlib: 0 error(s), 0 warning(s), 14.96 % complete
ALIB: Library `gmii_to_rgmii_v4_0_7' attached.
gmii_to_rgmii_v4_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gmii_to_rgmii_v4_0_7\gmii_to_rgmii_v4_0_7.lib

Compiling vhdl library 'gmii_to_rgmii_v4_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete
ALIB: Library `gtwizard_ultrascale_v1_5_4' attached.
gtwizard_ultrascale_v1_5_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_5_4\gtwizard_ultrascale_v1_5_4.lib

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
compile_simlib: 0 error(s), 3 warning(s), 15.40 % complete
ALIB: Library `gtwizard_ultrascale_v1_6_10' attached.
gtwizard_ultrascale_v1_6_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_6_10\gtwizard_ultrascale_v1_6_10.lib

Compiling verilog library 'gtwizard_ultrascale_v1_6_10'...
compile_simlib: 0 error(s), 3 warning(s), 15.63 % complete
ALIB: Library `gtwizard_ultrascale_v1_7_7' attached.
gtwizard_ultrascale_v1_7_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_7_7\gtwizard_ultrascale_v1_7_7.lib

Compiling verilog library 'gtwizard_ultrascale_v1_7_7'...
compile_simlib: 0 error(s), 3 warning(s), 15.85 % complete
ALIB: Library `hbm_v1_0_5' attached.
hbm_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hbm_v1_0_5\hbm_v1_0_5.lib

Compiling verilog library 'hbm_v1_0_5'...
compile_simlib: 0 error(s), 3 warning(s), 16.07 % complete
ALIB: Library `hdcp22_cipher_dp_v1_0_0' attached.
hdcp22_cipher_dp_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_cipher_dp_v1_0_0\hdcp22_cipher_dp_v1_0_0.lib

Compiling verilog library 'hdcp22_cipher_dp_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 16.29 % complete
ALIB: Library `hdcp22_cipher_v1_0_3' attached.
hdcp22_cipher_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_cipher_v1_0_3\hdcp22_cipher_v1_0_3.lib

Compiling verilog library 'hdcp22_cipher_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 16.52 % complete
ALIB: Library `hdcp22_rng_v1_0_1' attached.
hdcp22_rng_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_rng_v1_0_1\hdcp22_rng_v1_0_1.lib

Compiling verilog library 'hdcp22_rng_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 16.74 % complete
ALIB: Library `hdcp_keymngmt_blk_v1_0_0' attached.
hdcp_keymngmt_blk_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp_keymngmt_blk_v1_0_0\hdcp_keymngmt_blk_v1_0_0.lib

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 16.96 % complete
ALIB: Library `hdcp_v1_0_3' attached.
hdcp_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp_v1_0_3\hdcp_v1_0_3.lib

Compiling verilog library 'hdcp_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 17.19 % complete
ALIB: Library `hdmi_gt_controller_v1_0_1' attached.
hdmi_gt_controller_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdmi_gt_controller_v1_0_1\hdmi_gt_controller_v1_0_1.lib

Compiling vhdl library 'hdmi_gt_controller_v1_0_1'...
compile_simlib: 0 error(s), 3 warning(s), 17.41 % complete
ALIB: Library `hdmi_gt_controller_v1_0_1' attached.
hdmi_gt_controller_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdmi_gt_controller_v1_0_1\hdmi_gt_controller_v1_0_1.lib

Compiling verilog library 'hdmi_gt_controller_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 17.63 % complete
ALIB: Library `high_speed_selectio_wiz_v3_2_3' attached.
high_speed_selectio_wiz_v3_2_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_2_3\high_speed_selectio_wiz_v3_2_3.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
compile_simlib: 0 error(s), 19 warning(s), 17.86 % complete
ALIB: Library `high_speed_selectio_wiz_v3_3_1' attached.
high_speed_selectio_wiz_v3_3_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_3_1\high_speed_selectio_wiz_v3_3_1.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_3_1'...
compile_simlib: 0 error(s), 19 warning(s), 18.08 % complete
ALIB: Library `high_speed_selectio_wiz_v3_4_1' attached.
high_speed_selectio_wiz_v3_4_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_4_1\high_speed_selectio_wiz_v3_4_1.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_4_1'...
compile_simlib: 0 error(s), 21 warning(s), 18.30 % complete
ALIB: Library `high_speed_selectio_wiz_v3_5_2' attached.
high_speed_selectio_wiz_v3_5_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_5_2\high_speed_selectio_wiz_v3_5_2.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_5_2'...
compile_simlib: 0 error(s), 21 warning(s), 18.53 % complete
ALIB: Library `i2s_receiver_v1_0_3' attached.
i2s_receiver_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\i2s_receiver_v1_0_3\i2s_receiver_v1_0_3.lib

Compiling verilog library 'i2s_receiver_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 18.75 % complete
ALIB: Library `i2s_transmitter_v1_0_3' attached.
i2s_transmitter_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\i2s_transmitter_v1_0_3\i2s_transmitter_v1_0_3.lib

Compiling verilog library 'i2s_transmitter_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 18.97 % complete
ALIB: Library `ibert_lib_v1_0_7' attached.
ibert_lib_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ibert_lib_v1_0_7\ibert_lib_v1_0_7.lib

Compiling verilog library 'ibert_lib_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 19.20 % complete
ALIB: Library `icap_arb_v1_0_0' attached.
icap_arb_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\icap_arb_v1_0_0\icap_arb_v1_0_0.lib

Compiling verilog library 'icap_arb_v1_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 19.42 % complete
ALIB: Library `ieee802d3_clause74_fec_v1_0_5' attached.
ieee802d3_clause74_fec_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_clause74_fec_v1_0_5\ieee802d3_clause74_fec_v1_0_5.lib

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 19.64 % complete
ALIB: Library `interlaken_v2_4_4' attached.
interlaken_v2_4_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\interlaken_v2_4_4\interlaken_v2_4_4.lib

Compiling verilog library 'interlaken_v2_4_4'...
compile_simlib: 0 error(s), 1 warning(s), 19.87 % complete
ALIB: Library `in_system_ibert_v1_0_10' attached.
in_system_ibert_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\in_system_ibert_v1_0_10\in_system_ibert_v1_0_10.lib

Compiling verilog library 'in_system_ibert_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 20.09 % complete
ALIB: Library `iomodule_v3_1_5' attached.
iomodule_v3_1_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\iomodule_v3_1_5\iomodule_v3_1_5.lib

Compiling vhdl library 'iomodule_v3_1_5'...
compile_simlib: 0 error(s), 1 warning(s), 20.31 % complete
ALIB: Library `jesd204c_v4_2_0' attached.
jesd204c_v4_2_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jesd204c_v4_2_0\jesd204c_v4_2_0.lib

Compiling verilog library 'jesd204c_v4_2_0'...
compile_simlib: 0 error(s), 1 warning(s), 20.54 % complete
ALIB: Library `jesd204_v7_2_7' attached.
jesd204_v7_2_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jesd204_v7_2_7\jesd204_v7_2_7.lib

Compiling verilog library 'jesd204_v7_2_7'...
compile_simlib: 0 error(s), 1 warning(s), 20.76 % complete
ALIB: Library `jtag_axi' attached.
jtag_axi = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jtag_axi\jtag_axi.lib

Compiling verilog library 'jtag_axi'...
compile_simlib: 0 error(s), 0 warning(s), 20.98 % complete
ALIB: Library `lib_cdc_v1_0_2' attached.
lib_cdc_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_cdc_v1_0_2\lib_cdc_v1_0_2.lib

Compiling vhdl library 'lib_cdc_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 21.21 % complete
ALIB: Library `lib_pkg_v1_0_2' attached.
lib_pkg_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_pkg_v1_0_2\lib_pkg_v1_0_2.lib

Compiling vhdl library 'lib_pkg_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 21.43 % complete
ALIB: Library `lmb_bram_if_cntlr_v4_0_17' attached.
lmb_bram_if_cntlr_v4_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lmb_bram_if_cntlr_v4_0_17\lmb_bram_if_cntlr_v4_0_17.lib

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_17'...
compile_simlib: 0 error(s), 1 warning(s), 21.65 % complete
ALIB: Library `lmb_v10_v3_0_10' attached.
lmb_v10_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lmb_v10_v3_0_10\lmb_v10_v3_0_10.lib

Compiling vhdl library 'lmb_v10_v3_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 21.88 % complete
ALIB: Library `ltlib_v1_0_0' attached.
ltlib_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ltlib_v1_0_0\ltlib_v1_0_0.lib

Compiling verilog library 'ltlib_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 22.10 % complete
ALIB: Library `lut_buffer_v1_0_0' attached.
lut_buffer_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lut_buffer_v1_0_0\lut_buffer_v1_0_0.lib

Compiling verilog library 'lut_buffer_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 22.32 % complete
ALIB: Library `lut_buffer_v2_0_0' attached.
lut_buffer_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lut_buffer_v2_0_0\lut_buffer_v2_0_0.lib

Compiling verilog library 'lut_buffer_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 22.54 % complete
ALIB: Library `l_ethernet_v3_0_0' attached.
l_ethernet_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\l_ethernet_v3_0_0\l_ethernet_v3_0_0.lib

Compiling verilog library 'l_ethernet_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 22.77 % complete
ALIB: Library `mammoth_transcode_v1_0_0' attached.
mammoth_transcode_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mammoth_transcode_v1_0_0\mammoth_transcode_v1_0_0.lib

Compiling verilog library 'mammoth_transcode_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 22.99 % complete
ALIB: Library `mem_pl_v1_0_0' attached.
mem_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mem_pl_v1_0_0\mem_pl_v1_0_0.lib

Compiling verilog library 'mem_pl_v1_0_0'...
compile_simlib: 0 error(s), 5 warning(s), 23.21 % complete
ALIB: Library `microblaze_v10_0_7' attached.
microblaze_v10_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v10_0_7\microblaze_v10_0_7.lib

Compiling vhdl library 'microblaze_v10_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 23.44 % complete
ALIB: Library `microblaze_v11_0_2' attached.
microblaze_v11_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v11_0_2\microblaze_v11_0_2.lib

Compiling vhdl library 'microblaze_v11_0_2'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 1 warning(s), 23.66 % complete
ALIB: Library `microblaze_v9_5_4' attached.
microblaze_v9_5_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v9_5_4\microblaze_v9_5_4.lib

Compiling vhdl library 'microblaze_v9_5_4'...
compile_simlib: 0 error(s), 1 warning(s), 23.88 % complete
ALIB: Library `mipi_csi2_rx_ctrl_v1_0_8' attached.
mipi_csi2_rx_ctrl_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_csi2_rx_ctrl_v1_0_8\mipi_csi2_rx_ctrl_v1_0_8.lib

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 24.11 % complete
ALIB: Library `mipi_csi2_tx_ctrl_v1_0_4' attached.
mipi_csi2_tx_ctrl_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_csi2_tx_ctrl_v1_0_4\mipi_csi2_tx_ctrl_v1_0_4.lib

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 24.33 % complete
ALIB: Library `mipi_dphy_v4_1_5' attached.
mipi_dphy_v4_1_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_dphy_v4_1_5\mipi_dphy_v4_1_5.lib

Compiling verilog library 'mipi_dphy_v4_1_5'...
compile_simlib: 0 error(s), 1 warning(s), 24.55 % complete
ALIB: Library `mipi_dsi_tx_ctrl_v1_0_7' attached.
mipi_dsi_tx_ctrl_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_dsi_tx_ctrl_v1_0_7\mipi_dsi_tx_ctrl_v1_0_7.lib

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 24.78 % complete
ALIB: Library `mpegtsmux_v1_0_0' attached.
mpegtsmux_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mpegtsmux_v1_0_0\mpegtsmux_v1_0_0.lib

Compiling verilog library 'mpegtsmux_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 25.00 % complete
ALIB: Library `mrmac_v1_0_1' attached.
mrmac_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mrmac_v1_0_1\mrmac_v1_0_1.lib

Compiling verilog library 'mrmac_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 25.22 % complete
ALIB: Library `mrmac_v1_1_0' attached.
mrmac_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mrmac_v1_1_0\mrmac_v1_1_0.lib

Compiling verilog library 'mrmac_v1_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 25.45 % complete
ALIB: Library `multi_channel_25g_rs_fec_v1_0_6' attached.
multi_channel_25g_rs_fec_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\multi_channel_25g_rs_fec_v1_0_6\multi_channel_25g_rs_fec_v1_0_6.lib

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 25.67 % complete
ALIB: Library `mutex_v2_1_11' attached.
mutex_v2_1_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mutex_v2_1_11\mutex_v2_1_11.lib

Compiling vhdl library 'mutex_v2_1_11'...
compile_simlib: 0 error(s), 1 warning(s), 25.89 % complete
ALIB: Library `axi_tg_lib' attached.
axi_tg_lib = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tg_lib\axi_tg_lib.lib

Compiling verilog library 'axi_tg_lib'...
compile_simlib: 0 error(s), 0 warning(s), 26.12 % complete
ALIB: Library `noc_na_v1_0_0' attached.
noc_na_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_na_v1_0_0\noc_na_v1_0_0.lib

Compiling verilog library 'noc_na_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 1 warning(s), 26.34 % complete
ALIB: Library `noc_nidb_v1_0_0' attached.
noc_nidb_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nidb_v1_0_0\noc_nidb_v1_0_0.lib

Compiling verilog library 'noc_nidb_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 26.56 % complete
ALIB: Library `noc_nmu_v1_0_0' attached.
noc_nmu_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nmu_v1_0_0\noc_nmu_v1_0_0.lib

Compiling verilog library 'noc_nmu_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 26.79 % complete
ALIB: Library `noc_nps_v1_0_0' attached.
noc_nps_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nps_v1_0_0\noc_nps_v1_0_0.lib

Compiling verilog library 'noc_nps_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 37 warning(s), 27.01 % complete
ALIB: Library `nvmeha_v1_0_1' attached.
nvmeha_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\nvmeha_v1_0_1\nvmeha_v1_0_1.lib

Compiling verilog library 'nvmeha_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 27.23 % complete
ALIB: Library `oddr_v1_0_1' attached.
oddr_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\oddr_v1_0_1\oddr_v1_0_1.lib

Compiling verilog library 'oddr_v1_0_1'...
compile_simlib: 0 error(s), 2 warning(s), 27.46 % complete
ALIB: Library `pci32_v5_0_12' attached.
pci32_v5_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci32_v5_0_12\pci32_v5_0_12.lib

Compiling vhdl library 'pci32_v5_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 27.68 % complete
ALIB: Library `pci32_v5_0_12' attached.
pci32_v5_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci32_v5_0_12\pci32_v5_0_12.lib

Compiling verilog library 'pci32_v5_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 27.90 % complete
ALIB: Library `pci64_v5_0_11' attached.
pci64_v5_0_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci64_v5_0_11\pci64_v5_0_11.lib

Compiling vhdl library 'pci64_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 28.13 % complete
ALIB: Library `pci64_v5_0_11' attached.
pci64_v5_0_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci64_v5_0_11\pci64_v5_0_11.lib

Compiling verilog library 'pci64_v5_0_11'...
compile_simlib: 0 error(s), 1 warning(s), 28.35 % complete
ALIB: Library `pcie_axi4lite_tap_v1_0_0' attached.
pcie_axi4lite_tap_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_axi4lite_tap_v1_0_0\pcie_axi4lite_tap_v1_0_0.lib

Compiling verilog library 'pcie_axi4lite_tap_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 28.57 % complete
ALIB: Library `pcie_dma_versal_v1_0_0' attached.
pcie_dma_versal_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_dma_versal_v1_0_0\pcie_dma_versal_v1_0_0.lib

Compiling verilog library 'pcie_dma_versal_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 1 warning(s), 28.79 % complete
ALIB: Library `pcie_jtag_v1_0_0' attached.
pcie_jtag_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_jtag_v1_0_0\pcie_jtag_v1_0_0.lib

Compiling verilog library 'pcie_jtag_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 29.02 % complete
ALIB: Library `pc_cfr_v6_0_8' attached.
pc_cfr_v6_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_0_8\pc_cfr_v6_0_8.lib

Compiling vhdl library 'pc_cfr_v6_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 29.24 % complete
ALIB: Library `pc_cfr_v6_1_4' attached.
pc_cfr_v6_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_1_4\pc_cfr_v6_1_4.lib

Compiling vhdl library 'pc_cfr_v6_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 29.46 % complete
ALIB: Library `pc_cfr_v6_2_2' attached.
pc_cfr_v6_2_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_2_2\pc_cfr_v6_2_2.lib

Compiling vhdl library 'pc_cfr_v6_2_2'...
compile_simlib: 0 error(s), 1 warning(s), 29.69 % complete
ALIB: Library `pc_cfr_v6_3_1' attached.
pc_cfr_v6_3_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_3_1\pc_cfr_v6_3_1.lib

Compiling vhdl library 'pc_cfr_v6_3_1'...
compile_simlib: 0 error(s), 1 warning(s), 29.91 % complete
ALIB: Library `picxo' attached.
picxo = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\picxo\picxo.lib

Compiling vhdl library 'picxo'...
compile_simlib: 0 error(s), 1 warning(s), 30.13 % complete
ALIB: Library `processing_system7_v5_5_6' attached.
processing_system7_v5_5_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\processing_system7_v5_5_6\processing_system7_v5_5_6.lib

Compiling systemc library 'processing_system7_v5_5_6'...
compile_simlib: 0 error(s), 0 warning(s), 30.36 % complete
ALIB: Library `qdma_v3_0_3' attached.
qdma_v3_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\qdma_v3_0_3\qdma_v3_0_3.lib

Compiling verilog library 'qdma_v3_0_3'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 1 warning(s), 30.58 % complete
ALIB: Library `qdriv_pl_v1_0_0' attached.
qdriv_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\qdriv_pl_v1_0_0\qdriv_pl_v1_0_0.lib

Compiling verilog library 'qdriv_pl_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 30.80 % complete
ALIB: Library `rama_v1_1_3_lib' attached.
rama_v1_1_3_lib = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rama_v1_1_3_lib\rama_v1_1_3_lib.lib

Compiling vhdl library 'rama_v1_1_3_lib'...
compile_simlib: 0 error(s), 1 warning(s), 31.03 % complete
ALIB: Library `rld3_pl_phy_v1_0_0' attached.
rld3_pl_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_phy_v1_0_0\rld3_pl_phy_v1_0_0.lib

Compiling verilog library 'rld3_pl_phy_v1_0_0'...
compile_simlib: 0 error(s), 15 warning(s), 31.25 % complete
ALIB: Library `rld3_pl_v1_0_1' attached.
rld3_pl_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_v1_0_1\rld3_pl_v1_0_1.lib

Compiling verilog library 'rld3_pl_v1_0_1'...
compile_simlib: 0 error(s), 6 warning(s), 31.47 % complete
ALIB: Library `roe_framer_v2_1_0' attached.
roe_framer_v2_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\roe_framer_v2_1_0\roe_framer_v2_1_0.lib

Compiling verilog library 'roe_framer_v2_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 31.70 % complete
ALIB: Library `rst_vip_v1_0_3' attached.
rst_vip_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rst_vip_v1_0_3\rst_vip_v1_0_3.lib

Compiling verilog library 'rst_vip_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 31.92 % complete
ALIB: Library `smartconnect_v1_0' attached.
smartconnect_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\smartconnect_v1_0\smartconnect_v1_0.lib

Compiling verilog library 'smartconnect_v1_0'...
compile_simlib: 0 error(s), 1 warning(s), 32.14 % complete
ALIB: Library `sd_fec_v1_0_2' attached.
sd_fec_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sd_fec_v1_0_2\sd_fec_v1_0_2.lib

Compiling verilog library 'sd_fec_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 32.37 % complete
ALIB: Library `sem_ultra_v3_1_12' attached.
sem_ultra_v3_1_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sem_ultra_v3_1_12\sem_ultra_v3_1_12.lib

Compiling verilog library 'sem_ultra_v3_1_12'...
compile_simlib: 0 error(s), 1 warning(s), 32.59 % complete
ALIB: Library `sem_v4_1_12' attached.
sem_v4_1_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sem_v4_1_12\sem_v4_1_12.lib

Compiling verilog library 'sem_v4_1_12'...
compile_simlib: 0 error(s), 1 warning(s), 32.81 % complete
ALIB: Library `shell_utils_msp432_bsl_crc_gen_v1_0_0' attached.
shell_utils_msp432_bsl_crc_gen_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\shell_utils_msp432_bsl_crc_gen_v1_0_0\shell_utils_msp432_bsl_crc_gen_v1_0_0.lib

Compiling verilog library 'shell_utils_msp432_bsl_crc_gen_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 33.04 % complete
ALIB: Library `sim_clk_gen_v1_0_2' attached.
sim_clk_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_clk_gen_v1_0_2\sim_clk_gen_v1_0_2.lib

Compiling verilog library 'sim_clk_gen_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 33.26 % complete
ALIB: Library `sim_rst_gen_v1_0_2' attached.
sim_rst_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_rst_gen_v1_0_2\sim_rst_gen_v1_0_2.lib

Compiling verilog library 'sim_rst_gen_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 33.48 % complete
ALIB: Library `sim_trig_top_v1_0' attached.
sim_trig_top_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_trig_top_v1_0\sim_trig_top_v1_0.lib

Compiling verilog library 'sim_trig_top_v1_0'...
compile_simlib: 0 error(s), 2 warning(s), 33.71 % complete
ALIB: Library `stm_v1_0' attached.
stm_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\stm_v1_0\stm_v1_0.lib

Compiling verilog library 'stm_v1_0'...
compile_simlib: 0 error(s), 0 warning(s), 33.93 % complete
ALIB: Library `stm_v1_0_0' attached.
stm_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\stm_v1_0_0\stm_v1_0_0.lib

Compiling verilog library 'stm_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

compile_simlib: 1 error(s), 1 warning(s), 34.15 % complete
ALIB: Library `system_cache_v4_0_6' attached.
system_cache_v4_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\system_cache_v4_0_6\system_cache_v4_0_6.lib

Compiling vhdl library 'system_cache_v4_0_6'...
compile_simlib: 0 error(s), 3 warning(s), 34.38 % complete
ALIB: Library `system_cache_v5_0_0' attached.
system_cache_v5_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\system_cache_v5_0_0\system_cache_v5_0_0.lib

Compiling vhdl library 'system_cache_v5_0_0'...
compile_simlib: 0 error(s), 24 warning(s), 34.60 % complete
ALIB: Library `ta_dma_v1_0_4' attached.
ta_dma_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ta_dma_v1_0_4\ta_dma_v1_0_4.lib

Compiling verilog library 'ta_dma_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 34.82 % complete
ALIB: Library `tcc_decoder_3gpplte_v3_0_6' attached.
tcc_decoder_3gpplte_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tcc_decoder_3gpplte_v3_0_6\tcc_decoder_3gpplte_v3_0_6.lib

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 35.04 % complete
ALIB: Library `ten_gig_eth_mac_v15_1_7' attached.
ten_gig_eth_mac_v15_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ten_gig_eth_mac_v15_1_7\ten_gig_eth_mac_v15_1_7.lib

Compiling verilog library 'ten_gig_eth_mac_v15_1_7'...
compile_simlib: 0 error(s), 1 warning(s), 35.27 % complete
ALIB: Library `ten_gig_eth_pcs_pma_v6_0_16' attached.
ten_gig_eth_pcs_pma_v6_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ten_gig_eth_pcs_pma_v6_0_16\ten_gig_eth_pcs_pma_v6_0_16.lib

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 35.49 % complete
ALIB: Library `timer_sync_1588_v1_2_4' attached.
timer_sync_1588_v1_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\timer_sync_1588_v1_2_4\timer_sync_1588_v1_2_4.lib

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 1 warning(s), 35.71 % complete
ALIB: Library `timer_sync_1588_v1_2_4' attached.
timer_sync_1588_v1_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\timer_sync_1588_v1_2_4\timer_sync_1588_v1_2_4.lib

Compiling verilog library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 0 warning(s), 35.94 % complete
ALIB: Library `tmr_inject_v1_0_4' attached.
tmr_inject_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_inject_v1_0_4\tmr_inject_v1_0_4.lib

Compiling vhdl library 'tmr_inject_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 36.16 % complete
ALIB: Library `tmr_manager_v1_0_5' attached.
tmr_manager_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_manager_v1_0_5\tmr_manager_v1_0_5.lib

Compiling vhdl library 'tmr_manager_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 36.38 % complete
ALIB: Library `tmr_voter_v1_0_3' attached.
tmr_voter_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_voter_v1_0_3\tmr_voter_v1_0_3.lib

Compiling vhdl library 'tmr_voter_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 36.61 % complete
ALIB: Library `trace_s2mm_v1_0_0' attached.
trace_s2mm_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\trace_s2mm_v1_0_0\trace_s2mm_v1_0_0.lib

Compiling verilog library 'trace_s2mm_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 36.83 % complete
ALIB: Library `tsn_endpoint_ethernet_mac_block_v1_0_5' attached.
tsn_endpoint_ethernet_mac_block_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tsn_endpoint_ethernet_mac_block_v1_0_5\tsn_endpoint_ethernet_mac_block_v1_0_5.lib

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 37.05 % complete
ALIB: Library `tsn_endpoint_ethernet_mac_block_v1_0_5' attached.
tsn_endpoint_ethernet_mac_block_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tsn_endpoint_ethernet_mac_block_v1_0_5\tsn_endpoint_ethernet_mac_block_v1_0_5.lib

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 37.28 % complete
ALIB: Library `uhdsdi_gt_v1_0_3' attached.
uhdsdi_gt_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v1_0_3\uhdsdi_gt_v1_0_3.lib

Compiling vhdl library 'uhdsdi_gt_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 37.50 % complete
ALIB: Library `uhdsdi_gt_v1_0_3' attached.
uhdsdi_gt_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v1_0_3\uhdsdi_gt_v1_0_3.lib

Compiling verilog library 'uhdsdi_gt_v1_0_3'...
compile_simlib: 0 error(s), 248 warning(s), 37.72 % complete
ALIB: Library `uhdsdi_gt_v2_0_1' attached.
uhdsdi_gt_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1\uhdsdi_gt_v2_0_1.lib

Compiling vhdl library 'uhdsdi_gt_v2_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 37.95 % complete
ALIB: Library `uhdsdi_gt_v2_0_1' attached.
uhdsdi_gt_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1\uhdsdi_gt_v2_0_1.lib

Compiling verilog library 'uhdsdi_gt_v2_0_1'...
compile_simlib: 0 error(s), 3 warning(s), 38.17 % complete
ALIB: Library `uram_rd_back_v1_0_0' attached.
uram_rd_back_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uram_rd_back_v1_0_0\uram_rd_back_v1_0_0.lib

Compiling verilog library 'uram_rd_back_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 38.39 % complete
ALIB: Library `usxgmii_v1_1_1' attached.
usxgmii_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\usxgmii_v1_1_1\usxgmii_v1_1_1.lib

Compiling verilog library 'usxgmii_v1_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 38.62 % complete
ALIB: Library `util_idelay_ctrl_v1_0_2' attached.
util_idelay_ctrl_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_idelay_ctrl_v1_0_2\util_idelay_ctrl_v1_0_2.lib

Compiling verilog library 'util_idelay_ctrl_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 38.84 % complete
ALIB: Library `util_reduced_logic_v2_0_4' attached.
util_reduced_logic_v2_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_reduced_logic_v2_0_4\util_reduced_logic_v2_0_4.lib

Compiling verilog library 'util_reduced_logic_v2_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 39.06 % complete
ALIB: Library `util_vector_logic_v2_0_1' attached.
util_vector_logic_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_vector_logic_v2_0_1\util_vector_logic_v2_0_1.lib

Compiling verilog library 'util_vector_logic_v2_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 39.29 % complete
ALIB: Library `versal_cips_v1_0_0' attached.
versal_cips_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\versal_cips_v1_0_0\versal_cips_v1_0_0.lib

Compiling systemc library 'versal_cips_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 39.51 % complete
ALIB: Library `vfb_v1_0_14' attached.
vfb_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vfb_v1_0_14\vfb_v1_0_14.lib

Compiling verilog library 'vfb_v1_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 39.73 % complete
ALIB: Library `video_frame_crc_v1_0_2' attached.
video_frame_crc_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\video_frame_crc_v1_0_2\video_frame_crc_v1_0_2.lib

Compiling verilog library 'video_frame_crc_v1_0_2'...
compile_simlib: 0 error(s), 2 warning(s), 39.96 % complete
ALIB: Library `vid_edid_v1_0_0' attached.
vid_edid_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_edid_v1_0_0\vid_edid_v1_0_0.lib

Compiling vhdl library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 40.18 % complete
ALIB: Library `vid_edid_v1_0_0' attached.
vid_edid_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_edid_v1_0_0\vid_edid_v1_0_0.lib

Compiling verilog library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 2 warning(s), 40.40 % complete
ALIB: Library `vid_phy_controller_v2_1_6' attached.
vid_phy_controller_v2_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_1_6\vid_phy_controller_v2_1_6.lib

Compiling vhdl library 'vid_phy_controller_v2_1_6'...
compile_simlib: 0 error(s), 3 warning(s), 40.63 % complete
ALIB: Library `vid_phy_controller_v2_1_6' attached.
vid_phy_controller_v2_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_1_6\vid_phy_controller_v2_1_6.lib

Compiling verilog library 'vid_phy_controller_v2_1_6'...
compile_simlib: 0 error(s), 2 warning(s), 40.85 % complete
ALIB: Library `vid_phy_controller_v2_2_4' attached.
vid_phy_controller_v2_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4\vid_phy_controller_v2_2_4.lib

Compiling vhdl library 'vid_phy_controller_v2_2_4'...
compile_simlib: 0 error(s), 3 warning(s), 41.07 % complete
ALIB: Library `vid_phy_controller_v2_2_4' attached.
vid_phy_controller_v2_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4\vid_phy_controller_v2_2_4.lib

Compiling verilog library 'vid_phy_controller_v2_2_4'...
compile_simlib: 0 error(s), 2 warning(s), 41.29 % complete
ALIB: Library `v_axi4s_remap_v1_0_12' attached.
v_axi4s_remap_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_axi4s_remap_v1_0_12\v_axi4s_remap_v1_0_12.lib

Compiling verilog library 'v_axi4s_remap_v1_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 41.52 % complete
ALIB: Library `v_csc_v1_0_14' attached.
v_csc_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_csc_v1_0_14\v_csc_v1_0_14.lib

Compiling verilog library 'v_csc_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 41.74 % complete
ALIB: Library `v_deinterlacer_v4_0_12' attached.
v_deinterlacer_v4_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_deinterlacer_v4_0_12\v_deinterlacer_v4_0_12.lib

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 41.96 % complete
ALIB: Library `v_deinterlacer_v5_0_14' attached.
v_deinterlacer_v5_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_deinterlacer_v5_0_14\v_deinterlacer_v5_0_14.lib

Compiling verilog library 'v_deinterlacer_v5_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 42.19 % complete
ALIB: Library `v_demosaic_v1_0_6' attached.
v_demosaic_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_demosaic_v1_0_6\v_demosaic_v1_0_6.lib

Compiling verilog library 'v_demosaic_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 42.41 % complete
ALIB: Library `v_frmbuf_rd_v2_1_3' attached.
v_frmbuf_rd_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_frmbuf_rd_v2_1_3\v_frmbuf_rd_v2_1_3.lib

Compiling verilog library 'v_frmbuf_rd_v2_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 42.63 % complete
ALIB: Library `v_frmbuf_wr_v2_1_3' attached.
v_frmbuf_wr_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_frmbuf_wr_v2_1_3\v_frmbuf_wr_v2_1_3.lib

Compiling verilog library 'v_frmbuf_wr_v2_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 42.86 % complete
ALIB: Library `v_gamma_lut_v1_0_6' attached.
v_gamma_lut_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_gamma_lut_v1_0_6\v_gamma_lut_v1_0_6.lib

Compiling verilog library 'v_gamma_lut_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 43.08 % complete
ALIB: Library `v_hcresampler_v1_0_14' attached.
v_hcresampler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hcresampler_v1_0_14\v_hcresampler_v1_0_14.lib

Compiling verilog library 'v_hcresampler_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 43.30 % complete
ALIB: Library `v_hdmi_rx_v2_0_0' attached.
v_hdmi_rx_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_rx_v2_0_0\v_hdmi_rx_v2_0_0.lib

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 43.53 % complete
ALIB: Library `v_hdmi_rx_v3_0_0' attached.
v_hdmi_rx_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_rx_v3_0_0\v_hdmi_rx_v3_0_0.lib

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 43.75 % complete
ALIB: Library `v_hdmi_tx_v2_0_0' attached.
v_hdmi_tx_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_tx_v2_0_0\v_hdmi_tx_v2_0_0.lib

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 43.97 % complete
ALIB: Library `v_hdmi_tx_v3_0_0' attached.
v_hdmi_tx_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_tx_v3_0_0\v_hdmi_tx_v3_0_0.lib

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 44.20 % complete
ALIB: Library `v_hscaler_v1_0_14' attached.
v_hscaler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hscaler_v1_0_14\v_hscaler_v1_0_14.lib

Compiling verilog library 'v_hscaler_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 44.42 % complete
ALIB: Library `v_letterbox_v1_0_14' attached.
v_letterbox_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_letterbox_v1_0_14\v_letterbox_v1_0_14.lib

Compiling verilog library 'v_letterbox_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 44.64 % complete
ALIB: Library `v_mix_v3_0_4' attached.
v_mix_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_mix_v3_0_4\v_mix_v3_0_4.lib

Compiling verilog library 'v_mix_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 44.87 % complete
ALIB: Library `v_mix_v4_0_1' attached.
v_mix_v4_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_mix_v4_0_1\v_mix_v4_0_1.lib

Compiling verilog library 'v_mix_v4_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 45.09 % complete
ALIB: Library `v_multi_scaler_v1_0_2' attached.
v_multi_scaler_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_multi_scaler_v1_0_2\v_multi_scaler_v1_0_2.lib

Compiling verilog library 'v_multi_scaler_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 45.31 % complete
ALIB: Library `v_scenechange_v1_0_2' attached.
v_scenechange_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_scenechange_v1_0_2\v_scenechange_v1_0_2.lib

Compiling verilog library 'v_scenechange_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 45.54 % complete
ALIB: Library `v_sdi_rx_vid_bridge_v2_0_0' attached.
v_sdi_rx_vid_bridge_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_sdi_rx_vid_bridge_v2_0_0\v_sdi_rx_vid_bridge_v2_0_0.lib

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
compile_simlib: 0 error(s), 5 warning(s), 45.76 % complete
ALIB: Library `v_smpte_sdi_v3_0_8' attached.
v_smpte_sdi_v3_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_sdi_v3_0_8\v_smpte_sdi_v3_0_8.lib

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 45.98 % complete
ALIB: Library `v_smpte_uhdsdi_rx_v1_0_0' attached.
v_smpte_uhdsdi_rx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_rx_v1_0_0\v_smpte_uhdsdi_rx_v1_0_0.lib

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 46.21 % complete
ALIB: Library `v_smpte_uhdsdi_rx_v1_0_0' attached.
v_smpte_uhdsdi_rx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_rx_v1_0_0\v_smpte_uhdsdi_rx_v1_0_0.lib

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 46.43 % complete
ALIB: Library `v_smpte_uhdsdi_tx_v1_0_0' attached.
v_smpte_uhdsdi_tx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0\v_smpte_uhdsdi_tx_v1_0_0.lib

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 46.65 % complete
ALIB: Library `v_smpte_uhdsdi_tx_v1_0_0' attached.
v_smpte_uhdsdi_tx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0\v_smpte_uhdsdi_tx_v1_0_0.lib

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 46.88 % complete
ALIB: Library `v_smpte_uhdsdi_v1_0_7' attached.
v_smpte_uhdsdi_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_v1_0_7\v_smpte_uhdsdi_v1_0_7.lib

Compiling verilog library 'v_smpte_uhdsdi_v1_0_7'...
compile_simlib: 0 error(s), 0 warning(s), 47.10 % complete
ALIB: Library `v_tpg_v7_0_14' attached.
v_tpg_v7_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tpg_v7_0_14\v_tpg_v7_0_14.lib

Compiling verilog library 'v_tpg_v7_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 47.32 % complete
ALIB: Library `v_tpg_v8_0_2' attached.
v_tpg_v8_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tpg_v8_0_2\v_tpg_v8_0_2.lib

Compiling verilog library 'v_tpg_v8_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 47.54 % complete
ALIB: Library `v_uhdsdi_audio_v1_0_0' attached.
v_uhdsdi_audio_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v1_0_0\v_uhdsdi_audio_v1_0_0.lib

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
compile_simlib: 0 error(s), 25 warning(s), 47.77 % complete
ALIB: Library `v_uhdsdi_audio_v1_1_0' attached.
v_uhdsdi_audio_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v1_1_0\v_uhdsdi_audio_v1_1_0.lib

Compiling verilog library 'v_uhdsdi_audio_v1_1_0'...
compile_simlib: 0 error(s), 25 warning(s), 47.99 % complete
ALIB: Library `v_uhdsdi_audio_v2_0_1' attached.
v_uhdsdi_audio_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v2_0_1\v_uhdsdi_audio_v2_0_1.lib

Compiling verilog library 'v_uhdsdi_audio_v2_0_1'...
compile_simlib: 0 error(s), 10 warning(s), 48.21 % complete
ALIB: Library `v_uhdsdi_vidgen_v1_0_1' attached.
v_uhdsdi_vidgen_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_vidgen_v1_0_1\v_uhdsdi_vidgen_v1_0_1.lib

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 48.44 % complete
ALIB: Library `v_vcresampler_v1_0_14' attached.
v_vcresampler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vcresampler_v1_0_14\v_vcresampler_v1_0_14.lib

Compiling verilog library 'v_vcresampler_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 48.66 % complete
ALIB: Library `v_vid_in_axi4s_v4_0_9' attached.
v_vid_in_axi4s_v4_0_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vid_in_axi4s_v4_0_9\v_vid_in_axi4s_v4_0_9.lib

Compiling verilog library 'v_vid_in_axi4s_v4_0_9'...
compile_simlib: 0 error(s), 3 warning(s), 48.88 % complete
ALIB: Library `v_vscaler_v1_0_14' attached.
v_vscaler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vscaler_v1_0_14\v_vscaler_v1_0_14.lib

Compiling verilog library 'v_vscaler_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 49.11 % complete
ALIB: Library `xbip_dsp48_wrapper_v3_0_4' attached.
xbip_dsp48_wrapper_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_wrapper_v3_0_4\xbip_dsp48_wrapper_v3_0_4.lib

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 49.33 % complete
ALIB: Library `xbip_utils_v3_0_10' attached.
xbip_utils_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_utils_v3_0_10\xbip_utils_v3_0_10.lib

Compiling vhdl library 'xbip_utils_v3_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 49.55 % complete
ALIB: Library `xdma_v4_1_4' attached.
xdma_v4_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xdma_v4_1_4\xdma_v4_1_4.lib

Compiling verilog library 'xdma_v4_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 49.78 % complete
ALIB: Library `xhmc_v1_0_10' attached.
xhmc_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xhmc_v1_0_10\xhmc_v1_0_10.lib

Compiling verilog library 'xhmc_v1_0_10'...
compile_simlib: 0 error(s), 1 warning(s), 50.00 % complete
ALIB: Library `xlconcat_v2_1_3' attached.
xlconcat_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlconcat_v2_1_3\xlconcat_v2_1_3.lib

Compiling verilog library 'xlconcat_v2_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 50.22 % complete
ALIB: Library `xlconstant_v1_1_6' attached.
xlconstant_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlconstant_v1_1_6\xlconstant_v1_1_6.lib

Compiling verilog library 'xlconstant_v1_1_6'...
compile_simlib: 0 error(s), 0 warning(s), 50.45 % complete
ALIB: Library `xlslice_v1_0_2' attached.
xlslice_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlslice_v1_0_2\xlslice_v1_0_2.lib

Compiling verilog library 'xlslice_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 50.67 % complete
ALIB: Library `xsdbm_v2_0_0' attached.
xsdbm_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xsdbm_v2_0_0\xsdbm_v2_0_0.lib

Compiling verilog library 'xsdbm_v2_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 50.89 % complete
ALIB: Library `xsdbm_v3_0_0' attached.
xsdbm_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xsdbm_v3_0_0\xsdbm_v3_0_0.lib

Compiling verilog library 'xsdbm_v3_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 51.12 % complete
ALIB: Library `xxv_ethernet_v3_1_0' attached.
xxv_ethernet_v3_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xxv_ethernet_v3_1_0\xxv_ethernet_v3_1_0.lib

Compiling verilog library 'xxv_ethernet_v3_1_0'...
compile_simlib: 0 error(s), 1 warning(s), 51.34 % complete
ALIB: Library `lib_srl_fifo_v1_0_2' attached.
lib_srl_fifo_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_srl_fifo_v1_0_2\lib_srl_fifo_v1_0_2.lib

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 51.56 % complete
ALIB: Library `lib_fifo_v1_0_14' attached.
lib_fifo_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_fifo_v1_0_14\lib_fifo_v1_0_14.lib

Compiling vhdl library 'lib_fifo_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 51.79 % complete
ALIB: Library `axi_datamover_v5_1_22' attached.
axi_datamover_v5_1_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_datamover_v5_1_22\axi_datamover_v5_1_22.lib

Compiling vhdl library 'axi_datamover_v5_1_22'...
compile_simlib: 0 error(s), 1 warning(s), 52.01 % complete
ALIB: Library `amm_axi_bridge_v1_0_6' attached.
amm_axi_bridge_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\amm_axi_bridge_v1_0_6\amm_axi_bridge_v1_0_6.lib

Compiling verilog library 'amm_axi_bridge_v1_0_6'...
compile_simlib: 0 error(s), 2 warning(s), 52.23 % complete
ALIB: Library `axis_interconnect_v1_1_18' attached.
axis_interconnect_v1_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_interconnect_v1_1_18\axis_interconnect_v1_1_18.lib

Compiling verilog library 'axis_interconnect_v1_1_18'...
compile_simlib: 0 error(s), 35 warning(s), 52.46 % complete
ALIB: Library `ats_switch_v1_0_3' attached.
ats_switch_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ats_switch_v1_0_3\ats_switch_v1_0_3.lib

Compiling verilog library 'ats_switch_v1_0_3'...
compile_simlib: 0 error(s), 1 warning(s), 52.68 % complete
ALIB: Library `audio_formatter_v1_0_2' attached.
audio_formatter_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_formatter_v1_0_2\audio_formatter_v1_0_2.lib

Compiling verilog library 'audio_formatter_v1_0_2'...
compile_simlib: 0 error(s), 7 warning(s), 52.90 % complete
ALIB: Library `axi4stream_vip_v1_1_6' attached.
axi4stream_vip_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4stream_vip_v1_1_6\axi4stream_vip_v1_1_6.lib

Compiling verilog library 'axi4stream_vip_v1_1_6'...
compile_simlib: 0 error(s), 0 warning(s), 53.13 % complete
ALIB: Library `v_tc_v6_2_0' attached.
v_tc_v6_2_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tc_v6_2_0\v_tc_v6_2_0.lib

Compiling vhdl library 'v_tc_v6_2_0'...
compile_simlib: 0 error(s), 1 warning(s), 53.35 % complete
ALIB: Library `v_dp_axi4s_vid_out_v1_0_0' attached.
v_dp_axi4s_vid_out_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_dp_axi4s_vid_out_v1_0_0\v_dp_axi4s_vid_out_v1_0_0.lib

Compiling verilog library 'v_dp_axi4s_vid_out_v1_0_0'...
compile_simlib: 0 error(s), 3 warning(s), 53.57 % complete
ALIB: Library `v_tc_v6_1_13' attached.
v_tc_v6_1_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tc_v6_1_13\v_tc_v6_1_13.lib

Compiling vhdl library 'v_tc_v6_1_13'...
compile_simlib: 0 error(s), 1 warning(s), 53.79 % complete
ALIB: Library `v_axi4s_vid_out_v4_0_10' attached.
v_axi4s_vid_out_v4_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_axi4s_vid_out_v4_0_10\v_axi4s_vid_out_v4_0_10.lib

Compiling verilog library 'v_axi4s_vid_out_v4_0_10'...
compile_simlib: 0 error(s), 3 warning(s), 54.02 % complete
ALIB: Library `axi4svideo_bridge_v1_0_10' attached.
axi4svideo_bridge_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4svideo_bridge_v1_0_10\axi4svideo_bridge_v1_0_10.lib

Compiling verilog library 'axi4svideo_bridge_v1_0_10'...
compile_simlib: 0 error(s), 2 warning(s), 54.24 % complete
ALIB: Library `axis_accelerator_adapter_v2_1_16' attached.
axis_accelerator_adapter_v2_1_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_accelerator_adapter_v2_1_16\axis_accelerator_adapter_v2_1_16.lib

Compiling vhdl library 'axis_accelerator_adapter_v2_1_16'...
compile_simlib: 0 error(s), 4 warning(s), 54.46 % complete
ALIB: Library `axis_broadcaster_v1_1_19' attached.
axis_broadcaster_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_broadcaster_v1_1_19\axis_broadcaster_v1_1_19.lib

Compiling verilog library 'axis_broadcaster_v1_1_19'...
compile_simlib: 0 error(s), 2 warning(s), 54.69 % complete
ALIB: Library `axis_clock_converter_v1_1_21' attached.
axis_clock_converter_v1_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_clock_converter_v1_1_21\axis_clock_converter_v1_1_21.lib

Compiling verilog library 'axis_clock_converter_v1_1_21'...
compile_simlib: 0 error(s), 5 warning(s), 54.91 % complete
ALIB: Library `axis_combiner_v1_1_18' attached.
axis_combiner_v1_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_combiner_v1_1_18\axis_combiner_v1_1_18.lib

Compiling verilog library 'axis_combiner_v1_1_18'...
compile_simlib: 0 error(s), 2 warning(s), 55.13 % complete
ALIB: Library `axis_data_fifo_v1_1_21' attached.
axis_data_fifo_v1_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_data_fifo_v1_1_21\axis_data_fifo_v1_1_21.lib

Compiling verilog library 'axis_data_fifo_v1_1_21'...
compile_simlib: 0 error(s), 3 warning(s), 55.36 % complete
ALIB: Library `axis_data_fifo_v2_0_2' attached.
axis_data_fifo_v2_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_data_fifo_v2_0_2\axis_data_fifo_v2_0_2.lib

Compiling verilog library 'axis_data_fifo_v2_0_2'...
compile_simlib: 0 error(s), 3 warning(s), 55.58 % complete
ALIB: Library `axis_register_slice_v1_1_20' attached.
axis_register_slice_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_register_slice_v1_1_20\axis_register_slice_v1_1_20.lib

Compiling verilog library 'axis_register_slice_v1_1_20'...
compile_simlib: 0 error(s), 3 warning(s), 55.80 % complete
ALIB: Library `axis_dwidth_converter_v1_1_19' attached.
axis_dwidth_converter_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dwidth_converter_v1_1_19\axis_dwidth_converter_v1_1_19.lib

Compiling verilog library 'axis_dwidth_converter_v1_1_19'...
compile_simlib: 0 error(s), 1 warning(s), 56.03 % complete
ALIB: Library `axis_subset_converter_v1_1_20' attached.
axis_subset_converter_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_subset_converter_v1_1_20\axis_subset_converter_v1_1_20.lib

Compiling verilog library 'axis_subset_converter_v1_1_20'...
compile_simlib: 0 error(s), 1 warning(s), 56.25 % complete
ALIB: Library `axis_switch_v1_1_20' attached.
axis_switch_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_switch_v1_1_20\axis_switch_v1_1_20.lib

Compiling verilog library 'axis_switch_v1_1_20'...
compile_simlib: 0 error(s), 7 warning(s), 56.47 % complete
ALIB: Library `axis_vio_v1_0_0' attached.
axis_vio_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_vio_v1_0_0\axis_vio_v1_0_0.lib

Compiling verilog library 'axis_vio_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 56.70 % complete
ALIB: Library `axi_apb_bridge_v3_0_16' attached.
axi_apb_bridge_v3_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_apb_bridge_v3_0_16\axi_apb_bridge_v3_0_16.lib

Compiling vhdl library 'axi_apb_bridge_v3_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 56.92 % complete
ALIB: Library `axi_bram_ctrl_v4_0_14' attached.
axi_bram_ctrl_v4_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_bram_ctrl_v4_0_14\axi_bram_ctrl_v4_0_14.lib

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
compile_simlib: 0 error(s), 4 warning(s), 57.14 % complete
ALIB: Library `axi_sg_v4_1_13' attached.
axi_sg_v4_1_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_sg_v4_1_13\axi_sg_v4_1_13.lib

Compiling vhdl library 'axi_sg_v4_1_13'...
compile_simlib: 0 error(s), 1 warning(s), 57.37 % complete
ALIB: Library `axi_cdma_v4_1_20' attached.
axi_cdma_v4_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_cdma_v4_1_20\axi_cdma_v4_1_20.lib

Compiling vhdl library 'axi_cdma_v4_1_20'...
compile_simlib: 0 error(s), 1 warning(s), 57.59 % complete
ALIB: Library `axi_clock_converter_v2_1_19' attached.
axi_clock_converter_v2_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_clock_converter_v2_1_19\axi_clock_converter_v2_1_19.lib

Compiling verilog library 'axi_clock_converter_v2_1_19'...
compile_simlib: 0 error(s), 4 warning(s), 57.81 % complete
ALIB: Library `axi_data_fifo_v2_1_19' attached.
axi_data_fifo_v2_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_data_fifo_v2_1_19\axi_data_fifo_v2_1_19.lib

Compiling verilog library 'axi_data_fifo_v2_1_19'...
compile_simlib: 0 error(s), 3 warning(s), 58.04 % complete
ALIB: Library `axi_register_slice_v2_1_20' attached.
axi_register_slice_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_register_slice_v2_1_20\axi_register_slice_v2_1_20.lib

Compiling verilog library 'axi_register_slice_v2_1_20'...
compile_simlib: 0 error(s), 3 warning(s), 58.26 % complete
ALIB: Library `axi_crossbar_v2_1_21' attached.
axi_crossbar_v2_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_crossbar_v2_1_21\axi_crossbar_v2_1_21.lib

Compiling verilog library 'axi_crossbar_v2_1_21'...
compile_simlib: 0 error(s), 6 warning(s), 58.48 % complete
ALIB: Library `axi_dma_v7_1_21' attached.
axi_dma_v7_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dma_v7_1_21\axi_dma_v7_1_21.lib

Compiling vhdl library 'axi_dma_v7_1_21'...
compile_simlib: 0 error(s), 1 warning(s), 58.71 % complete
ALIB: Library `axi_protocol_converter_v2_1_20' attached.
axi_protocol_converter_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_protocol_converter_v2_1_20\axi_protocol_converter_v2_1_20.lib

Compiling verilog library 'axi_protocol_converter_v2_1_20'...
compile_simlib: 0 error(s), 2 warning(s), 58.93 % complete
ALIB: Library `axi_dwidth_converter_v2_1_20' attached.
axi_dwidth_converter_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dwidth_converter_v2_1_20\axi_dwidth_converter_v2_1_20.lib

Compiling verilog library 'axi_dwidth_converter_v2_1_20'...
compile_simlib: 0 error(s), 28 warning(s), 59.15 % complete
ALIB: Library `axi_emc_v3_0_20' attached.
axi_emc_v3_0_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_emc_v3_0_20\axi_emc_v3_0_20.lib

Compiling vhdl library 'axi_emc_v3_0_20'...
compile_simlib: 0 error(s), 1 warning(s), 59.38 % complete
ALIB: Library `axi_epc_v2_0_23' attached.
axi_epc_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_epc_v2_0_23\axi_epc_v2_0_23.lib

Compiling vhdl library 'axi_epc_v2_0_23'...
compile_simlib: 0 error(s), 1 warning(s), 59.60 % complete
ALIB: Library `lib_bmg_v1_0_13' attached.
lib_bmg_v1_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_bmg_v1_0_13\lib_bmg_v1_0_13.lib

Compiling vhdl library 'lib_bmg_v1_0_13'...
compile_simlib: 0 error(s), 1 warning(s), 59.82 % complete
ALIB: Library `axi_ethernetlite_v3_0_18' attached.
axi_ethernetlite_v3_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ethernetlite_v3_0_18\axi_ethernetlite_v3_0_18.lib

Compiling vhdl library 'axi_ethernetlite_v3_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 60.04 % complete
ALIB: Library `axi_ethernet_buffer_v2_0_21' attached.
axi_ethernet_buffer_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ethernet_buffer_v2_0_21\axi_ethernet_buffer_v2_0_21.lib

Compiling vhdl library 'axi_ethernet_buffer_v2_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 60.27 % complete
ALIB: Library `axi_fifo_mm_s_v4_1_17' attached.
axi_fifo_mm_s_v4_1_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_fifo_mm_s_v4_1_17\axi_fifo_mm_s_v4_1_17.lib

Compiling vhdl library 'axi_fifo_mm_s_v4_1_17'...
compile_simlib: 0 error(s), 1 warning(s), 60.49 % complete
ALIB: Library `axi_fifo_mm_s_v4_2_2' attached.
axi_fifo_mm_s_v4_2_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_fifo_mm_s_v4_2_2\axi_fifo_mm_s_v4_2_2.lib

Compiling vhdl library 'axi_fifo_mm_s_v4_2_2'...
compile_simlib: 0 error(s), 1 warning(s), 60.71 % complete
ALIB: Library `axi_firewall_v1_0_8' attached.
axi_firewall_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_firewall_v1_0_8\axi_firewall_v1_0_8.lib

Compiling verilog library 'axi_firewall_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 60.94 % complete
ALIB: Library `interrupt_control_v3_1_4' attached.
interrupt_control_v3_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\interrupt_control_v3_1_4\interrupt_control_v3_1_4.lib

Compiling vhdl library 'interrupt_control_v3_1_4'...
compile_simlib: 0 error(s), 1 warning(s), 61.16 % complete
ALIB: Library `axi_gpio_v2_0_22' attached.
axi_gpio_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_gpio_v2_0_22\axi_gpio_v2_0_22.lib

Compiling vhdl library 'axi_gpio_v2_0_22'...
compile_simlib: 0 error(s), 1 warning(s), 61.38 % complete
ALIB: Library `axi_hbicap_v1_0_0' attached.
axi_hbicap_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_hbicap_v1_0_0\axi_hbicap_v1_0_0.lib

Compiling vhdl library 'axi_hbicap_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 61.61 % complete
ALIB: Library `axi_hwicap_v3_0_24' attached.
axi_hwicap_v3_0_24 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_hwicap_v3_0_24\axi_hwicap_v3_0_24.lib

Compiling vhdl library 'axi_hwicap_v3_0_24'...
compile_simlib: 0 error(s), 1 warning(s), 61.83 % complete
ALIB: Library `axi_iic_v2_0_23' attached.
axi_iic_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_iic_v2_0_23\axi_iic_v2_0_23.lib

Compiling vhdl library 'axi_iic_v2_0_23'...
compile_simlib: 0 error(s), 2 warning(s), 62.05 % complete
ALIB: Library `axi_intc_v4_1_14' attached.
axi_intc_v4_1_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_intc_v4_1_14\axi_intc_v4_1_14.lib

Compiling vhdl library 'axi_intc_v4_1_14'...
compile_simlib: 0 error(s), 1 warning(s), 62.28 % complete
ALIB: Library `axi_interconnect_v1_7_17' attached.
axi_interconnect_v1_7_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_interconnect_v1_7_17\axi_interconnect_v1_7_17.lib

Compiling verilog library 'axi_interconnect_v1_7_17'...
compile_simlib: 0 error(s), 20 warning(s), 62.50 % complete
ALIB: Library `axi_master_burst_v2_0_7' attached.
axi_master_burst_v2_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_master_burst_v2_0_7\axi_master_burst_v2_0_7.lib

Compiling vhdl library 'axi_master_burst_v2_0_7'...
compile_simlib: 0 error(s), 1 warning(s), 62.72 % complete
ALIB: Library `axi_msg_v1_0_6' attached.
axi_msg_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_msg_v1_0_6\axi_msg_v1_0_6.lib

Compiling vhdl library 'axi_msg_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 62.95 % complete
ALIB: Library `axi_mcdma_v1_0_6' attached.
axi_mcdma_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mcdma_v1_0_6\axi_mcdma_v1_0_6.lib

Compiling vhdl library 'axi_mcdma_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 63.17 % complete
ALIB: Library `axi_mcdma_v1_1_1' attached.
axi_mcdma_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mcdma_v1_1_1\axi_mcdma_v1_1_1.lib

Compiling vhdl library 'axi_mcdma_v1_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 63.39 % complete
ALIB: Library `axi_memory_init_v1_0_1' attached.
axi_memory_init_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_memory_init_v1_0_1\axi_memory_init_v1_0_1.lib

Compiling verilog library 'axi_memory_init_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 63.62 % complete
ALIB: Library `axi_mm2s_mapper_v1_1_19' attached.
axi_mm2s_mapper_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mm2s_mapper_v1_1_19\axi_mm2s_mapper_v1_1_19.lib

Compiling verilog library 'axi_mm2s_mapper_v1_1_19'...
compile_simlib: 0 error(s), 5 warning(s), 63.84 % complete
ALIB: Library `axi_mmu_v2_1_18' attached.
axi_mmu_v2_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mmu_v2_1_18\axi_mmu_v2_1_18.lib

Compiling verilog library 'axi_mmu_v2_1_18'...
compile_simlib: 0 error(s), 1 warning(s), 64.06 % complete
ALIB: Library `axi_pcie_v2_9_2' attached.
axi_pcie_v2_9_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie_v2_9_2\axi_pcie_v2_9_2.lib

Compiling vhdl library 'axi_pcie_v2_9_2'...
compile_simlib: 0 error(s), 4 warning(s), 64.29 % complete
ALIB: Library `axi_pcie_v2_9_2' attached.
axi_pcie_v2_9_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie_v2_9_2\axi_pcie_v2_9_2.lib

Compiling verilog library 'axi_pcie_v2_9_2'...
compile_simlib: 0 error(s), 32 warning(s), 64.51 % complete
ALIB: Library `axi_protocol_checker_v2_0_6' attached.
axi_protocol_checker_v2_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_protocol_checker_v2_0_6\axi_protocol_checker_v2_0_6.lib

Compiling verilog library 'axi_protocol_checker_v2_0_6'...
compile_simlib: 0 error(s), 11 warning(s), 64.73 % complete
ALIB: Library `axi_quad_spi_v3_2_19' attached.
axi_quad_spi_v3_2_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_quad_spi_v3_2_19\axi_quad_spi_v3_2_19.lib

Compiling vhdl library 'axi_quad_spi_v3_2_19'...
compile_simlib: 0 error(s), 1 warning(s), 64.96 % complete
ALIB: Library `axi_sideband_util_v1_0_4' attached.
axi_sideband_util_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_sideband_util_v1_0_4\axi_sideband_util_v1_0_4.lib

Compiling verilog library 'axi_sideband_util_v1_0_4'...
compile_simlib: 0 error(s), 2 warning(s), 65.18 % complete
ALIB: Library `axi_tft_v2_0_23' attached.
axi_tft_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tft_v2_0_23\axi_tft_v2_0_23.lib

Compiling vhdl library 'axi_tft_v2_0_23'...
compile_simlib: 0 error(s), 2 warning(s), 65.40 % complete
ALIB: Library `axi_tft_v2_0_23' attached.
axi_tft_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tft_v2_0_23\axi_tft_v2_0_23.lib

Compiling verilog library 'axi_tft_v2_0_23'...
compile_simlib: 0 error(s), 6 warning(s), 65.63 % complete
ALIB: Library `axi_timebase_wdt_v3_0_12' attached.
axi_timebase_wdt_v3_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_timebase_wdt_v3_0_12\axi_timebase_wdt_v3_0_12.lib

Compiling vhdl library 'axi_timebase_wdt_v3_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 65.85 % complete
ALIB: Library `axi_timer_v2_0_22' attached.
axi_timer_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_timer_v2_0_22\axi_timer_v2_0_22.lib

Compiling vhdl library 'axi_timer_v2_0_22'...
compile_simlib: 0 error(s), 1 warning(s), 66.07 % complete
ALIB: Library `axi_traffic_gen_v2_0_21' attached.
axi_traffic_gen_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v2_0_21\axi_traffic_gen_v2_0_21.lib

Compiling vhdl library 'axi_traffic_gen_v2_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 66.29 % complete
ALIB: Library `axi_traffic_gen_v2_0_21' attached.
axi_traffic_gen_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v2_0_21\axi_traffic_gen_v2_0_21.lib

Compiling verilog library 'axi_traffic_gen_v2_0_21'...
compile_simlib: 0 error(s), 7 warning(s), 66.52 % complete
ALIB: Library `axi_traffic_gen_v3_0_6' attached.
axi_traffic_gen_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v3_0_6\axi_traffic_gen_v3_0_6.lib

Compiling vhdl library 'axi_traffic_gen_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 66.74 % complete
ALIB: Library `axi_traffic_gen_v3_0_6' attached.
axi_traffic_gen_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v3_0_6\axi_traffic_gen_v3_0_6.lib

Compiling verilog library 'axi_traffic_gen_v3_0_6'...
compile_simlib: 0 error(s), 7 warning(s), 66.96 % complete
ALIB: Library `axi_uart16550_v2_0_22' attached.
axi_uart16550_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_uart16550_v2_0_22\axi_uart16550_v2_0_22.lib

Compiling vhdl library 'axi_uart16550_v2_0_22'...
compile_simlib: 0 error(s), 1 warning(s), 67.19 % complete
ALIB: Library `axi_uartlite_v2_0_24' attached.
axi_uartlite_v2_0_24 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_uartlite_v2_0_24\axi_uartlite_v2_0_24.lib

Compiling vhdl library 'axi_uartlite_v2_0_24'...
compile_simlib: 0 error(s), 1 warning(s), 67.41 % complete
ALIB: Library `axi_usb2_device_v5_0_21' attached.
axi_usb2_device_v5_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_usb2_device_v5_0_21\axi_usb2_device_v5_0_21.lib

Compiling vhdl library 'axi_usb2_device_v5_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 67.63 % complete
ALIB: Library `axi_usb2_device_v5_0_21' attached.
axi_usb2_device_v5_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_usb2_device_v5_0_21\axi_usb2_device_v5_0_21.lib

Compiling verilog library 'axi_usb2_device_v5_0_21'...
compile_simlib: 0 error(s), 1 warning(s), 67.86 % complete
ALIB: Library `axi_utils_v2_0_6' attached.
axi_utils_v2_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_utils_v2_0_6\axi_utils_v2_0_6.lib

Compiling vhdl library 'axi_utils_v2_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 68.08 % complete
ALIB: Library `axi_vdma_v6_3_8' attached.
axi_vdma_v6_3_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vdma_v6_3_8\axi_vdma_v6_3_8.lib

Compiling vhdl library 'axi_vdma_v6_3_8'...
compile_simlib: 0 error(s), 3 warning(s), 68.30 % complete
ALIB: Library `axi_vdma_v6_3_8' attached.
axi_vdma_v6_3_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vdma_v6_3_8\axi_vdma_v6_3_8.lib

Compiling verilog library 'axi_vdma_v6_3_8'...
compile_simlib: 0 error(s), 0 warning(s), 68.53 % complete
ALIB: Library `xbip_pipe_v3_0_6' attached.
xbip_pipe_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_pipe_v3_0_6\xbip_pipe_v3_0_6.lib

Compiling vhdl library 'xbip_pipe_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 68.75 % complete
ALIB: Library `xbip_dsp48_addsub_v3_0_6' attached.
xbip_dsp48_addsub_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_addsub_v3_0_6\xbip_dsp48_addsub_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 68.97 % complete
ALIB: Library `xbip_addsub_v3_0_6' attached.
xbip_addsub_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_addsub_v3_0_6\xbip_addsub_v3_0_6.lib

Compiling vhdl library 'xbip_addsub_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 69.20 % complete
ALIB: Library `c_reg_fd_v12_0_6' attached.
c_reg_fd_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_reg_fd_v12_0_6\c_reg_fd_v12_0_6.lib

Compiling vhdl library 'c_reg_fd_v12_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 69.42 % complete
ALIB: Library `c_addsub_v12_0_14' attached.
c_addsub_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_addsub_v12_0_14\c_addsub_v12_0_14.lib

Compiling vhdl library 'c_addsub_v12_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 69.64 % complete
ALIB: Library `axi_vfifo_ctrl_v2_0_22' attached.
axi_vfifo_ctrl_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vfifo_ctrl_v2_0_22\axi_vfifo_ctrl_v2_0_22.lib

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_22'...
compile_simlib: 0 error(s), 1 warning(s), 69.87 % complete
ALIB: Library `axi_vip_v1_1_6' attached.
axi_vip_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vip_v1_1_6\axi_vip_v1_1_6.lib

Compiling verilog library 'axi_vip_v1_1_6'...
compile_simlib: 0 error(s), 47 warning(s), 70.09 % complete
ALIB: Library `bs_switch_v1_0_0' attached.
bs_switch_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bs_switch_v1_0_0\bs_switch_v1_0_0.lib

Compiling verilog library 'bs_switch_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 70.31 % complete
ALIB: Library `canfd_v2_0_2' attached.
canfd_v2_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\canfd_v2_0_2\canfd_v2_0_2.lib

Compiling verilog library 'canfd_v2_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 70.54 % complete
ALIB: Library `can_v5_0_23' attached.
can_v5_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\can_v5_0_23\can_v5_0_23.lib

Compiling vhdl library 'can_v5_0_23'...
compile_simlib: 0 error(s), 1 warning(s), 70.76 % complete
ALIB: Library `cic_compiler_v4_0_15' attached.
cic_compiler_v4_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cic_compiler_v4_0_15\cic_compiler_v4_0_15.lib

Compiling vhdl library 'cic_compiler_v4_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 70.98 % complete
ALIB: Library `xbip_bram18k_v3_0_6' attached.
xbip_bram18k_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_bram18k_v3_0_6\xbip_bram18k_v3_0_6.lib

Compiling vhdl library 'xbip_bram18k_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 71.21 % complete
ALIB: Library `mult_gen_v12_0_16' attached.
mult_gen_v12_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mult_gen_v12_0_16\mult_gen_v12_0_16.lib

Compiling vhdl library 'mult_gen_v12_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 71.43 % complete
ALIB: Library `cmpy_v6_0_18' attached.
cmpy_v6_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmpy_v6_0_18\cmpy_v6_0_18.lib

Compiling vhdl library 'cmpy_v6_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 71.65 % complete
ALIB: Library `c_mux_bit_v12_0_6' attached.
c_mux_bit_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_mux_bit_v12_0_6\c_mux_bit_v12_0_6.lib

Compiling vhdl library 'c_mux_bit_v12_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 71.88 % complete
ALIB: Library `c_shift_ram_v12_0_14' attached.
c_shift_ram_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_shift_ram_v12_0_14\c_shift_ram_v12_0_14.lib

Compiling vhdl library 'c_shift_ram_v12_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 72.10 % complete
ALIB: Library `c_mux_bus_v12_0_6' attached.
c_mux_bus_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_mux_bus_v12_0_6\c_mux_bus_v12_0_6.lib

Compiling vhdl library 'c_mux_bus_v12_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 72.32 % complete
ALIB: Library `c_gate_bit_v12_0_6' attached.
c_gate_bit_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_gate_bit_v12_0_6\c_gate_bit_v12_0_6.lib

Compiling vhdl library 'c_gate_bit_v12_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 72.54 % complete
ALIB: Library `xbip_counter_v3_0_6' attached.
xbip_counter_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_counter_v3_0_6\xbip_counter_v3_0_6.lib

Compiling vhdl library 'xbip_counter_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 72.77 % complete
ALIB: Library `c_counter_binary_v12_0_14' attached.
c_counter_binary_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_counter_binary_v12_0_14\c_counter_binary_v12_0_14.lib

Compiling vhdl library 'c_counter_binary_v12_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 72.99 % complete
ALIB: Library `c_compare_v12_0_6' attached.
c_compare_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_compare_v12_0_6\c_compare_v12_0_6.lib

Compiling vhdl library 'c_compare_v12_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 73.21 % complete
ALIB: Library `convolution_v9_0_15' attached.
convolution_v9_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\convolution_v9_0_15\convolution_v9_0_15.lib

Compiling vhdl library 'convolution_v9_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 73.44 % complete
ALIB: Library `cordic_v6_0_16' attached.
cordic_v6_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cordic_v6_0_16\cordic_v6_0_16.lib

Compiling vhdl library 'cordic_v6_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 73.66 % complete
ALIB: Library `cpri_v8_11_0' attached.
cpri_v8_11_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cpri_v8_11_0\cpri_v8_11_0.lib

Compiling vhdl library 'cpri_v8_11_0'...
compile_simlib: 0 error(s), 1 warning(s), 73.88 % complete
ALIB: Library `cpri_v8_11_0' attached.
cpri_v8_11_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cpri_v8_11_0\cpri_v8_11_0.lib

Compiling verilog library 'cpri_v8_11_0'...
compile_simlib: 0 error(s), 1 warning(s), 74.11 % complete
ALIB: Library `xbip_dsp48_acc_v3_0_6' attached.
xbip_dsp48_acc_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_acc_v3_0_6\xbip_dsp48_acc_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_acc_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 74.33 % complete
ALIB: Library `xbip_accum_v3_0_6' attached.
xbip_accum_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_accum_v3_0_6\xbip_accum_v3_0_6.lib

Compiling vhdl library 'xbip_accum_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 74.55 % complete
ALIB: Library `c_accum_v12_0_14' attached.
c_accum_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_accum_v12_0_14\c_accum_v12_0_14.lib

Compiling vhdl library 'c_accum_v12_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 74.78 % complete
ALIB: Library `xbip_dsp48_multadd_v3_0_6' attached.
xbip_dsp48_multadd_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_multadd_v3_0_6\xbip_dsp48_multadd_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 75.00 % complete
ALIB: Library `dds_compiler_v6_0_19' attached.
dds_compiler_v6_0_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dds_compiler_v6_0_19\dds_compiler_v6_0_19.lib

Compiling vhdl library 'dds_compiler_v6_0_19'...
compile_simlib: 0 error(s), 1 warning(s), 75.22 % complete
ALIB: Library `dft_v4_0_16' attached.
dft_v4_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dft_v4_0_16\dft_v4_0_16.lib

Compiling vhdl library 'dft_v4_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 75.45 % complete
ALIB: Library `dft_v4_1_1' attached.
dft_v4_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dft_v4_1_1\dft_v4_1_1.lib

Compiling vhdl library 'dft_v4_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 75.67 % complete
ALIB: Library `displayport_v7_0_12' attached.
displayport_v7_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v7_0_12\displayport_v7_0_12.lib

Compiling vhdl library 'displayport_v7_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 75.89 % complete
ALIB: Library `displayport_v7_0_12' attached.
displayport_v7_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v7_0_12\displayport_v7_0_12.lib

Compiling verilog library 'displayport_v7_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 76.12 % complete
ALIB: Library `displayport_v8_1_2' attached.
displayport_v8_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v8_1_2\displayport_v8_1_2.lib

Compiling vhdl library 'displayport_v8_1_2'...
compile_simlib: 0 error(s), 1 warning(s), 76.34 % complete
ALIB: Library `displayport_v8_1_2' attached.
displayport_v8_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v8_1_2\displayport_v8_1_2.lib

Compiling verilog library 'displayport_v8_1_2'...
compile_simlib: 0 error(s), 1 warning(s), 76.56 % complete
ALIB: Library `displayport_v9_0_2' attached.
displayport_v9_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v9_0_2\displayport_v9_0_2.lib

Compiling vhdl library 'displayport_v9_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 76.79 % complete
ALIB: Library `displayport_v9_0_2' attached.
displayport_v9_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v9_0_2\displayport_v9_0_2.lib

Compiling verilog library 'displayport_v9_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 77.01 % complete
ALIB: Library `xbip_dsp48_mult_v3_0_6' attached.
xbip_dsp48_mult_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_mult_v3_0_6\xbip_dsp48_mult_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_mult_v3_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 77.23 % complete
ALIB: Library `floating_point_v7_0_17' attached.
floating_point_v7_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\floating_point_v7_0_17\floating_point_v7_0_17.lib

Compiling vhdl library 'floating_point_v7_0_17'...
compile_simlib: 0 error(s), 1 warning(s), 77.46 % complete
ALIB: Library `div_gen_v5_1_16' attached.
div_gen_v5_1_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\div_gen_v5_1_16\div_gen_v5_1_16.lib

Compiling vhdl library 'div_gen_v5_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 77.68 % complete
ALIB: Library `dp_videoaxi4s_bridge_v1_0_1' attached.
dp_videoaxi4s_bridge_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dp_videoaxi4s_bridge_v1_0_1\dp_videoaxi4s_bridge_v1_0_1.lib

Compiling verilog library 'dp_videoaxi4s_bridge_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 77.90 % complete
ALIB: Library `dsp_macro_v1_0_0' attached.
dsp_macro_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dsp_macro_v1_0_0\dsp_macro_v1_0_0.lib

Compiling vhdl library 'dsp_macro_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 78.13 % complete
ALIB: Library `fir_compiler_v5_2_6' attached.
fir_compiler_v5_2_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fir_compiler_v5_2_6\fir_compiler_v5_2_6.lib

Compiling vhdl library 'fir_compiler_v5_2_6'...
compile_simlib: 0 error(s), 1 warning(s), 78.35 % complete
ALIB: Library `duc_ddc_compiler_v3_0_15' attached.
duc_ddc_compiler_v3_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\duc_ddc_compiler_v3_0_15\duc_ddc_compiler_v3_0_15.lib

Compiling vhdl library 'duc_ddc_compiler_v3_0_15'...
compile_simlib: 0 error(s), 1 warning(s), 78.57 % complete
ALIB: Library `ernic_v1_0_2' attached.
ernic_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ernic_v1_0_2\ernic_v1_0_2.lib

Compiling verilog library 'ernic_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 78.79 % complete
ALIB: Library `etrnic_v1_0_4' attached.
etrnic_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\etrnic_v1_0_4\etrnic_v1_0_4.lib

Compiling verilog library 'etrnic_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 79.02 % complete
ALIB: Library `etrnic_v1_1_3' attached.
etrnic_v1_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\etrnic_v1_1_3\etrnic_v1_1_3.lib

Compiling verilog library 'etrnic_v1_1_3'...
compile_simlib: 0 error(s), 1 warning(s), 79.24 % complete
ALIB: Library `fc32_rs_fec_v1_0_12' attached.
fc32_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fc32_rs_fec_v1_0_12\fc32_rs_fec_v1_0_12.lib

Compiling verilog library 'fc32_rs_fec_v1_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 79.46 % complete
ALIB: Library `fec_5g_common_v1_0_1' attached.
fec_5g_common_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fec_5g_common_v1_0_1\fec_5g_common_v1_0_1.lib

Compiling verilog library 'fec_5g_common_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 79.69 % complete
ALIB: Library `fec_5g_common_v1_1_1' attached.
fec_5g_common_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fec_5g_common_v1_1_1\fec_5g_common_v1_1_1.lib

Compiling verilog library 'fec_5g_common_v1_1_1'...
compile_simlib: 0 error(s), 1 warning(s), 79.91 % complete
ALIB: Library `fir_compiler_v7_2_13' attached.
fir_compiler_v7_2_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fir_compiler_v7_2_13\fir_compiler_v7_2_13.lib

Compiling vhdl library 'fir_compiler_v7_2_13'...
compile_simlib: 0 error(s), 1 warning(s), 80.13 % complete
ALIB: Library `flexo_100g_rs_fec_v1_0_12' attached.
flexo_100g_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\flexo_100g_rs_fec_v1_0_12\flexo_100g_rs_fec_v1_0_12.lib

Compiling verilog library 'flexo_100g_rs_fec_v1_0_12'...
compile_simlib: 0 error(s), 1 warning(s), 80.36 % complete
ALIB: Library `floating_point_v7_1_9' attached.
floating_point_v7_1_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\floating_point_v7_1_9\floating_point_v7_1_9.lib

Compiling vhdl library 'floating_point_v7_1_9'...
compile_simlib: 0 error(s), 1 warning(s), 80.58 % complete
ALIB: Library `g709_rs_encoder_v2_2_7' attached.
g709_rs_encoder_v2_2_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_rs_encoder_v2_2_7\g709_rs_encoder_v2_2_7.lib

Compiling vhdl library 'g709_rs_encoder_v2_2_7'...
compile_simlib: 0 error(s), 1 warning(s), 80.80 % complete
ALIB: Library `rs_toolbox_v9_0_8' attached.
rs_toolbox_v9_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rs_toolbox_v9_0_8\rs_toolbox_v9_0_8.lib

Compiling vhdl library 'rs_toolbox_v9_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 81.03 % complete
ALIB: Library `g709_rs_decoder_v2_2_9' attached.
g709_rs_decoder_v2_2_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_rs_decoder_v2_2_9\g709_rs_decoder_v2_2_9.lib

Compiling vhdl library 'g709_rs_decoder_v2_2_9'...
compile_simlib: 0 error(s), 1 warning(s), 81.25 % complete
ALIB: Library `g709_fec_v2_3_6' attached.
g709_fec_v2_3_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_fec_v2_3_6\g709_fec_v2_3_6.lib

Compiling vhdl library 'g709_fec_v2_3_6'...
compile_simlib: 0 error(s), 1 warning(s), 81.47 % complete
ALIB: Library `g709_fec_v2_4_2' attached.
g709_fec_v2_4_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_fec_v2_4_2\g709_fec_v2_4_2.lib

Compiling vhdl library 'g709_fec_v2_4_2'...
compile_simlib: 0 error(s), 1 warning(s), 81.70 % complete
ALIB: Library `g975_efec_i4_v1_0_18' attached.
g975_efec_i4_v1_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g975_efec_i4_v1_0_18\g975_efec_i4_v1_0_18.lib

Compiling vhdl library 'g975_efec_i4_v1_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 81.92 % complete
ALIB: Library `g975_efec_i7_v2_0_18' attached.
g975_efec_i7_v2_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g975_efec_i7_v2_0_18\g975_efec_i7_v2_0_18.lib

Compiling vhdl library 'g975_efec_i7_v2_0_18'...
compile_simlib: 0 error(s), 1 warning(s), 82.14 % complete
ALIB: Library `ieee802d3_200g_rs_fec_v1_0_8' attached.
ieee802d3_200g_rs_fec_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_200g_rs_fec_v1_0_8\ieee802d3_200g_rs_fec_v1_0_8.lib

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 82.37 % complete
ALIB: Library `ieee802d3_25g_rs_fec_v1_0_14' attached.
ieee802d3_25g_rs_fec_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_25g_rs_fec_v1_0_14\ieee802d3_25g_rs_fec_v1_0_14.lib

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_14'...
compile_simlib: 0 error(s), 1 warning(s), 82.59 % complete
ALIB: Library `ieee802d3_400g_rs_fec_v1_0_8' attached.
ieee802d3_400g_rs_fec_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_400g_rs_fec_v1_0_8\ieee802d3_400g_rs_fec_v1_0_8.lib

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_8'...
compile_simlib: 0 error(s), 1 warning(s), 82.81 % complete
ALIB: Library `ieee802d3_50g_rs_fec_v1_0_12' attached.
ieee802d3_50g_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_50g_rs_fec_v1_0_12\ieee802d3_50g_rs_fec_v1_0_12.lib

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_12'...INFO: [Common 17-41] Interrupt caught. Command should exit soon.

compile_simlib: 0 error(s), 1 warning(s), 83.04 % complete
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
compile_simlib: Time (s): cpu = 00:01:33 ; elapsed = 00:28:35 . Memory (MB): peak = 2519.047 ; gain = 0.000
INFO: [Common 17-344] 'compile_simlib' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
ERROR: [USF-Active-HDL-48] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=36472)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
set_property target_simulator XSim [current_project]
set_property generic {} [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_dataflow_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.srcs/sources_1/imports/fpga/lab2/lab3_1_1/lab3_1_1.srcs/sources_1/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.srcs/sources_1/imports/fpga/fulladder_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
"xelab -wto 5c61136f29af4c75972a36469795c8dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_dataflow_tb_behav xil_defaultlib.fulladder_dataflow_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5c61136f29af4c75972a36469795c8dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_dataflow_tb_behav xil_defaultlib.fulladder_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder_dataflow
Compiling module xil_defaultlib.fulladder_dataflow_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_dataflow_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim/xsim.dir/fulladder_dataflow_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim/xsim.dir/fulladder_dataflow_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb  5 23:08:30 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 23:08:30 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_dataflow_tb_behav -key {Behavioral:sim_1:Functional:fulladder_dataflow_tb} -tclbatch {fulladder_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fulladder_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2519.047 ; gain = 0.000
run 100 us
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2519.047 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_dataflow_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
"xelab -wto 5c61136f29af4c75972a36469795c8dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_dataflow_tb_behav xil_defaultlib.fulladder_dataflow_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5c61136f29af4c75972a36469795c8dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_dataflow_tb_behav xil_defaultlib.fulladder_dataflow_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_dataflow_tb_behav -key {Behavioral:sim_1:Functional:fulladder_dataflow_tb} -tclbatch {fulladder_dataflow_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fulladder_dataflow_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_dataflow_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.047 ; gain = 0.000
set_property target_simulator ActiveHDL [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
INFO: [USF-Active-HDL-33] Finding simulator installation...
INFO: [USF-Active-HDL-36] Using simulator executables from 'C:\Aldec\Active-HDL-Student-Edition\bin'
INFO: [USF-Active-HDL-5] Simulation object is 'sim_1'...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sim_1' for IP generation...
INFO: [USF-Active-HDL-28] Inspecting fileset 'sources_1' for IP generation...
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
INFO: [USF-Active-HDL-24] Inspecting design source files for 'fulladder_dataflow_tb' in fileset 'sim_1'...
INFO: [USF-Active-HDL-39] Finding global include files...
INFO: [USF-Active-HDL-40] Finding include directories and verilog header directory paths...
INFO: [USF-Active-HDL-41] Fetching design files from 'sim_1'...
INFO: [USF-Active-HDL-82] Active-HDL::Compile design
INFO: [USF-Active-HDL-87] Creating automatic 'do' files...
INFO: [USF-Active-HDL-89] C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/fulladder_dataflow_tb_compile.do
INFO: [USF-Active-HDL-46] Executing 'COMPILE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2519.047 ; gain = 0.000
WARNING: [USF-Active-HDL-77] Failed to open file to read (C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl/compile.log)
INFO: [USF-Active-HDL-83] Active-HDL::Simulate design
INFO: [USF-Active-HDL-46] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.sim/sim_1/behav/activehdl'
Program launched (PID=19620)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2519.047 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 23:49:02 2020...
