#!/bin/sh

c2verilog memory_size=2048 control_sw.c
python transceiver.py gen
python rotary_encoder.py

