INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/binary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/clock_module_TE0277.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
ERROR: [VRFC 10-1471] type error near substate ; current type integer; expected type time [/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd:98]
ERROR: [VRFC 10-91] s is not declared [/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd:98]
ERROR: [VRFC 10-2123] 0 definitions of operator "=" match here [/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd:38]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/lab4_2/lab4.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/binary_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/clock_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/clock_module_TE0277.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_module_TE0277
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sim_1/imports/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/sem3_vpe_leb4/lab4.srcs/sources_1/imports/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
