Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  4 18:40:57 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file practicum_timing_summary_routed.rpt -pb practicum_timing_summary_routed.pb -rpx practicum_timing_summary_routed.rpx -warn_on_violation
| Design       : practicum
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: u_clock_divider/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.407        0.000                      0                   99        0.155        0.000                      0                   99        9.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.407        0.000                      0                   99        0.155        0.000                      0                   99        9.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.407ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.704ns (17.157%)  route 3.399ns (82.843%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.314     9.410    u_clock_divider/clk_1Hz
    SLICE_X0Y114         FDRE                                         r  u_clock_divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584    25.006    u_clock_divider/CLK
    SLICE_X0Y114         FDRE                                         r  u_clock_divider/counter_reg[25]/C
                         clock pessimism              0.275    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.429    24.817    u_clock_divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.817    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 15.407    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.985%)  route 3.118ns (79.015%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.303    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  u_7seg/refresh_count_reg[4]/Q
                         net (fo=2, routed)           0.993     6.752    u_7seg/refresh_count_reg[4]
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124     6.876 r  u_7seg/anode_count[2]_i_3/O
                         net (fo=1, routed)           0.452     7.328    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.452 r  u_7seg/anode_count[2]_i_2/O
                         net (fo=4, routed)           0.683     8.135    u_7seg/anode_count_0
    SLICE_X2Y115         LUT2 (Prop_lut2_I0_O)        0.124     8.259 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.990     9.249    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.579    25.001    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[12]/C
                         clock pessimism              0.276    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.429    24.813    u_7seg/refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.985%)  route 3.118ns (79.015%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 25.001 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.701     5.303    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  u_7seg/refresh_count_reg[4]/Q
                         net (fo=2, routed)           0.993     6.752    u_7seg/refresh_count_reg[4]
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124     6.876 r  u_7seg/anode_count[2]_i_3/O
                         net (fo=1, routed)           0.452     7.328    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.124     7.452 r  u_7seg/anode_count[2]_i_2/O
                         net (fo=4, routed)           0.683     8.135    u_7seg/anode_count_0
    SLICE_X2Y115         LUT2 (Prop_lut2_I0_O)        0.124     8.259 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.990     9.249    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.579    25.001    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[13]/C
                         clock pessimism              0.276    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.429    24.813    u_7seg/refresh_count_reg[13]
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.704ns (17.756%)  route 3.261ns (82.244%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.176     9.271    u_clock_divider/clk_1Hz
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584    25.006    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[21]/C
                         clock pessimism              0.300    25.306    
                         clock uncertainty           -0.035    25.271    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    24.842    u_clock_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.704ns (17.756%)  route 3.261ns (82.244%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.176     9.271    u_clock_divider/clk_1Hz
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584    25.006    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[22]/C
                         clock pessimism              0.300    25.306    
                         clock uncertainty           -0.035    25.271    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    24.842    u_clock_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.704ns (17.756%)  route 3.261ns (82.244%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.176     9.271    u_clock_divider/clk_1Hz
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584    25.006    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[23]/C
                         clock pessimism              0.300    25.306    
                         clock uncertainty           -0.035    25.271    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    24.842    u_clock_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.571ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.704ns (17.756%)  route 3.261ns (82.244%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.176     9.271    u_clock_divider/clk_1Hz
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584    25.006    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
                         clock pessimism              0.300    25.306    
                         clock uncertainty           -0.035    25.271    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429    24.842    u_clock_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 15.571    

Slack (MET) :             15.695ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.704ns (18.445%)  route 3.113ns (81.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.028     9.123    u_clock_divider/clk_1Hz
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585    25.007    u_clock_divider/CLK
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[17]/C
                         clock pessimism              0.275    25.282    
                         clock uncertainty           -0.035    25.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    24.818    u_clock_divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 15.695    

Slack (MET) :             15.695ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.704ns (18.445%)  route 3.113ns (81.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.028     9.123    u_clock_divider/clk_1Hz
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585    25.007    u_clock_divider/CLK
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[18]/C
                         clock pessimism              0.275    25.282    
                         clock uncertainty           -0.035    25.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    24.818    u_clock_divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 15.695    

Slack (MET) :             15.695ns  (required time - arrival time)
  Source:                 u_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clock_divider/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.704ns (18.445%)  route 3.113ns (81.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_clock_divider/CLK
    SLICE_X0Y113         FDRE                                         r  u_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  u_clock_divider/counter_reg[24]/Q
                         net (fo=2, routed)           1.289     7.051    u_clock_divider/counter[24]
    SLICE_X1Y111         LUT4 (Prop_lut4_I3_O)        0.124     7.175 f  u_clock_divider/counter[25]_i_5/O
                         net (fo=1, routed)           0.796     7.971    u_clock_divider/counter[25]_i_5_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.095 r  u_clock_divider/counter[25]_i_1/O
                         net (fo=27, routed)          1.028     9.123    u_clock_divider/clk_1Hz
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.585    25.007    u_clock_divider/CLK
    SLICE_X0Y112         FDRE                                         r  u_clock_divider/counter_reg[19]/C
                         clock pessimism              0.275    25.282    
                         clock uncertainty           -0.035    25.247    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429    24.818    u_clock_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 15.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_7seg/ct[6]/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_7seg/ct[6]/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  u_7seg/ct[6]/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/ct[6]/cathode_reg[4]/Q
                         net (fo=1, routed)           0.054     1.709    u_7seg/ct[4]/cathode_reg[6]_0[3]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  u_7seg/ct[4]/cathode[4]_i_2/O
                         net (fo=1, routed)           0.000     1.754    u_7seg/ct[4]/cathode[4]_i_2_n_0
    SLICE_X2Y113         MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  u_7seg/ct[4]/cathode_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_7seg/segments[4]
    SLICE_X2Y113         FDRE                                         r  u_7seg/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  u_7seg/cathode_reg[4]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.134     1.660    u_7seg/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_7seg/ct[0]/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.260ns (69.680%)  route 0.113ns (30.320%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    u_7seg/ct[0]/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  u_7seg/ct[0]/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/ct[0]/cathode_reg[6]/Q
                         net (fo=1, routed)           0.113     1.767    u_7seg/ct[0]/cathode_reg_n_0_[6]
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  u_7seg/ct[0]/cathode[6]_i_3/O
                         net (fo=1, routed)           0.000     1.812    u_7seg/ct[4]/cathode_reg[6]_1
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I1_O)      0.074     1.886 r  u_7seg/ct[4]/cathode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u_7seg/segments[6]
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.105     1.656    u_7seg/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_7seg/ct[7]/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.248ns (69.799%)  route 0.107ns (30.201%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_7seg/ct[7]/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[7]/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/ct[7]/cathode_reg[5]/Q
                         net (fo=4, routed)           0.107     1.762    u_7seg/ct[4]/cathode_reg[0]_1
    SLICE_X3Y114         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  u_7seg/ct[4]/cathode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.807    u_7seg/ct[4]/cathode[3]_i_2_n_0
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I0_O)      0.062     1.869 r  u_7seg/ct[4]/cathode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_7seg/segments[3]
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.105     1.633    u_7seg/cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_7seg/refresh_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.772    u_7seg/refresh_count_reg[11]
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  u_7seg/refresh_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    u_7seg/refresh_count_reg[8]_i_1_n_4
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.026    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[11]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u_7seg/refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  u_7seg/refresh_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/refresh_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    u_7seg/refresh_count_reg[3]
    SLICE_X7Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  u_7seg/refresh_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    u_7seg/refresh_count_reg[0]_i_2_n_4
    SLICE_X7Y114         FDRE                                         r  u_7seg/refresh_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.028    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  u_7seg/refresh_count_reg[3]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X7Y114         FDRE (Hold_fdre_C_D)         0.105     1.617    u_7seg/refresh_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.774    u_7seg/refresh_count_reg[7]
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  u_7seg/refresh_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    u_7seg/refresh_count_reg[4]_i_1_n_4
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.027    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.105     1.617    u_7seg/refresh_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/refresh_count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.767    u_7seg/refresh_count_reg[4]
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  u_7seg/refresh_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    u_7seg/refresh_count_reg[4]_i_1_n_7
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.027    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.105     1.617    u_7seg/refresh_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_7seg/refresh_count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.773    u_7seg/refresh_count_reg[10]
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_7seg/refresh_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_7seg/refresh_count_reg[8]_i_1_n_5
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.026    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[10]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u_7seg/refresh_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.593     1.512    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_7seg/refresh_count_reg[6]/Q
                         net (fo=2, routed)           0.121     1.774    u_7seg/refresh_count_reg[6]
    SLICE_X7Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  u_7seg/refresh_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    u_7seg/refresh_count_reg[4]_i_1_n_5
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.861     2.027    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[6]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.105     1.617    u_7seg/refresh_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_7seg/refresh_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.592     1.511    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_7seg/refresh_count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.770    u_7seg/refresh_count_reg[8]
    SLICE_X7Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  u_7seg/refresh_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    u_7seg/refresh_count_reg[8]_i_1_n_7
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.860     2.026    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[8]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u_7seg/refresh_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    u_7seg/anode_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    u_7seg/anode_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    u_7seg/anode_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    u_7seg/anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    u_7seg/anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    u_7seg/anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y112    u_7seg/anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    u_7seg/anode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    u_7seg/anode_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    u_7seg/anode_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    u_7seg/anode_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 1.601ns (34.325%)  route 3.062ns (65.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.683     4.160    BTNC_IBUF
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.124     4.284 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.379     4.663    display_index[3]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 1.601ns (34.325%)  route 3.062ns (65.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.683     4.160    BTNC_IBUF
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.124     4.284 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.379     4.663    display_index[3]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 1.601ns (34.325%)  route 3.062ns (65.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.683     4.160    BTNC_IBUF
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.124     4.284 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.379     4.663    display_index[3]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 1.601ns (34.325%)  route 3.062ns (65.675%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.683     4.160    BTNC_IBUF
    SLICE_X0Y119         LUT4 (Prop_lut4_I2_O)        0.124     4.284 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.379     4.663    display_index[3]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.626ns (35.149%)  route 2.999ns (64.851%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.516     3.993    BTNC_IBUF
    SLICE_X0Y118         LUT5 (Prop_lut5_I3_O)        0.149     4.142 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.483     4.625    current_state[2]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 1.725ns (37.986%)  route 2.815ns (62.014%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.516     3.993    BTNC_IBUF
    SLICE_X0Y118         LUT3 (Prop_lut3_I2_O)        0.124     4.117 r  display_index[3]_i_3/O
                         net (fo=1, routed)           0.299     4.416    display_index[3]_i_3_n_0
    SLICE_X0Y119         LUT5 (Prop_lut5_I2_O)        0.124     4.540 r  display_index[3]_i_2/O
                         net (fo=1, routed)           0.000     4.540    display_index[3]_i_2_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 1.601ns (35.297%)  route 2.934ns (64.703%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.453     3.929    BTNC_IBUF
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     4.053 r  current_state[3]_i_1/O
                         net (fo=4, routed)           0.481     4.535    current_state[3]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 1.601ns (35.297%)  route 2.934ns (64.703%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.453     3.929    BTNC_IBUF
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     4.053 r  current_state[3]_i_1/O
                         net (fo=4, routed)           0.481     4.535    current_state[3]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 1.601ns (35.297%)  route 2.934ns (64.703%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=18, routed)          2.453     3.929    BTNC_IBUF
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     4.053 r  current_state[3]_i_1/O
                         net (fo=4, routed)           0.481     4.535    current_state[3]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            display_index_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.624ns (36.067%)  route 2.879ns (63.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    CPU_RESETN_IBUF
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.117     3.527 f  encoded[4][2]_i_3/O
                         net (fo=19, routed)          0.975     4.503    reset
    SLICE_X0Y119         FDCE                                         f  display_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_state_reg[2]/Q
                         net (fo=2, routed)           0.086     0.227    current_state_reg_n_0_[2]
    SLICE_X1Y117         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  encoded[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    encoded[2][0]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  encoded_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_state_reg[2]/Q
                         net (fo=2, routed)           0.086     0.227    current_state_reg_n_0_[2]
    SLICE_X1Y117         LUT2 (Prop_lut2_I0_O)        0.048     0.275 r  encoded[4][2]_i_2/O
                         net (fo=1, routed)           0.000     0.275    encoded[4][2]_i_2_n_0
    SLICE_X1Y117         FDCE                                         r  encoded_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  display_index_reg[1]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  display_index_reg[1]/Q
                         net (fo=7, routed)           0.091     0.219    display_index[1]
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.099     0.318 r  display_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    display_index[2]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.899%)  route 0.179ns (49.101%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  display_index_reg[0]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_index_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    display_index[0]
    SLICE_X0Y118         LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    current_state[0]_i_1_n_0
    SLICE_X0Y118         FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sequence_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sequence_finished_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.614%)  route 0.201ns (52.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDCE                         0.000     0.000 r  sequence_active_reg/C
    SLICE_X1Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sequence_active_reg/Q
                         net (fo=13, routed)          0.201     0.342    sequence_active_reg_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I0_O)        0.042     0.384 r  sequence_finished_i_1/O
                         net (fo=1, routed)           0.000     0.384    sequence_finished_i_1_n_0
    SLICE_X1Y119         FDCE                                         r  sequence_finished_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sequence_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sequence_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDCE                         0.000     0.000 r  sequence_active_reg/C
    SLICE_X1Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sequence_active_reg/Q
                         net (fo=13, routed)          0.201     0.342    sequence_active_reg_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.045     0.387 r  sequence_active_i_1/O
                         net (fo=1, routed)           0.000     0.387    sequence_active_i_1_n_0
    SLICE_X1Y119         FDCE                                         r  sequence_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  display_index_reg[0]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_index_reg[0]/Q
                         net (fo=8, routed)           0.208     0.349    display_index[0]
    SLICE_X0Y119         LUT5 (Prop_lut5_I4_O)        0.042     0.391 r  display_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.391    display_index[1]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  display_index_reg[0]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_index_reg[0]/Q
                         net (fo=8, routed)           0.208     0.349    display_index[0]
    SLICE_X0Y119         LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  display_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display_index[0]_i_1_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoded_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.187ns (47.215%)  route 0.209ns (52.785%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_state_reg[1]/Q
                         net (fo=2, routed)           0.209     0.350    current_state_reg_n_0_[1]
    SLICE_X1Y116         LUT3 (Prop_lut3_I0_O)        0.046     0.396 r  encoded[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    encoded[4][1]_i_1_n_0
    SLICE_X1Y116         FDCE                                         r  encoded_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE                         0.000     0.000 r  display_index_reg[1]/C
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  display_index_reg[1]/Q
                         net (fo=7, routed)           0.177     0.305    display_index[1]
    SLICE_X0Y119         LUT5 (Prop_lut5_I1_O)        0.099     0.404 r  display_index[3]_i_2/O
                         net (fo=1, routed)           0.000     0.404    display_index[3]_i_2_n_0
    SLICE_X0Y119         FDCE                                         r  display_index_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/anode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 4.167ns (48.674%)  route 4.393ns (51.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.307    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  u_7seg/anode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.478     5.785 r  u_7seg/anode_reg[6]/Q
                         net (fo=1, routed)           4.393    10.179    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.689    13.867 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.867    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.202ns (51.882%)  route 3.897ns (48.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.478     5.784 r  u_7seg/anode_reg[7]/Q
                         net (fo=1, routed)           3.897     9.682    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.724    13.406 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.406    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.033ns (51.452%)  route 3.805ns (48.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  u_7seg/cathode_reg[0]/Q
                         net (fo=1, routed)           3.805     9.568    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.145 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.145    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.011ns (51.393%)  route 3.794ns (48.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  u_7seg/cathode_reg[1]/Q
                         net (fo=1, routed)           3.794     9.556    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.112 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.112    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 4.030ns (52.877%)  route 3.592ns (47.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.307    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  u_7seg/anode_reg[2]/Q
                         net (fo=1, routed)           3.592     9.355    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.929 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.929    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 4.017ns (54.191%)  route 3.395ns (45.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  u_7seg/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  u_7seg/cathode_reg[5]/Q
                         net (fo=1, routed)           3.395     9.158    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.718 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.718    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.146ns (58.126%)  route 2.986ns (41.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.307    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  u_7seg/anode_reg[5]/Q
                         net (fo=1, routed)           2.986     8.713    anode_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.727    12.439 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.439    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.052ns (58.562%)  route 2.867ns (41.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  u_7seg/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  u_7seg/cathode_reg[4]/Q
                         net (fo=1, routed)           2.867     8.691    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.225 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.225    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 4.141ns (60.671%)  route 2.684ns (39.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.705     5.307    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  u_7seg/anode_reg[4]/Q
                         net (fo=1, routed)           2.684     8.411    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.722    12.133 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.133    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 3.993ns (63.194%)  route 2.326ns (36.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.704     5.306    u_7seg/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  u_7seg/cathode_reg[6]/Q
                         net (fo=1, routed)           2.326     8.088    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.625 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.625    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.417ns (81.228%)  route 0.327ns (18.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  u_7seg/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_7seg/anode_reg[3]/Q
                         net (fo=1, routed)           0.327     2.006    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.259 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.259    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock_divider/clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.362ns (76.045%)  route 0.429ns (23.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_clock_divider/CLK
    SLICE_X1Y113         FDRE                                         r  u_clock_divider/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_clock_divider/clk_1Hz_reg/Q
                         net (fo=21, routed)          0.429     2.084    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.305 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.392ns (77.657%)  route 0.400ns (22.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_7seg/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/cathode_reg[3]/Q
                         net (fo=1, routed)           0.400     2.055    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.306 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.306    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.377ns (76.277%)  route 0.428ns (23.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_7seg/anode_reg[0]/Q
                         net (fo=1, routed)           0.428     2.084    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.320 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.320    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.358ns (73.171%)  route 0.498ns (26.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  u_7seg/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_7seg/cathode_reg[2]/Q
                         net (fo=1, routed)           0.498     2.176    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.371 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.371    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.377ns (73.906%)  route 0.486ns (26.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_7seg/anode_reg[1]/Q
                         net (fo=1, routed)           0.486     2.142    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.378 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.379ns (69.272%)  route 0.612ns (30.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_7seg/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  u_7seg/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_7seg/cathode_reg[6]/Q
                         net (fo=1, routed)           0.612     2.266    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.504 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.504    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.432ns (65.075%)  route 0.768ns (34.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  u_7seg/anode_reg[4]/Q
                         net (fo=1, routed)           0.768     2.411    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.304     3.714 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.714    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.398ns (62.703%)  route 0.832ns (37.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  u_7seg/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_7seg/cathode_reg[4]/Q
                         net (fo=1, routed)           0.832     2.509    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.744 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.744    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.434ns (60.962%)  route 0.918ns (39.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  u_7seg/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  u_7seg/anode_reg[5]/Q
                         net (fo=1, routed)           0.918     2.561    anode_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     3.867 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.867    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 1.631ns (36.046%)  route 2.894ns (63.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.990     4.525    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.579     5.001    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 1.631ns (36.046%)  route 2.894ns (63.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.990     4.525    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.579     5.001    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_7seg/refresh_count_reg[13]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.631ns (37.213%)  route 2.752ns (62.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.848     4.383    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.580     5.002    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.631ns (37.213%)  route 2.752ns (62.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.848     4.383    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.580     5.002    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.631ns (37.213%)  route 2.752ns (62.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.848     4.383    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.580     5.002    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.631ns (37.213%)  route 2.752ns (62.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.848     4.383    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.580     5.002    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  u_7seg/refresh_count_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/anode_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.659ns (40.001%)  route 2.488ns (59.999%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.488     3.995    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.152     4.147 r  u_7seg/anode_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.147    u_7seg/anode_count[2]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584     5.006    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/anode_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.129ns  (logic 1.631ns (39.497%)  route 2.498ns (60.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.498     4.005    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.124     4.129 r  u_7seg/anode_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.129    u_7seg/anode_count[0]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584     5.006    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/anode_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.631ns (39.593%)  route 2.488ns (60.407%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.488     3.995    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.124     4.119 r  u_7seg/anode_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.119    u_7seg/anode_count[1]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.584     5.006    u_7seg/clk_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  u_7seg/anode_count_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_7seg/refresh_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.631ns (39.848%)  route 2.462ns (60.152%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.903     3.410    u_7seg/CPU_RESETN_IBUF
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.124     3.534 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.559     4.093    u_7seg/refresh_count[0]_i_1_n_0
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.581     5.003    u_7seg/clk_IBUF_BUFG
    SLICE_X7Y115         FDRE                                         r  u_7seg/refresh_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoded_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[7]/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  encoded_reg[0][0]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoded_reg[0][0]/Q
                         net (fo=1, routed)           0.120     0.261    u_7seg/ct[7]/encoded_reg[0][0]
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[7]/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/ct[7]/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[7]/cathode_reg[5]/C

Slack:                    inf
  Source:                 encoded_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[6]/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.193%)  route 0.075ns (28.807%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  encoded_reg[1][0]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  encoded_reg[1][0]/Q
                         net (fo=7, routed)           0.075     0.216    u_7seg/ct[6]/encoded_reg[1][0]
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.045     0.261 r  u_7seg/ct[6]/g0_b1__4/O
                         net (fo=1, routed)           0.000     0.261    u_7seg/ct[6]/g0_b1__4_n_0
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[6]/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    u_7seg/ct[6]/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[6]/cathode_reg[1]/C

Slack:                    inf
  Source:                 encoded_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[1]/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.019%)  route 0.164ns (49.981%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE                         0.000     0.000 r  encoded_reg[5][2]/C
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  encoded_reg[5][2]/Q
                         net (fo=10, routed)          0.164     0.328    u_7seg/ct[1]/D[0]
    SLICE_X3Y113         FDRE                                         r  u_7seg/ct[1]/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/ct[1]/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  u_7seg/ct[1]/cathode_reg[4]/C

Slack:                    inf
  Source:                 encoded_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[0]/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.858%)  route 0.172ns (51.142%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE                         0.000     0.000 r  encoded_reg[5][2]/C
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  encoded_reg[5][2]/Q
                         net (fo=10, routed)          0.172     0.336    u_7seg/ct[0]/cathode_reg[6]_3[0]
    SLICE_X5Y114         FDRE                                         r  u_7seg/ct[0]/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.862     2.028    u_7seg/ct[0]/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  u_7seg/ct[0]/cathode_reg[3]/C

Slack:                    inf
  Source:                 encoded_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[6]/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.713%)  route 0.205ns (59.287%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE                         0.000     0.000 r  encoded_reg[1][0]/C
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoded_reg[1][0]/Q
                         net (fo=7, routed)           0.205     0.346    u_7seg/ct[6]/encoded_reg[1][0]
    SLICE_X1Y113         FDRE                                         r  u_7seg/ct[6]/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/ct[6]/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  u_7seg/ct[6]/cathode_reg[5]/C

Slack:                    inf
  Source:                 encoded_reg[5][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[0]/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.246%)  route 0.183ns (52.754%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE                         0.000     0.000 r  encoded_reg[5][2]/C
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  encoded_reg[5][2]/Q
                         net (fo=10, routed)          0.183     0.347    u_7seg/ct[0]/cathode_reg[6]_3[0]
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[0]/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/ct[0]/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[0]/cathode_reg[1]/C

Slack:                    inf
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[3]/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE                         0.000     0.000 r  encoded_reg[3][0]/C
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoded_reg[3][0]/Q
                         net (fo=14, routed)          0.166     0.307    u_7seg/ct[3]/encoded_reg[3][0]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.352 r  u_7seg/ct[3]/g0_b1__1/O
                         net (fo=1, routed)           0.000     0.352    u_7seg/ct[3]/g0_b1__1_n_0
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[1]/C

Slack:                    inf
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[4]/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.765%)  route 0.214ns (60.235%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE                         0.000     0.000 r  encoded_reg[3][0]/C
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoded_reg[3][0]/Q
                         net (fo=14, routed)          0.214     0.355    u_7seg/ct[4]/encoded_reg[3][0]
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[4]/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    u_7seg/ct[4]/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  u_7seg/ct[4]/cathode_reg[0]/C

Slack:                    inf
  Source:                 encoded_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[3]/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE                         0.000     0.000 r  encoded_reg[3][0]/C
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  encoded_reg[3][0]/Q
                         net (fo=14, routed)          0.166     0.307    u_7seg/ct[3]/encoded_reg[3][0]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.049     0.356 r  u_7seg/ct[3]/g0_b2__1/O
                         net (fo=1, routed)           0.000     0.356    u_7seg/ct[3]/g0_b2__1_n_0
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[2]/C

Slack:                    inf
  Source:                 encoded_reg[4][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_7seg/ct[3]/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.227ns (62.985%)  route 0.133ns (37.015%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE                         0.000     0.000 r  encoded_reg[4][1]/C
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  encoded_reg[4][1]/Q
                         net (fo=7, routed)           0.133     0.261    u_7seg/ct[3]/cathode_reg[6]_0[1]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.099     0.360 r  u_7seg/ct[3]/g0_b0__1/O
                         net (fo=1, routed)           0.000     0.360    u_7seg/ct[3]/g0_b0__1_n_0
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.865     2.030    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  u_7seg/ct[3]/cathode_reg[0]/C





