/dts-v1/;

#include <dt-bindings/gpio/gpio.h>

/ {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "eth,ariane-bare-dev";
  model = "eth,ariane-bare";
  chosen {
    stdout-path = "/soc/uart@10000000:115200";
    //tick-timer =  "/cpus/cpu@0";
  };
  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <25000000>; // 25 MHz
    CPU0: cpu@0 {
      clock-frequency = <50000000>; // 50 MHz
      device_type = "cpu";
      reg = <0>;
      status = "okay";
      compatible = "eth, ariane", "riscv";
      riscv,isa = "rv64imafdch";
      mmu-type = "riscv,sv39";
      tlb-split;
      // HLIC - hart local interrupt controller
      CPU0_intc: interrupt-controller {
        #interrupt-cells = <1>;
        interrupt-controller;
        compatible = "riscv,cpu-intc";
      };
    };
  };
  memory@80000000 {
    device_type = "memory";
    reg = <0x0 0x80000000 0x0 0x40000000>;
  };
  leds {
    compatible = "gpio-leds";
    heartbeat-led0 {
      gpios = <&xlnx_gpio 0 GPIO_ACTIVE_HIGH>;
      linux,default-trigger = "heartbeat";
      retain-state-suspended;
    };
    heartbeat-led1 {
      gpios = <&xlnx_gpio 1 GPIO_ACTIVE_HIGH>;
      linux,default-trigger = "heartbeat";
      retain-state-suspended;
    };
    heartbeat-led2 {
      gpios = <&xlnx_gpio 2 GPIO_ACTIVE_HIGH>;
      linux,default-trigger = "heartbeat";
      retain-state-suspended;
    };
    heartbeat-led3 {
      gpios = <&xlnx_gpio 3 GPIO_ACTIVE_HIGH>;
      linux,default-trigger = "heartbeat";
      retain-state-suspended;
    };
    eth0_led100M {
      gpios = <&xlnx_eth_gpio 0 GPIO_ACTIVE_HIGH>;
      default-state = "off";
      linux,default-trigger = "axienet-40c00000:01:100Mbps";
    };
    eth0_led1G {
      gpios = <&xlnx_eth_gpio 1 GPIO_ACTIVE_HIGH>;
      default-state = "off";
      linux,default-trigger = "axienet-40c00000:01:1Gbps";
    };
  };
  L26: soc {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "eth,ariane-bare-soc", "simple-bus";
    ranges;
    clint@2000000 {
      compatible = "riscv,clint0";
      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
      reg = <0x0 0x2000000 0x0 0xc0000>;
      reg-names = "control";
    };
    PLIC0: interrupt-controller@c000000 {
      #address-cells = <0>;
      #interrupt-cells = <1>;
      compatible = "riscv,plic0";
      interrupt-controller;
      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
      reg = <0x0 0xc000000 0x0 0x4000000>;
      riscv,max-priority = <7>;
      riscv,ndev = <30>;
    };
    // Specifying the interrupt controller in the devicetree is not necessary.
    // Furthermore, the IRQ 65535 will cause a `hwirq 0xffff is too large` during
    // Linux boot (occured with mainline linux 5.14.0).
    //  debug-controller@0 {
    //    compatible = "riscv,debug-013";
    //    interrupts-extended = <&CPU0_intc 65535>;
    //    reg = <0x0 0x0 0x0 0x1000>;
    //    reg-names = "control";
    //  };
    uart@10000000 {
      compatible = "ns16550";
      reg = <0x0 0x10000000 0x0 0x1000>;
      clock-frequency = <50000000>;
      current-speed = <115200>;
      interrupt-parent = <&PLIC0>;
      interrupts = <1>;
      reg-shift = <2>; // regs are spaced on 32 bit boundary
      reg-io-width = <4>; // only 32-bit access are supported
    };
    timer@18000000 {
      compatible = "pulp,apb_timer";
      interrupts = <0x00000004 0x00000005 0x00000006 0x00000007>;
      reg = <0x00000000 0x18000000 0x00000000 0x00001000>;
      interrupt-parent = <&PLIC0>;
      reg-names = "control";
    };
    xps-spi@20000000 {
      compatible = "xlnx,xps-spi-2.00.b", "xlnx,xps-spi-2.00.a";
      #address-cells = <1>;
      #size-cells = <0>;
      interrupt-parent = <&PLIC0>;
      interrupts = < 2 2 >;
      reg = < 0x0 0x20000000 0x0 0x1000 >;
      xlnx,family = "zynq7";
      xlnx,fifo-exist = <0x1>;
      xlnx,num-ss-bits = <0x1>;
      xlnx,num-transfer-bits = <0x8>;
      xlnx,sck-ratio = <0x4>;

      mmc@0 {
        compatible = "mmc-spi-slot";
        reg = <0>;
        spi-max-frequency = <12500000>;
        voltage-ranges = <3300 3300>;
        disable-wp;
      };
      // mmc-slot@0 {
      //   compatible = "fsl,mpc8323rdb-mmc-slot", "mmc-spi-slot";
      //   reg = <0>;  //Chip select 0
      //   spi-max-frequency = <12500000>;
      //   voltage-ranges = <3300 3300>;
      //   //interrupts = < 2 2 >;
      //   //interrupt-parent = <&PLIC0>;
      // };
    };
    eth_xlnx_dma: dma@41e00000 {
        #dma-cells = <1>;
        axistream-connected = <&eth_xlnx_mac>;
        axistream-control-connected = <&eth_xlnx_mac>;
        clock-frequency = <50000000>;
        compatible = "xlnx,eth-dma";
        reg = <0x0 0x41e00000 0x0 0x10000>;
        xlnx,addrwidth = <0x40>;
        xlnx,include-dre;
        xlnx,num-queues = <0x1>;
        interrupt-parent = <&PLIC0>;
        // TX - RX
        interrupts = <8 9>;
    };
    eth_xlnx_mac: ethernet0@40c00000 {
        compatible = "xlnx,axi-ethernet-7.2", "xlnx,axi-ethernet-1.00.a";
        interrupts = <3>;
        clock-frequency = <50000000>;
        phy-mode = "rgmii-id";
        xlnx,rxcsum = <0x2>;
        xlnx,rxmem = <0x1000>;
        phy-handle=<&eth_xlnx_phy0>;
        local-mac-address = [00 18 3e 02 e3 7f];
        axistream-connected = <&eth_xlnx_dma>;
        axistream-control-connected = <&eth_xlnx_dma>;
        device_type = "network";
        reg = <0x0 0x40c00000 0x0 0x40000>;
        xlnx = <0x0>;
        xlnx,txcsum = <0x2>;
        xlnx,axiliteclkrate = <0x0>;
        xlnx,axisclkrate = <0x0>;
        xlnx,channel-ids = "1";
        xlnx,clockselection = <0x0>;
        xlnx,enableasyncsgmii = <0x0>;
        xlnx,gt-type = <0x0>;
        xlnx,gtinex = <0x0>;
        xlnx,gtlocation = <0x0>;
        xlnx,gtrefclksrc = <0x0>;
        xlnx,include-dre;
        xlnx,instantiatebitslice0 = <0x0>;
        xlnx,num-queues =  <0x1>;
        xlnx,phyaddr = <0x0>;
        xlnx,phyrst-board-interface-dummy-port = <0x0>;
        xlnx,rable = <0x0>;
        xlnx,rxlane0-placement = <0x0>;
        xlnx,rxlane1-placement = <0x0>;
        xlnx,rxnibblebitslice0used = <0x0>;
        xlnx,tx-in-upper-nibble = <0x1>;
        xlnx,txlane0-placement = <0x0>;
        xlnx,txlane1-placement = <0x0>;
        xlnx,versal-gt-board-flow = <0x0>;
        interrupt-parent = <&PLIC0>;
        mdio {
            #address-cells = <1>;
            #size-cells = <0>;
            eth_xlnx_phy0: ethernet-phy@1 {
                compatible = "ethernet-phy-ieee802.3-c22";
                device-type = "ethernet-phy";
                adi,rx-internal-delay-ps = <2000>;
                adi,tx-internal-delay-ps = <2000>;
                reg = <0x1>;
            };
        };
    };
    xlnx_gpio: gpio@40000000 {
      #gpio-cells = <2>;
      compatible = "xlnx,xps-gpio-1.00.a";
      gpio-controller;
      reg = <0x0 0x40000000 0x0 0x10000>;
      xlnx,all-inputs = <0x0>;
      xlnx,all-outputs = <0x1>;
      xlnx,dout-default = <0x0>;
      xlnx,gpio-width = <0x4>;
      xlnx,interrupt-present = <0x0>;
      xlnx,is-dual = <0x0>;
      xlnx,tri-default = <0xffffffff>;
    };
    xlnx_eth_gpio: gpio@40010000 {
      #gpio-cells = <2>;
      compatible = "xlnx,xps-gpio-1.00.a";
      gpio-controller;
      reg = <0x0 0x40010000 0x0 0x10000>;
      xlnx,all-inputs = <0x0>;
      xlnx,all-outputs = <0x1>;
      xlnx,dout-default = <0x0>;
      xlnx,gpio-width = <0x2>;
      xlnx,interrupt-present = <0x0>;
      xlnx,is-dual = <0x0>;
      xlnx,tri-default = <0xffffffff>;
    };
  };
};
