
*** Running vivado
    with args -log BitSlice.vds -m64 -mode batch -messageDb vivado.pb -notrace -source BitSlice.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source BitSlice.tcl -notrace
Command: synth_design -top BitSlice -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.773 ; gain = 181.164 ; free physical = 2843 ; free virtual = 4148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BitSlice' [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/sources_1/new/BitSlice.v:23]
INFO: [Synth 8-256] done synthesizing module 'BitSlice' (1#1) [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/sources_1/new/BitSlice.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.156 ; gain = 220.547 ; free physical = 2822 ; free virtual = 4129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.156 ; gain = 220.547 ; free physical = 2822 ; free virtual = 4129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'subtract'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'subtract'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[4]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[4]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[3]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/steven/Dropbox/Verilog/Homework/Assignment5/Problem2/Problem2.srcs/constrs_1/new/Problem2Const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1271.258 ; gain = 0.000 ; free physical = 2617 ; free virtual = 3974
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1999 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.262 ; gain = 440.652 ; free physical = 2606 ; free virtual = 3965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.262 ; gain = 440.652 ; free physical = 2606 ; free virtual = 3965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.262 ; gain = 440.652 ; free physical = 2606 ; free virtual = 3965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.262 ; gain = 440.652 ; free physical = 2599 ; free virtual = 3957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BitSlice 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.266 ; gain = 440.656 ; free physical = 2598 ; free virtual = 3957
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.266 ; gain = 440.656 ; free physical = 2598 ; free virtual = 3957
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.266 ; gain = 440.656 ; free physical = 2598 ; free virtual = 3957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.266 ; gain = 440.656 ; free physical = 2587 ; free virtual = 3947
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1271.266 ; gain = 440.656 ; free physical = 2587 ; free virtual = 3947

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.262 ; gain = 479.652 ; free physical = 2528 ; free virtual = 3895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1310.262 ; gain = 479.652 ; free physical = 2528 ; free virtual = 3895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2519 ; free virtual = 3887
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2519 ; free virtual = 3887

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2519 ; free virtual = 3887
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |IBUF |     3|
|3     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2518 ; free virtual = 3886
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.273 ; gain = 130.398 ; free physical = 2517 ; free virtual = 3885
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.273 ; gain = 488.664 ; free physical = 2517 ; free virtual = 3885
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 28 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1319.277 ; gain = 417.332 ; free physical = 2514 ; free virtual = 3885
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1351.293 ; gain = 0.000 ; free physical = 2513 ; free virtual = 3883
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 11:33:57 2016...
