#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct  3 14:22:02 2023
# Process ID: 88583
# Current directory: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1
# Command line: vivado -log design_1_auto_us_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_1.tcl
# Log file: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.vds
# Journal file: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.004 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
source design_1_auto_us_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/course-lab_2/hls_FIR_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_auto_us_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 88689
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 2861 ; free virtual = 4680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_top' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_axi_upsizer' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_w_upsizer' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_w_upsizer' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_a_upsizer' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_a_upsizer' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_axi_upsizer' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_top' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_26_axi_upsizer does not have driver. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_26_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_26_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[63] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[62] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[61] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[60] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[59] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[58] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[57] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[56] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[55] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[54] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[53] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[52] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[51] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[50] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[49] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[48] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[47] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[46] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[45] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[44] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[43] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[42] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[41] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[40] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[39] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[38] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[37] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[36] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[35] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[34] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[33] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[32] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[0] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rvalid in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 2606 ; free virtual = 4427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 2595 ; free virtual = 4415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 2595 ; free virtual = 4415
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 2587 ; free virtual = 4407
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.055 ; gain = 0.000 ; free physical = 2328 ; free virtual = 4148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2922.055 ; gain = 0.000 ; free physical = 2293 ; free virtual = 4113
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2251 ; free virtual = 4073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2250 ; free virtual = 4072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2246 ; free virtual = 4067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2189 ; free virtual = 4012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               62 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 19    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2187 ; free virtual = 4015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2089 ; free virtual = 3922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2059 ; free virtual = 3892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 2057 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |    18|
|3     |LUT3    |    14|
|4     |LUT4    |    14|
|5     |LUT5    |    39|
|6     |LUT6    |   159|
|7     |SRLC32E |    28|
|8     |FDRE    |   263|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.055 ; gain = 18.977 ; free physical = 1805 ; free virtual = 3638
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2922.055 ; gain = 0.000 ; free physical = 1854 ; free virtual = 3687
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2922.062 ; gain = 18.977 ; free physical = 1854 ; free virtual = 3687
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.062 ; gain = 0.000 ; free physical = 1941 ; free virtual = 3774
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.062 ; gain = 0.000 ; free physical = 1903 ; free virtual = 3736
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 88c96b62
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2922.062 ; gain = 18.984 ; free physical = 2092 ; free virtual = 3926
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_us_1, cache-ID = 3e9ab53fc4cac794
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_us_1_utilization_synth.rpt -pb design_1_auto_us_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 14:22:34 2023...
