
103c8t6_software_serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002088  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002194  08002194  00003194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021c8  080021c8  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080021c8  080021c8  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021c8  080021c8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021c8  080021c8  000031c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021cc  080021cc  000031cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080021d0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  2000000c  080021dc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  080021dc  000040f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081e0  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017f8  00000000  00000000  0000c215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  0000da10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000077f  00000000  00000000  0000e3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000167e4  00000000  00000000  0000eb47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aced  00000000  00000000  0002532b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000844b5  00000000  00000000  00030018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b44cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027f4  00000000  00000000  000b4510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000b6d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800217c 	.word	0x0800217c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	0800217c 	.word	0x0800217c

0800014c <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM3)
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	4a04      	ldr	r2, [pc, #16]	@ (800016c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800015a:	4293      	cmp	r3, r2
 800015c:	d101      	bne.n	8000162 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		SoftUartHandler();
 800015e:	f001 ff8b 	bl	8002078 <SoftUartHandler>
	}
}
 8000162:	bf00      	nop
 8000164:	3708      	adds	r7, #8
 8000166:	46bd      	mov	sp, r7
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40000400 	.word	0x40000400

08000170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000170:	b590      	push	{r4, r7, lr}
 8000172:	b087      	sub	sp, #28
 8000174:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000176:	f000 f9cd 	bl	8000514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017a:	f000 f82d 	bl	80001d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800017e:	f000 f8bd 	bl	80002fc <MX_GPIO_Init>
  MX_TIM3_Init();
 8000182:	f000 f86f 	bl	8000264 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  // 启用定时器
  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000186:	4811      	ldr	r0, [pc, #68]	@ (80001cc <main+0x5c>)
 8000188:	f001 f93a 	bl	8001400 <HAL_TIM_Base_Start_IT>
 800018c:	4603      	mov	r3, r0
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <main+0x26>
  {
    /* Starting Error */
    Error_Handler();
 8000192:	f000 f8ff 	bl	8000394 <Error_Handler>
  }

  // 初始化软UART，只配置TX引脚
  SoftUartInit(0, GPIOB, GPIO_PIN_15, NULL, 0); // RX参数设为NULL�????0，因为我们不�????要接收功�????
 8000196:	2300      	movs	r3, #0
 8000198:	9300      	str	r3, [sp, #0]
 800019a:	2300      	movs	r3, #0
 800019c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80001a0:	490b      	ldr	r1, [pc, #44]	@ (80001d0 <main+0x60>)
 80001a2:	2000      	movs	r0, #0
 80001a4:	f001 fcf0 	bl	8001b88 <SoftUartInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint8_t message[] = "Hello World!";
 80001a8:	4b0a      	ldr	r3, [pc, #40]	@ (80001d4 <main+0x64>)
 80001aa:	463c      	mov	r4, r7
 80001ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001ae:	c407      	stmia	r4!, {r0, r1, r2}
 80001b0:	7023      	strb	r3, [r4, #0]
	  SoftUartPuts(0, message, sizeof(message) - 1); // 不包括字符串末尾的空字符
 80001b2:	463b      	mov	r3, r7
 80001b4:	220c      	movs	r2, #12
 80001b6:	4619      	mov	r1, r3
 80001b8:	2000      	movs	r0, #0
 80001ba:	f001 fea3 	bl	8001f04 <SoftUartPuts>
	  HAL_Delay(1000);
 80001be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001c2:	f000 fa09 	bl	80005d8 <HAL_Delay>
  {
 80001c6:	bf00      	nop
 80001c8:	e7ee      	b.n	80001a8 <main+0x38>
 80001ca:	bf00      	nop
 80001cc:	20000028 	.word	0x20000028
 80001d0:	40010c00 	.word	0x40010c00
 80001d4:	08002194 	.word	0x08002194

080001d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b090      	sub	sp, #64	@ 0x40
 80001dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001de:	f107 0318 	add.w	r3, r7, #24
 80001e2:	2228      	movs	r2, #40	@ 0x28
 80001e4:	2100      	movs	r1, #0
 80001e6:	4618      	mov	r0, r3
 80001e8:	f001 ff9c 	bl	8002124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001ec:	1d3b      	adds	r3, r7, #4
 80001ee:	2200      	movs	r2, #0
 80001f0:	601a      	str	r2, [r3, #0]
 80001f2:	605a      	str	r2, [r3, #4]
 80001f4:	609a      	str	r2, [r3, #8]
 80001f6:	60da      	str	r2, [r3, #12]
 80001f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001fa:	2301      	movs	r3, #1
 80001fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000202:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000204:	2300      	movs	r3, #0
 8000206:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000208:	2301      	movs	r3, #1
 800020a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800020c:	2302      	movs	r3, #2
 800020e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000210:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000214:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000216:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800021a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800021c:	f107 0318 	add.w	r3, r7, #24
 8000220:	4618      	mov	r0, r3
 8000222:	f000 fcbf 	bl	8000ba4 <HAL_RCC_OscConfig>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d001      	beq.n	8000230 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800022c:	f000 f8b2 	bl	8000394 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000230:	230f      	movs	r3, #15
 8000232:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000234:	2302      	movs	r3, #2
 8000236:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000238:	2300      	movs	r3, #0
 800023a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800023c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000240:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	2102      	movs	r1, #2
 800024a:	4618      	mov	r0, r3
 800024c:	f000 ff2c 	bl	80010a8 <HAL_RCC_ClockConfig>
 8000250:	4603      	mov	r3, r0
 8000252:	2b00      	cmp	r3, #0
 8000254:	d001      	beq.n	800025a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000256:	f000 f89d 	bl	8000394 <Error_Handler>
  }
}
 800025a:	bf00      	nop
 800025c:	3740      	adds	r7, #64	@ 0x40
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
	...

08000264 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b086      	sub	sp, #24
 8000268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800026a:	f107 0308 	add.w	r3, r7, #8
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000278:	463b      	mov	r3, r7
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000280:	4b1c      	ldr	r3, [pc, #112]	@ (80002f4 <MX_TIM3_Init+0x90>)
 8000282:	4a1d      	ldr	r2, [pc, #116]	@ (80002f8 <MX_TIM3_Init+0x94>)
 8000284:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 74;
 8000286:	4b1b      	ldr	r3, [pc, #108]	@ (80002f4 <MX_TIM3_Init+0x90>)
 8000288:	224a      	movs	r2, #74	@ 0x4a
 800028a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800028c:	4b19      	ldr	r3, [pc, #100]	@ (80002f4 <MX_TIM3_Init+0x90>)
 800028e:	2200      	movs	r2, #0
 8000290:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19;
 8000292:	4b18      	ldr	r3, [pc, #96]	@ (80002f4 <MX_TIM3_Init+0x90>)
 8000294:	2213      	movs	r2, #19
 8000296:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000298:	4b16      	ldr	r3, [pc, #88]	@ (80002f4 <MX_TIM3_Init+0x90>)
 800029a:	2200      	movs	r2, #0
 800029c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800029e:	4b15      	ldr	r3, [pc, #84]	@ (80002f4 <MX_TIM3_Init+0x90>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80002a4:	4813      	ldr	r0, [pc, #76]	@ (80002f4 <MX_TIM3_Init+0x90>)
 80002a6:	f001 f85b 	bl	8001360 <HAL_TIM_Base_Init>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80002b0:	f000 f870 	bl	8000394 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80002ba:	f107 0308 	add.w	r3, r7, #8
 80002be:	4619      	mov	r1, r3
 80002c0:	480c      	ldr	r0, [pc, #48]	@ (80002f4 <MX_TIM3_Init+0x90>)
 80002c2:	f001 f9df 	bl	8001684 <HAL_TIM_ConfigClockSource>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80002cc:	f000 f862 	bl	8000394 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002d0:	2300      	movs	r3, #0
 80002d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002d4:	2300      	movs	r3, #0
 80002d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80002d8:	463b      	mov	r3, r7
 80002da:	4619      	mov	r1, r3
 80002dc:	4805      	ldr	r0, [pc, #20]	@ (80002f4 <MX_TIM3_Init+0x90>)
 80002de:	f001 fbc1 	bl	8001a64 <HAL_TIMEx_MasterConfigSynchronization>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80002e8:	f000 f854 	bl	8000394 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80002ec:	bf00      	nop
 80002ee:	3718      	adds	r7, #24
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	20000028 	.word	0x20000028
 80002f8:	40000400 	.word	0x40000400

080002fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b088      	sub	sp, #32
 8000300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	2200      	movs	r2, #0
 8000308:	601a      	str	r2, [r3, #0]
 800030a:	605a      	str	r2, [r3, #4]
 800030c:	609a      	str	r2, [r3, #8]
 800030e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000310:	4b1e      	ldr	r3, [pc, #120]	@ (800038c <MX_GPIO_Init+0x90>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	4a1d      	ldr	r2, [pc, #116]	@ (800038c <MX_GPIO_Init+0x90>)
 8000316:	f043 0320 	orr.w	r3, r3, #32
 800031a:	6193      	str	r3, [r2, #24]
 800031c:	4b1b      	ldr	r3, [pc, #108]	@ (800038c <MX_GPIO_Init+0x90>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	f003 0320 	and.w	r3, r3, #32
 8000324:	60fb      	str	r3, [r7, #12]
 8000326:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000328:	4b18      	ldr	r3, [pc, #96]	@ (800038c <MX_GPIO_Init+0x90>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	4a17      	ldr	r2, [pc, #92]	@ (800038c <MX_GPIO_Init+0x90>)
 800032e:	f043 0308 	orr.w	r3, r3, #8
 8000332:	6193      	str	r3, [r2, #24]
 8000334:	4b15      	ldr	r3, [pc, #84]	@ (800038c <MX_GPIO_Init+0x90>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	f003 0308 	and.w	r3, r3, #8
 800033c:	60bb      	str	r3, [r7, #8]
 800033e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000340:	4b12      	ldr	r3, [pc, #72]	@ (800038c <MX_GPIO_Init+0x90>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a11      	ldr	r2, [pc, #68]	@ (800038c <MX_GPIO_Init+0x90>)
 8000346:	f043 0304 	orr.w	r3, r3, #4
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <MX_GPIO_Init+0x90>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0304 	and.w	r3, r3, #4
 8000354:	607b      	str	r3, [r7, #4]
 8000356:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800035e:	480c      	ldr	r0, [pc, #48]	@ (8000390 <MX_GPIO_Init+0x94>)
 8000360:	f000 fc07 	bl	8000b72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000364:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800036a:	2301      	movs	r3, #1
 800036c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	2300      	movs	r3, #0
 8000370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000372:	2302      	movs	r3, #2
 8000374:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000376:	f107 0310 	add.w	r3, r7, #16
 800037a:	4619      	mov	r1, r3
 800037c:	4804      	ldr	r0, [pc, #16]	@ (8000390 <MX_GPIO_Init+0x94>)
 800037e:	f000 fa5d 	bl	800083c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000382:	bf00      	nop
 8000384:	3720      	adds	r7, #32
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	40021000 	.word	0x40021000
 8000390:	40010c00 	.word	0x40010c00

08000394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000398:	b672      	cpsid	i
}
 800039a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800039c:	bf00      	nop
 800039e:	e7fd      	b.n	800039c <Error_Handler+0x8>

080003a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003a6:	4b15      	ldr	r3, [pc, #84]	@ (80003fc <HAL_MspInit+0x5c>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	4a14      	ldr	r2, [pc, #80]	@ (80003fc <HAL_MspInit+0x5c>)
 80003ac:	f043 0301 	orr.w	r3, r3, #1
 80003b0:	6193      	str	r3, [r2, #24]
 80003b2:	4b12      	ldr	r3, [pc, #72]	@ (80003fc <HAL_MspInit+0x5c>)
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f003 0301 	and.w	r3, r3, #1
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003be:	4b0f      	ldr	r3, [pc, #60]	@ (80003fc <HAL_MspInit+0x5c>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	4a0e      	ldr	r2, [pc, #56]	@ (80003fc <HAL_MspInit+0x5c>)
 80003c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003c8:	61d3      	str	r3, [r2, #28]
 80003ca:	4b0c      	ldr	r3, [pc, #48]	@ (80003fc <HAL_MspInit+0x5c>)
 80003cc:	69db      	ldr	r3, [r3, #28]
 80003ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000400 <HAL_MspInit+0x60>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003ea:	60fb      	str	r3, [r7, #12]
 80003ec:	4a04      	ldr	r2, [pc, #16]	@ (8000400 <HAL_MspInit+0x60>)
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003f2:	bf00      	nop
 80003f4:	3714      	adds	r7, #20
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010000 	.word	0x40010000

08000404 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a0d      	ldr	r2, [pc, #52]	@ (8000448 <HAL_TIM_Base_MspInit+0x44>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d113      	bne.n	800043e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000416:	4b0d      	ldr	r3, [pc, #52]	@ (800044c <HAL_TIM_Base_MspInit+0x48>)
 8000418:	69db      	ldr	r3, [r3, #28]
 800041a:	4a0c      	ldr	r2, [pc, #48]	@ (800044c <HAL_TIM_Base_MspInit+0x48>)
 800041c:	f043 0302 	orr.w	r3, r3, #2
 8000420:	61d3      	str	r3, [r2, #28]
 8000422:	4b0a      	ldr	r3, [pc, #40]	@ (800044c <HAL_TIM_Base_MspInit+0x48>)
 8000424:	69db      	ldr	r3, [r3, #28]
 8000426:	f003 0302 	and.w	r3, r3, #2
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800042e:	2200      	movs	r2, #0
 8000430:	2100      	movs	r1, #0
 8000432:	201d      	movs	r0, #29
 8000434:	f000 f9cb 	bl	80007ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000438:	201d      	movs	r0, #29
 800043a:	f000 f9e4 	bl	8000806 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800043e:	bf00      	nop
 8000440:	3710      	adds	r7, #16
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	40000400 	.word	0x40000400
 800044c:	40021000 	.word	0x40021000

08000450 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <NMI_Handler+0x4>

08000458 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <HardFault_Handler+0x4>

08000460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000464:	bf00      	nop
 8000466:	e7fd      	b.n	8000464 <MemManage_Handler+0x4>

08000468 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800046c:	bf00      	nop
 800046e:	e7fd      	b.n	800046c <BusFault_Handler+0x4>

08000470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000474:	bf00      	nop
 8000476:	e7fd      	b.n	8000474 <UsageFault_Handler+0x4>

08000478 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr

08000484 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000488:	bf00      	nop
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr

08000490 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004a0:	f000 f87e 	bl	80005a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}

080004a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80004ac:	4802      	ldr	r0, [pc, #8]	@ (80004b8 <TIM3_IRQHandler+0x10>)
 80004ae:	f000 fff9 	bl	80014a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	20000028 	.word	0x20000028

080004bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004c8:	f7ff fff8 	bl	80004bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004cc:	480b      	ldr	r0, [pc, #44]	@ (80004fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004ce:	490c      	ldr	r1, [pc, #48]	@ (8000500 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000504 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d4:	e002      	b.n	80004dc <LoopCopyDataInit>

080004d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004da:	3304      	adds	r3, #4

080004dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004e0:	d3f9      	bcc.n	80004d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004e2:	4a09      	ldr	r2, [pc, #36]	@ (8000508 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004e4:	4c09      	ldr	r4, [pc, #36]	@ (800050c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e8:	e001      	b.n	80004ee <LoopFillZerobss>

080004ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ec:	3204      	adds	r2, #4

080004ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004f0:	d3fb      	bcc.n	80004ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004f2:	f001 fe1f 	bl	8002134 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004f6:	f7ff fe3b 	bl	8000170 <main>
  bx lr
 80004fa:	4770      	bx	lr
  ldr r0, =_sdata
 80004fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000500:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000504:	080021d0 	.word	0x080021d0
  ldr r2, =_sbss
 8000508:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800050c:	200000f8 	.word	0x200000f8

08000510 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000510:	e7fe      	b.n	8000510 <ADC1_2_IRQHandler>
	...

08000514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000518:	4b08      	ldr	r3, [pc, #32]	@ (800053c <HAL_Init+0x28>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a07      	ldr	r2, [pc, #28]	@ (800053c <HAL_Init+0x28>)
 800051e:	f043 0310 	orr.w	r3, r3, #16
 8000522:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000524:	2003      	movs	r0, #3
 8000526:	f000 f947 	bl	80007b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800052a:	200f      	movs	r0, #15
 800052c:	f000 f808 	bl	8000540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000530:	f7ff ff36 	bl	80003a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000534:	2300      	movs	r3, #0
}
 8000536:	4618      	mov	r0, r3
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40022000 	.word	0x40022000

08000540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000548:	4b12      	ldr	r3, [pc, #72]	@ (8000594 <HAL_InitTick+0x54>)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <HAL_InitTick+0x58>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	4619      	mov	r1, r3
 8000552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000556:	fbb3 f3f1 	udiv	r3, r3, r1
 800055a:	fbb2 f3f3 	udiv	r3, r2, r3
 800055e:	4618      	mov	r0, r3
 8000560:	f000 f95f 	bl	8000822 <HAL_SYSTICK_Config>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800056a:	2301      	movs	r3, #1
 800056c:	e00e      	b.n	800058c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2b0f      	cmp	r3, #15
 8000572:	d80a      	bhi.n	800058a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000574:	2200      	movs	r2, #0
 8000576:	6879      	ldr	r1, [r7, #4]
 8000578:	f04f 30ff 	mov.w	r0, #4294967295
 800057c:	f000 f927 	bl	80007ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000580:	4a06      	ldr	r2, [pc, #24]	@ (800059c <HAL_InitTick+0x5c>)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	e000      	b.n	800058c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800058a:	2301      	movs	r3, #1
}
 800058c:	4618      	mov	r0, r3
 800058e:	3708      	adds	r7, #8
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000000 	.word	0x20000000
 8000598:	20000008 	.word	0x20000008
 800059c:	20000004 	.word	0x20000004

080005a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005a4:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <HAL_IncTick+0x1c>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	461a      	mov	r2, r3
 80005aa:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <HAL_IncTick+0x20>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4413      	add	r3, r2
 80005b0:	4a03      	ldr	r2, [pc, #12]	@ (80005c0 <HAL_IncTick+0x20>)
 80005b2:	6013      	str	r3, [r2, #0]
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000070 	.word	0x20000070

080005c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  return uwTick;
 80005c8:	4b02      	ldr	r3, [pc, #8]	@ (80005d4 <HAL_GetTick+0x10>)
 80005ca:	681b      	ldr	r3, [r3, #0]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	20000070 	.word	0x20000070

080005d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005e0:	f7ff fff0 	bl	80005c4 <HAL_GetTick>
 80005e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005f0:	d005      	beq.n	80005fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005f2:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <HAL_Delay+0x44>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	461a      	mov	r2, r3
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4413      	add	r3, r2
 80005fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005fe:	bf00      	nop
 8000600:	f7ff ffe0 	bl	80005c4 <HAL_GetTick>
 8000604:	4602      	mov	r2, r0
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	1ad3      	subs	r3, r2, r3
 800060a:	68fa      	ldr	r2, [r7, #12]
 800060c:	429a      	cmp	r2, r3
 800060e:	d8f7      	bhi.n	8000600 <HAL_Delay+0x28>
  {
  }
}
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000008 	.word	0x20000008

08000620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f003 0307 	and.w	r3, r3, #7
 800062e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <__NVIC_SetPriorityGrouping+0x44>)
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800063c:	4013      	ands	r3, r2
 800063e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800064c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000652:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <__NVIC_SetPriorityGrouping+0x44>)
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	60d3      	str	r3, [r2, #12]
}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	bc80      	pop	{r7}
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800066c:	4b04      	ldr	r3, [pc, #16]	@ (8000680 <__NVIC_GetPriorityGrouping+0x18>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	0a1b      	lsrs	r3, r3, #8
 8000672:	f003 0307 	and.w	r3, r3, #7
}
 8000676:	4618      	mov	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800068e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000692:	2b00      	cmp	r3, #0
 8000694:	db0b      	blt.n	80006ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	f003 021f 	and.w	r2, r3, #31
 800069c:	4906      	ldr	r1, [pc, #24]	@ (80006b8 <__NVIC_EnableIRQ+0x34>)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	095b      	lsrs	r3, r3, #5
 80006a4:	2001      	movs	r0, #1
 80006a6:	fa00 f202 	lsl.w	r2, r0, r2
 80006aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100

080006bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	6039      	str	r1, [r7, #0]
 80006c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	db0a      	blt.n	80006e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	490c      	ldr	r1, [pc, #48]	@ (8000708 <__NVIC_SetPriority+0x4c>)
 80006d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006da:	0112      	lsls	r2, r2, #4
 80006dc:	b2d2      	uxtb	r2, r2
 80006de:	440b      	add	r3, r1
 80006e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006e4:	e00a      	b.n	80006fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	b2da      	uxtb	r2, r3
 80006ea:	4908      	ldr	r1, [pc, #32]	@ (800070c <__NVIC_SetPriority+0x50>)
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	f003 030f 	and.w	r3, r3, #15
 80006f2:	3b04      	subs	r3, #4
 80006f4:	0112      	lsls	r2, r2, #4
 80006f6:	b2d2      	uxtb	r2, r2
 80006f8:	440b      	add	r3, r1
 80006fa:	761a      	strb	r2, [r3, #24]
}
 80006fc:	bf00      	nop
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e100 	.word	0xe000e100
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000710:	b480      	push	{r7}
 8000712:	b089      	sub	sp, #36	@ 0x24
 8000714:	af00      	add	r7, sp, #0
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	f003 0307 	and.w	r3, r3, #7
 8000722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000724:	69fb      	ldr	r3, [r7, #28]
 8000726:	f1c3 0307 	rsb	r3, r3, #7
 800072a:	2b04      	cmp	r3, #4
 800072c:	bf28      	it	cs
 800072e:	2304      	movcs	r3, #4
 8000730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	3304      	adds	r3, #4
 8000736:	2b06      	cmp	r3, #6
 8000738:	d902      	bls.n	8000740 <NVIC_EncodePriority+0x30>
 800073a:	69fb      	ldr	r3, [r7, #28]
 800073c:	3b03      	subs	r3, #3
 800073e:	e000      	b.n	8000742 <NVIC_EncodePriority+0x32>
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000744:	f04f 32ff 	mov.w	r2, #4294967295
 8000748:	69bb      	ldr	r3, [r7, #24]
 800074a:	fa02 f303 	lsl.w	r3, r2, r3
 800074e:	43da      	mvns	r2, r3
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	401a      	ands	r2, r3
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000758:	f04f 31ff 	mov.w	r1, #4294967295
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	fa01 f303 	lsl.w	r3, r1, r3
 8000762:	43d9      	mvns	r1, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000768:	4313      	orrs	r3, r2
         );
}
 800076a:	4618      	mov	r0, r3
 800076c:	3724      	adds	r7, #36	@ 0x24
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	3b01      	subs	r3, #1
 8000780:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000784:	d301      	bcc.n	800078a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000786:	2301      	movs	r3, #1
 8000788:	e00f      	b.n	80007aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800078a:	4a0a      	ldr	r2, [pc, #40]	@ (80007b4 <SysTick_Config+0x40>)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3b01      	subs	r3, #1
 8000790:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000792:	210f      	movs	r1, #15
 8000794:	f04f 30ff 	mov.w	r0, #4294967295
 8000798:	f7ff ff90 	bl	80006bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800079c:	4b05      	ldr	r3, [pc, #20]	@ (80007b4 <SysTick_Config+0x40>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007a2:	4b04      	ldr	r3, [pc, #16]	@ (80007b4 <SysTick_Config+0x40>)
 80007a4:	2207      	movs	r2, #7
 80007a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007a8:	2300      	movs	r3, #0
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	e000e010 	.word	0xe000e010

080007b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007c0:	6878      	ldr	r0, [r7, #4]
 80007c2:	f7ff ff2d 	bl	8000620 <__NVIC_SetPriorityGrouping>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b086      	sub	sp, #24
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	60b9      	str	r1, [r7, #8]
 80007d8:	607a      	str	r2, [r7, #4]
 80007da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007e0:	f7ff ff42 	bl	8000668 <__NVIC_GetPriorityGrouping>
 80007e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	68b9      	ldr	r1, [r7, #8]
 80007ea:	6978      	ldr	r0, [r7, #20]
 80007ec:	f7ff ff90 	bl	8000710 <NVIC_EncodePriority>
 80007f0:	4602      	mov	r2, r0
 80007f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007f6:	4611      	mov	r1, r2
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff5f 	bl	80006bc <__NVIC_SetPriority>
}
 80007fe:	bf00      	nop
 8000800:	3718      	adds	r7, #24
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
 800080c:	4603      	mov	r3, r0
 800080e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff ff35 	bl	8000684 <__NVIC_EnableIRQ>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff ffa2 	bl	8000774 <SysTick_Config>
 8000830:	4603      	mov	r3, r0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800083c:	b480      	push	{r7}
 800083e:	b08b      	sub	sp, #44	@ 0x2c
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000846:	2300      	movs	r3, #0
 8000848:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800084a:	2300      	movs	r3, #0
 800084c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800084e:	e169      	b.n	8000b24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000850:	2201      	movs	r2, #1
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	69fa      	ldr	r2, [r7, #28]
 8000860:	4013      	ands	r3, r2
 8000862:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000864:	69ba      	ldr	r2, [r7, #24]
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	429a      	cmp	r2, r3
 800086a:	f040 8158 	bne.w	8000b1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	4a9a      	ldr	r2, [pc, #616]	@ (8000adc <HAL_GPIO_Init+0x2a0>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d05e      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000878:	4a98      	ldr	r2, [pc, #608]	@ (8000adc <HAL_GPIO_Init+0x2a0>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d875      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 800087e:	4a98      	ldr	r2, [pc, #608]	@ (8000ae0 <HAL_GPIO_Init+0x2a4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d058      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000884:	4a96      	ldr	r2, [pc, #600]	@ (8000ae0 <HAL_GPIO_Init+0x2a4>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d86f      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 800088a:	4a96      	ldr	r2, [pc, #600]	@ (8000ae4 <HAL_GPIO_Init+0x2a8>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d052      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 8000890:	4a94      	ldr	r2, [pc, #592]	@ (8000ae4 <HAL_GPIO_Init+0x2a8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d869      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 8000896:	4a94      	ldr	r2, [pc, #592]	@ (8000ae8 <HAL_GPIO_Init+0x2ac>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d04c      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 800089c:	4a92      	ldr	r2, [pc, #584]	@ (8000ae8 <HAL_GPIO_Init+0x2ac>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d863      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008a2:	4a92      	ldr	r2, [pc, #584]	@ (8000aec <HAL_GPIO_Init+0x2b0>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d046      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
 80008a8:	4a90      	ldr	r2, [pc, #576]	@ (8000aec <HAL_GPIO_Init+0x2b0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d85d      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008ae:	2b12      	cmp	r3, #18
 80008b0:	d82a      	bhi.n	8000908 <HAL_GPIO_Init+0xcc>
 80008b2:	2b12      	cmp	r3, #18
 80008b4:	d859      	bhi.n	800096a <HAL_GPIO_Init+0x12e>
 80008b6:	a201      	add	r2, pc, #4	@ (adr r2, 80008bc <HAL_GPIO_Init+0x80>)
 80008b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008bc:	08000937 	.word	0x08000937
 80008c0:	08000911 	.word	0x08000911
 80008c4:	08000923 	.word	0x08000923
 80008c8:	08000965 	.word	0x08000965
 80008cc:	0800096b 	.word	0x0800096b
 80008d0:	0800096b 	.word	0x0800096b
 80008d4:	0800096b 	.word	0x0800096b
 80008d8:	0800096b 	.word	0x0800096b
 80008dc:	0800096b 	.word	0x0800096b
 80008e0:	0800096b 	.word	0x0800096b
 80008e4:	0800096b 	.word	0x0800096b
 80008e8:	0800096b 	.word	0x0800096b
 80008ec:	0800096b 	.word	0x0800096b
 80008f0:	0800096b 	.word	0x0800096b
 80008f4:	0800096b 	.word	0x0800096b
 80008f8:	0800096b 	.word	0x0800096b
 80008fc:	0800096b 	.word	0x0800096b
 8000900:	08000919 	.word	0x08000919
 8000904:	0800092d 	.word	0x0800092d
 8000908:	4a79      	ldr	r2, [pc, #484]	@ (8000af0 <HAL_GPIO_Init+0x2b4>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d013      	beq.n	8000936 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800090e:	e02c      	b.n	800096a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	623b      	str	r3, [r7, #32]
          break;
 8000916:	e029      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	3304      	adds	r3, #4
 800091e:	623b      	str	r3, [r7, #32]
          break;
 8000920:	e024      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	68db      	ldr	r3, [r3, #12]
 8000926:	3308      	adds	r3, #8
 8000928:	623b      	str	r3, [r7, #32]
          break;
 800092a:	e01f      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	330c      	adds	r3, #12
 8000932:	623b      	str	r3, [r7, #32]
          break;
 8000934:	e01a      	b.n	800096c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d102      	bne.n	8000944 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093e:	2304      	movs	r3, #4
 8000940:	623b      	str	r3, [r7, #32]
          break;
 8000942:	e013      	b.n	800096c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d105      	bne.n	8000958 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800094c:	2308      	movs	r3, #8
 800094e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	69fa      	ldr	r2, [r7, #28]
 8000954:	611a      	str	r2, [r3, #16]
          break;
 8000956:	e009      	b.n	800096c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000958:	2308      	movs	r3, #8
 800095a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	615a      	str	r2, [r3, #20]
          break;
 8000962:	e003      	b.n	800096c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
          break;
 8000968:	e000      	b.n	800096c <HAL_GPIO_Init+0x130>
          break;
 800096a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	2bff      	cmp	r3, #255	@ 0xff
 8000970:	d801      	bhi.n	8000976 <HAL_GPIO_Init+0x13a>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	e001      	b.n	800097a <HAL_GPIO_Init+0x13e>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	3304      	adds	r3, #4
 800097a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	2bff      	cmp	r3, #255	@ 0xff
 8000980:	d802      	bhi.n	8000988 <HAL_GPIO_Init+0x14c>
 8000982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	e002      	b.n	800098e <HAL_GPIO_Init+0x152>
 8000988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098a:	3b08      	subs	r3, #8
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	210f      	movs	r1, #15
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	fa01 f303 	lsl.w	r3, r1, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	401a      	ands	r2, r3
 80009a0:	6a39      	ldr	r1, [r7, #32]
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	fa01 f303 	lsl.w	r3, r1, r3
 80009a8:	431a      	orrs	r2, r3
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	f000 80b1 	beq.w	8000b1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009bc:	4b4d      	ldr	r3, [pc, #308]	@ (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	4a4c      	ldr	r2, [pc, #304]	@ (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6193      	str	r3, [r2, #24]
 80009c8:	4b4a      	ldr	r3, [pc, #296]	@ (8000af4 <HAL_GPIO_Init+0x2b8>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009d4:	4a48      	ldr	r2, [pc, #288]	@ (8000af8 <HAL_GPIO_Init+0x2bc>)
 80009d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d8:	089b      	lsrs	r3, r3, #2
 80009da:	3302      	adds	r3, #2
 80009dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e4:	f003 0303 	and.w	r3, r3, #3
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	220f      	movs	r2, #15
 80009ec:	fa02 f303 	lsl.w	r3, r2, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	4013      	ands	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a40      	ldr	r2, [pc, #256]	@ (8000afc <HAL_GPIO_Init+0x2c0>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d013      	beq.n	8000a28 <HAL_GPIO_Init+0x1ec>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a3f      	ldr	r2, [pc, #252]	@ (8000b00 <HAL_GPIO_Init+0x2c4>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d00d      	beq.n	8000a24 <HAL_GPIO_Init+0x1e8>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a3e      	ldr	r2, [pc, #248]	@ (8000b04 <HAL_GPIO_Init+0x2c8>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d007      	beq.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a3d      	ldr	r2, [pc, #244]	@ (8000b08 <HAL_GPIO_Init+0x2cc>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d101      	bne.n	8000a1c <HAL_GPIO_Init+0x1e0>
 8000a18:	2303      	movs	r3, #3
 8000a1a:	e006      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	e004      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a20:	2302      	movs	r3, #2
 8000a22:	e002      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a24:	2301      	movs	r3, #1
 8000a26:	e000      	b.n	8000a2a <HAL_GPIO_Init+0x1ee>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a2c:	f002 0203 	and.w	r2, r2, #3
 8000a30:	0092      	lsls	r2, r2, #2
 8000a32:	4093      	lsls	r3, r2
 8000a34:	68fa      	ldr	r2, [r7, #12]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a3a:	492f      	ldr	r1, [pc, #188]	@ (8000af8 <HAL_GPIO_Init+0x2bc>)
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3e:	089b      	lsrs	r3, r3, #2
 8000a40:	3302      	adds	r3, #2
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d006      	beq.n	8000a62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a54:	4b2d      	ldr	r3, [pc, #180]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a56:	689a      	ldr	r2, [r3, #8]
 8000a58:	492c      	ldr	r1, [pc, #176]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	608b      	str	r3, [r1, #8]
 8000a60:	e006      	b.n	8000a70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a62:	4b2a      	ldr	r3, [pc, #168]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a64:	689a      	ldr	r2, [r3, #8]
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	4928      	ldr	r1, [pc, #160]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d006      	beq.n	8000a8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a7c:	4b23      	ldr	r3, [pc, #140]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a7e:	68da      	ldr	r2, [r3, #12]
 8000a80:	4922      	ldr	r1, [pc, #136]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	60cb      	str	r3, [r1, #12]
 8000a88:	e006      	b.n	8000a98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a8c:	68da      	ldr	r2, [r3, #12]
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	43db      	mvns	r3, r3
 8000a92:	491e      	ldr	r1, [pc, #120]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000a94:	4013      	ands	r3, r2
 8000a96:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d006      	beq.n	8000ab2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa4:	4b19      	ldr	r3, [pc, #100]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000aa6:	685a      	ldr	r2, [r3, #4]
 8000aa8:	4918      	ldr	r1, [pc, #96]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	604b      	str	r3, [r1, #4]
 8000ab0:	e006      	b.n	8000ac0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ab2:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	4914      	ldr	r1, [pc, #80]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000abc:	4013      	ands	r3, r2
 8000abe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d021      	beq.n	8000b10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000acc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	490e      	ldr	r1, [pc, #56]	@ (8000b0c <HAL_GPIO_Init+0x2d0>)
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	600b      	str	r3, [r1, #0]
 8000ad8:	e021      	b.n	8000b1e <HAL_GPIO_Init+0x2e2>
 8000ada:	bf00      	nop
 8000adc:	10320000 	.word	0x10320000
 8000ae0:	10310000 	.word	0x10310000
 8000ae4:	10220000 	.word	0x10220000
 8000ae8:	10210000 	.word	0x10210000
 8000aec:	10120000 	.word	0x10120000
 8000af0:	10110000 	.word	0x10110000
 8000af4:	40021000 	.word	0x40021000
 8000af8:	40010000 	.word	0x40010000
 8000afc:	40010800 	.word	0x40010800
 8000b00:	40010c00 	.word	0x40010c00
 8000b04:	40011000 	.word	0x40011000
 8000b08:	40011400 	.word	0x40011400
 8000b0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b10:	4b0b      	ldr	r3, [pc, #44]	@ (8000b40 <HAL_GPIO_Init+0x304>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	43db      	mvns	r3, r3
 8000b18:	4909      	ldr	r1, [pc, #36]	@ (8000b40 <HAL_GPIO_Init+0x304>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b20:	3301      	adds	r3, #1
 8000b22:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f47f ae8e 	bne.w	8000850 <HAL_GPIO_Init+0x14>
  }
}
 8000b34:	bf00      	nop
 8000b36:	bf00      	nop
 8000b38:	372c      	adds	r7, #44	@ 0x2c
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	40010400 	.word	0x40010400

08000b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	689a      	ldr	r2, [r3, #8]
 8000b54:	887b      	ldrh	r3, [r7, #2]
 8000b56:	4013      	ands	r3, r2
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	e001      	b.n	8000b66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b62:	2300      	movs	r3, #0
 8000b64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr

08000b72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	807b      	strh	r3, [r7, #2]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b82:	787b      	ldrb	r3, [r7, #1]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b88:	887a      	ldrh	r2, [r7, #2]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b8e:	e003      	b.n	8000b98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	041a      	lsls	r2, r3, #16
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	611a      	str	r2, [r3, #16]
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e272      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f000 8087 	beq.w	8000cd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bc4:	4b92      	ldr	r3, [pc, #584]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f003 030c 	and.w	r3, r3, #12
 8000bcc:	2b04      	cmp	r3, #4
 8000bce:	d00c      	beq.n	8000bea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bd0:	4b8f      	ldr	r3, [pc, #572]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f003 030c 	and.w	r3, r3, #12
 8000bd8:	2b08      	cmp	r3, #8
 8000bda:	d112      	bne.n	8000c02 <HAL_RCC_OscConfig+0x5e>
 8000bdc:	4b8c      	ldr	r3, [pc, #560]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000be8:	d10b      	bne.n	8000c02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bea:	4b89      	ldr	r3, [pc, #548]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d06c      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x12c>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d168      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e24c      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c0a:	d106      	bne.n	8000c1a <HAL_RCC_OscConfig+0x76>
 8000c0c:	4b80      	ldr	r3, [pc, #512]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a7f      	ldr	r2, [pc, #508]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	e02e      	b.n	8000c78 <HAL_RCC_OscConfig+0xd4>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d10c      	bne.n	8000c3c <HAL_RCC_OscConfig+0x98>
 8000c22:	4b7b      	ldr	r3, [pc, #492]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a7a      	ldr	r2, [pc, #488]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c2c:	6013      	str	r3, [r2, #0]
 8000c2e:	4b78      	ldr	r3, [pc, #480]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a77      	ldr	r2, [pc, #476]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c38:	6013      	str	r3, [r2, #0]
 8000c3a:	e01d      	b.n	8000c78 <HAL_RCC_OscConfig+0xd4>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c44:	d10c      	bne.n	8000c60 <HAL_RCC_OscConfig+0xbc>
 8000c46:	4b72      	ldr	r3, [pc, #456]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a71      	ldr	r2, [pc, #452]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c50:	6013      	str	r3, [r2, #0]
 8000c52:	4b6f      	ldr	r3, [pc, #444]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a6e      	ldr	r2, [pc, #440]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e00b      	b.n	8000c78 <HAL_RCC_OscConfig+0xd4>
 8000c60:	4b6b      	ldr	r3, [pc, #428]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a6a      	ldr	r2, [pc, #424]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c6a:	6013      	str	r3, [r2, #0]
 8000c6c:	4b68      	ldr	r3, [pc, #416]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a67      	ldr	r2, [pc, #412]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d013      	beq.n	8000ca8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c80:	f7ff fca0 	bl	80005c4 <HAL_GetTick>
 8000c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c86:	e008      	b.n	8000c9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c88:	f7ff fc9c 	bl	80005c4 <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b64      	cmp	r3, #100	@ 0x64
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e200      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c9a:	4b5d      	ldr	r3, [pc, #372]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d0f0      	beq.n	8000c88 <HAL_RCC_OscConfig+0xe4>
 8000ca6:	e014      	b.n	8000cd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fc8c 	bl	80005c4 <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb0:	f7ff fc88 	bl	80005c4 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b64      	cmp	r3, #100	@ 0x64
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e1ec      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc2:	4b53      	ldr	r3, [pc, #332]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1f0      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x10c>
 8000cce:	e000      	b.n	8000cd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d063      	beq.n	8000da6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cde:	4b4c      	ldr	r3, [pc, #304]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00b      	beq.n	8000d02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cea:	4b49      	ldr	r3, [pc, #292]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f003 030c 	and.w	r3, r3, #12
 8000cf2:	2b08      	cmp	r3, #8
 8000cf4:	d11c      	bne.n	8000d30 <HAL_RCC_OscConfig+0x18c>
 8000cf6:	4b46      	ldr	r3, [pc, #280]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d116      	bne.n	8000d30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d02:	4b43      	ldr	r3, [pc, #268]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d005      	beq.n	8000d1a <HAL_RCC_OscConfig+0x176>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d001      	beq.n	8000d1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e1c0      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d1a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	4939      	ldr	r1, [pc, #228]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d2e:	e03a      	b.n	8000da6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	691b      	ldr	r3, [r3, #16]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d020      	beq.n	8000d7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d38:	4b36      	ldr	r3, [pc, #216]	@ (8000e14 <HAL_RCC_OscConfig+0x270>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fc41 	bl	80005c4 <HAL_GetTick>
 8000d42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d44:	e008      	b.n	8000d58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d46:	f7ff fc3d 	bl	80005c4 <HAL_GetTick>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d901      	bls.n	8000d58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e1a1      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d58:	4b2d      	ldr	r3, [pc, #180]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0302 	and.w	r3, r3, #2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0f0      	beq.n	8000d46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	4b2a      	ldr	r3, [pc, #168]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	695b      	ldr	r3, [r3, #20]
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	4927      	ldr	r1, [pc, #156]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	4313      	orrs	r3, r2
 8000d76:	600b      	str	r3, [r1, #0]
 8000d78:	e015      	b.n	8000da6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d7a:	4b26      	ldr	r3, [pc, #152]	@ (8000e14 <HAL_RCC_OscConfig+0x270>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fc20 	bl	80005c4 <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d88:	f7ff fc1c 	bl	80005c4 <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e180      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1f0      	bne.n	8000d88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0308 	and.w	r3, r3, #8
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d03a      	beq.n	8000e28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d019      	beq.n	8000dee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dba:	4b17      	ldr	r3, [pc, #92]	@ (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc0:	f7ff fc00 	bl	80005c4 <HAL_GetTick>
 8000dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fbfc 	bl	80005c4 <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e160      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dda:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0f0      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000de6:	2001      	movs	r0, #1
 8000de8:	f000 fa9c 	bl	8001324 <RCC_Delay>
 8000dec:	e01c      	b.n	8000e28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dee:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <HAL_RCC_OscConfig+0x274>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df4:	f7ff fbe6 	bl	80005c4 <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dfa:	e00f      	b.n	8000e1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dfc:	f7ff fbe2 	bl	80005c4 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b02      	cmp	r3, #2
 8000e08:	d908      	bls.n	8000e1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e146      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000
 8000e14:	42420000 	.word	0x42420000
 8000e18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e1c:	4b92      	ldr	r3, [pc, #584]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e20:	f003 0302 	and.w	r3, r3, #2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1e9      	bne.n	8000dfc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 0304 	and.w	r3, r3, #4
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f000 80a6 	beq.w	8000f82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e36:	2300      	movs	r3, #0
 8000e38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e3a:	4b8b      	ldr	r3, [pc, #556]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d10d      	bne.n	8000e62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b88      	ldr	r3, [pc, #544]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4a87      	ldr	r2, [pc, #540]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	61d3      	str	r3, [r2, #28]
 8000e52:	4b85      	ldr	r3, [pc, #532]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e62:	4b82      	ldr	r3, [pc, #520]	@ (800106c <HAL_RCC_OscConfig+0x4c8>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d118      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e6e:	4b7f      	ldr	r3, [pc, #508]	@ (800106c <HAL_RCC_OscConfig+0x4c8>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a7e      	ldr	r2, [pc, #504]	@ (800106c <HAL_RCC_OscConfig+0x4c8>)
 8000e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e7a:	f7ff fba3 	bl	80005c4 <HAL_GetTick>
 8000e7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e82:	f7ff fb9f 	bl	80005c4 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b64      	cmp	r3, #100	@ 0x64
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e103      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e94:	4b75      	ldr	r3, [pc, #468]	@ (800106c <HAL_RCC_OscConfig+0x4c8>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0f0      	beq.n	8000e82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d106      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x312>
 8000ea8:	4b6f      	ldr	r3, [pc, #444]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	4a6e      	ldr	r2, [pc, #440]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	6213      	str	r3, [r2, #32]
 8000eb4:	e02d      	b.n	8000f12 <HAL_RCC_OscConfig+0x36e>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	68db      	ldr	r3, [r3, #12]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d10c      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x334>
 8000ebe:	4b6a      	ldr	r3, [pc, #424]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ec0:	6a1b      	ldr	r3, [r3, #32]
 8000ec2:	4a69      	ldr	r2, [pc, #420]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ec4:	f023 0301 	bic.w	r3, r3, #1
 8000ec8:	6213      	str	r3, [r2, #32]
 8000eca:	4b67      	ldr	r3, [pc, #412]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ecc:	6a1b      	ldr	r3, [r3, #32]
 8000ece:	4a66      	ldr	r2, [pc, #408]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	f023 0304 	bic.w	r3, r3, #4
 8000ed4:	6213      	str	r3, [r2, #32]
 8000ed6:	e01c      	b.n	8000f12 <HAL_RCC_OscConfig+0x36e>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	2b05      	cmp	r3, #5
 8000ede:	d10c      	bne.n	8000efa <HAL_RCC_OscConfig+0x356>
 8000ee0:	4b61      	ldr	r3, [pc, #388]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ee2:	6a1b      	ldr	r3, [r3, #32]
 8000ee4:	4a60      	ldr	r2, [pc, #384]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ee6:	f043 0304 	orr.w	r3, r3, #4
 8000eea:	6213      	str	r3, [r2, #32]
 8000eec:	4b5e      	ldr	r3, [pc, #376]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000eee:	6a1b      	ldr	r3, [r3, #32]
 8000ef0:	4a5d      	ldr	r2, [pc, #372]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6213      	str	r3, [r2, #32]
 8000ef8:	e00b      	b.n	8000f12 <HAL_RCC_OscConfig+0x36e>
 8000efa:	4b5b      	ldr	r3, [pc, #364]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000efc:	6a1b      	ldr	r3, [r3, #32]
 8000efe:	4a5a      	ldr	r2, [pc, #360]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f00:	f023 0301 	bic.w	r3, r3, #1
 8000f04:	6213      	str	r3, [r2, #32]
 8000f06:	4b58      	ldr	r3, [pc, #352]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	6a1b      	ldr	r3, [r3, #32]
 8000f0a:	4a57      	ldr	r2, [pc, #348]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	f023 0304 	bic.w	r3, r3, #4
 8000f10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d015      	beq.n	8000f46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1a:	f7ff fb53 	bl	80005c4 <HAL_GetTick>
 8000f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f20:	e00a      	b.n	8000f38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f22:	f7ff fb4f 	bl	80005c4 <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e0b1      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f38:	4b4b      	ldr	r3, [pc, #300]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d0ee      	beq.n	8000f22 <HAL_RCC_OscConfig+0x37e>
 8000f44:	e014      	b.n	8000f70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f46:	f7ff fb3d 	bl	80005c4 <HAL_GetTick>
 8000f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f4c:	e00a      	b.n	8000f64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f4e:	f7ff fb39 	bl	80005c4 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e09b      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f64:	4b40      	ldr	r3, [pc, #256]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1ee      	bne.n	8000f4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d105      	bne.n	8000f82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f76:	4b3c      	ldr	r3, [pc, #240]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a3b      	ldr	r2, [pc, #236]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f000 8087 	beq.w	800109a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f8c:	4b36      	ldr	r3, [pc, #216]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 030c 	and.w	r3, r3, #12
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d061      	beq.n	800105c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d146      	bne.n	800102e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fa0:	4b33      	ldr	r3, [pc, #204]	@ (8001070 <HAL_RCC_OscConfig+0x4cc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa6:	f7ff fb0d 	bl	80005c4 <HAL_GetTick>
 8000faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fac:	e008      	b.n	8000fc0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fae:	f7ff fb09 	bl	80005c4 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e06d      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc0:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d1f0      	bne.n	8000fae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fd4:	d108      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fd6:	4b24      	ldr	r3, [pc, #144]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	4921      	ldr	r1, [pc, #132]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a19      	ldr	r1, [r3, #32]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff8:	430b      	orrs	r3, r1
 8000ffa:	491b      	ldr	r1, [pc, #108]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001000:	4b1b      	ldr	r3, [pc, #108]	@ (8001070 <HAL_RCC_OscConfig+0x4cc>)
 8001002:	2201      	movs	r2, #1
 8001004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001006:	f7ff fadd 	bl	80005c4 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800100e:	f7ff fad9 	bl	80005c4 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e03d      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001020:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d0f0      	beq.n	800100e <HAL_RCC_OscConfig+0x46a>
 800102c:	e035      	b.n	800109a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <HAL_RCC_OscConfig+0x4cc>)
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001034:	f7ff fac6 	bl	80005c4 <HAL_GetTick>
 8001038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800103a:	e008      	b.n	800104e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800103c:	f7ff fac2 	bl	80005c4 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d901      	bls.n	800104e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800104a:	2303      	movs	r3, #3
 800104c:	e026      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <HAL_RCC_OscConfig+0x4c4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f0      	bne.n	800103c <HAL_RCC_OscConfig+0x498>
 800105a:	e01e      	b.n	800109a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d107      	bne.n	8001074 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e019      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
 8001068:	40021000 	.word	0x40021000
 800106c:	40007000 	.word	0x40007000
 8001070:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <HAL_RCC_OscConfig+0x500>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6a1b      	ldr	r3, [r3, #32]
 8001084:	429a      	cmp	r2, r3
 8001086:	d106      	bne.n	8001096 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001092:	429a      	cmp	r2, r3
 8001094:	d001      	beq.n	800109a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e000      	b.n	800109c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800109a:	2300      	movs	r3, #0
}
 800109c:	4618      	mov	r0, r3
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40021000 	.word	0x40021000

080010a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d101      	bne.n	80010bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e0d0      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0307 	and.w	r3, r3, #7
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d910      	bls.n	80010ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ca:	4b67      	ldr	r3, [pc, #412]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f023 0207 	bic.w	r2, r3, #7
 80010d2:	4965      	ldr	r1, [pc, #404]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010da:	4b63      	ldr	r3, [pc, #396]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d001      	beq.n	80010ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e0b8      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d020      	beq.n	800113a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001104:	4b59      	ldr	r3, [pc, #356]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	4a58      	ldr	r2, [pc, #352]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 800110a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800110e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0308 	and.w	r3, r3, #8
 8001118:	2b00      	cmp	r3, #0
 800111a:	d005      	beq.n	8001128 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800111c:	4b53      	ldr	r3, [pc, #332]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	4a52      	ldr	r2, [pc, #328]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001126:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001128:	4b50      	ldr	r3, [pc, #320]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	494d      	ldr	r1, [pc, #308]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	4313      	orrs	r3, r2
 8001138:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b00      	cmp	r3, #0
 8001144:	d040      	beq.n	80011c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114e:	4b47      	ldr	r3, [pc, #284]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d115      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e07f      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d107      	bne.n	8001176 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001166:	4b41      	ldr	r3, [pc, #260]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d109      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e073      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001176:	4b3d      	ldr	r3, [pc, #244]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e06b      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001186:	4b39      	ldr	r3, [pc, #228]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f023 0203 	bic.w	r2, r3, #3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	4936      	ldr	r1, [pc, #216]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001194:	4313      	orrs	r3, r2
 8001196:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001198:	f7ff fa14 	bl	80005c4 <HAL_GetTick>
 800119c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119e:	e00a      	b.n	80011b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a0:	f7ff fa10 	bl	80005c4 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e053      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011b6:	4b2d      	ldr	r3, [pc, #180]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f003 020c 	and.w	r2, r3, #12
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d1eb      	bne.n	80011a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011c8:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d210      	bcs.n	80011f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011d6:	4b24      	ldr	r3, [pc, #144]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 0207 	bic.w	r2, r3, #7
 80011de:	4922      	ldr	r1, [pc, #136]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011e6:	4b20      	ldr	r3, [pc, #128]	@ (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d001      	beq.n	80011f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e032      	b.n	800125e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0304 	and.w	r3, r3, #4
 8001200:	2b00      	cmp	r3, #0
 8001202:	d008      	beq.n	8001216 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001204:	4b19      	ldr	r3, [pc, #100]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	4916      	ldr	r1, [pc, #88]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001212:	4313      	orrs	r3, r2
 8001214:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0308 	and.w	r3, r3, #8
 800121e:	2b00      	cmp	r3, #0
 8001220:	d009      	beq.n	8001236 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001222:	4b12      	ldr	r3, [pc, #72]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691b      	ldr	r3, [r3, #16]
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	490e      	ldr	r1, [pc, #56]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001232:	4313      	orrs	r3, r2
 8001234:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001236:	f000 f821 	bl	800127c <HAL_RCC_GetSysClockFreq>
 800123a:	4602      	mov	r2, r0
 800123c:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	091b      	lsrs	r3, r3, #4
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	490a      	ldr	r1, [pc, #40]	@ (8001270 <HAL_RCC_ClockConfig+0x1c8>)
 8001248:	5ccb      	ldrb	r3, [r1, r3]
 800124a:	fa22 f303 	lsr.w	r3, r2, r3
 800124e:	4a09      	ldr	r2, [pc, #36]	@ (8001274 <HAL_RCC_ClockConfig+0x1cc>)
 8001250:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_RCC_ClockConfig+0x1d0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f972 	bl	8000540 <HAL_InitTick>

  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40022000 	.word	0x40022000
 800126c:	40021000 	.word	0x40021000
 8001270:	080021a4 	.word	0x080021a4
 8001274:	20000000 	.word	0x20000000
 8001278:	20000004 	.word	0x20000004

0800127c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800127c:	b480      	push	{r7}
 800127e:	b087      	sub	sp, #28
 8001280:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	2300      	movs	r3, #0
 8001288:	60bb      	str	r3, [r7, #8]
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	2300      	movs	r3, #0
 8001290:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001296:	4b1e      	ldr	r3, [pc, #120]	@ (8001310 <HAL_RCC_GetSysClockFreq+0x94>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 030c 	and.w	r3, r3, #12
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d002      	beq.n	80012ac <HAL_RCC_GetSysClockFreq+0x30>
 80012a6:	2b08      	cmp	r3, #8
 80012a8:	d003      	beq.n	80012b2 <HAL_RCC_GetSysClockFreq+0x36>
 80012aa:	e027      	b.n	80012fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012ac:	4b19      	ldr	r3, [pc, #100]	@ (8001314 <HAL_RCC_GetSysClockFreq+0x98>)
 80012ae:	613b      	str	r3, [r7, #16]
      break;
 80012b0:	e027      	b.n	8001302 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	0c9b      	lsrs	r3, r3, #18
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	4a17      	ldr	r2, [pc, #92]	@ (8001318 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d010      	beq.n	80012ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012ca:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <HAL_RCC_GetSysClockFreq+0x94>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	0c5b      	lsrs	r3, r3, #17
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	4a11      	ldr	r2, [pc, #68]	@ (800131c <HAL_RCC_GetSysClockFreq+0xa0>)
 80012d6:	5cd3      	ldrb	r3, [r2, r3]
 80012d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <HAL_RCC_GetSysClockFreq+0x98>)
 80012de:	fb03 f202 	mul.w	r2, r3, r2
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	e004      	b.n	80012f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001320 <HAL_RCC_GetSysClockFreq+0xa4>)
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
 80012f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	613b      	str	r3, [r7, #16]
      break;
 80012fa:	e002      	b.n	8001302 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012fc:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <HAL_RCC_GetSysClockFreq+0x98>)
 80012fe:	613b      	str	r3, [r7, #16]
      break;
 8001300:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001302:	693b      	ldr	r3, [r7, #16]
}
 8001304:	4618      	mov	r0, r3
 8001306:	371c      	adds	r7, #28
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000
 8001314:	007a1200 	.word	0x007a1200
 8001318:	080021b4 	.word	0x080021b4
 800131c:	080021c4 	.word	0x080021c4
 8001320:	003d0900 	.word	0x003d0900

08001324 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800132c:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <RCC_Delay+0x34>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <RCC_Delay+0x38>)
 8001332:	fba2 2303 	umull	r2, r3, r2, r3
 8001336:	0a5b      	lsrs	r3, r3, #9
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	fb02 f303 	mul.w	r3, r2, r3
 800133e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001340:	bf00      	nop
  }
  while (Delay --);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	1e5a      	subs	r2, r3, #1
 8001346:	60fa      	str	r2, [r7, #12]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1f9      	bne.n	8001340 <RCC_Delay+0x1c>
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr
 8001358:	20000000 	.word	0x20000000
 800135c:	10624dd3 	.word	0x10624dd3

08001360 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e041      	b.n	80013f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d106      	bne.n	800138c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff f83c 	bl	8000404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2202      	movs	r2, #2
 8001390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3304      	adds	r3, #4
 800139c:	4619      	mov	r1, r3
 800139e:	4610      	mov	r0, r2
 80013a0:	f000 fa5c 	bl	800185c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2201      	movs	r2, #1
 80013b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2201      	movs	r2, #1
 80013c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2201      	movs	r2, #1
 80013c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2201      	movs	r2, #1
 80013d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2201      	movs	r2, #1
 80013d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2201      	movs	r2, #1
 80013e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b01      	cmp	r3, #1
 8001412:	d001      	beq.n	8001418 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e03a      	b.n	800148e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2202      	movs	r2, #2
 800141c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68da      	ldr	r2, [r3, #12]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 0201 	orr.w	r2, r2, #1
 800142e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a18      	ldr	r2, [pc, #96]	@ (8001498 <HAL_TIM_Base_Start_IT+0x98>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d00e      	beq.n	8001458 <HAL_TIM_Base_Start_IT+0x58>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001442:	d009      	beq.n	8001458 <HAL_TIM_Base_Start_IT+0x58>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a14      	ldr	r2, [pc, #80]	@ (800149c <HAL_TIM_Base_Start_IT+0x9c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d004      	beq.n	8001458 <HAL_TIM_Base_Start_IT+0x58>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a13      	ldr	r2, [pc, #76]	@ (80014a0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d111      	bne.n	800147c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2b06      	cmp	r3, #6
 8001468:	d010      	beq.n	800148c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f042 0201 	orr.w	r2, r2, #1
 8001478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800147a:	e007      	b.n	800148c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0201 	orr.w	r2, r2, #1
 800148a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	40012c00 	.word	0x40012c00
 800149c:	40000400 	.word	0x40000400
 80014a0:	40000800 	.word	0x40000800

080014a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d020      	beq.n	8001508 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d01b      	beq.n	8001508 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f06f 0202 	mvn.w	r2, #2
 80014d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2201      	movs	r2, #1
 80014de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f000 f998 	bl	8001824 <HAL_TIM_IC_CaptureCallback>
 80014f4:	e005      	b.n	8001502 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f000 f98b 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f000 f99a 	bl	8001836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	2b00      	cmp	r3, #0
 8001510:	d020      	beq.n	8001554 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d01b      	beq.n	8001554 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f06f 0204 	mvn.w	r2, #4
 8001524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2202      	movs	r2, #2
 800152a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001536:	2b00      	cmp	r3, #0
 8001538:	d003      	beq.n	8001542 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 f972 	bl	8001824 <HAL_TIM_IC_CaptureCallback>
 8001540:	e005      	b.n	800154e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f000 f965 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f974 	bl	8001836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	2b00      	cmp	r3, #0
 800155c:	d020      	beq.n	80015a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	2b00      	cmp	r3, #0
 8001566:	d01b      	beq.n	80015a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f06f 0208 	mvn.w	r2, #8
 8001570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2204      	movs	r2, #4
 8001576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 f94c 	bl	8001824 <HAL_TIM_IC_CaptureCallback>
 800158c:	e005      	b.n	800159a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f93f 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 f94e 	bl	8001836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d020      	beq.n	80015ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f003 0310 	and.w	r3, r3, #16
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d01b      	beq.n	80015ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f06f 0210 	mvn.w	r2, #16
 80015bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2208      	movs	r2, #8
 80015c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f926 	bl	8001824 <HAL_TIM_IC_CaptureCallback>
 80015d8:	e005      	b.n	80015e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 f919 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f928 	bl	8001836 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00c      	beq.n	8001610 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d007      	beq.n	8001610 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f06f 0201 	mvn.w	r2, #1
 8001608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7fe fd9e 	bl	800014c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00c      	beq.n	8001634 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001620:	2b00      	cmp	r3, #0
 8001622:	d007      	beq.n	8001634 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800162c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 fa7f 	bl	8001b32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00c      	beq.n	8001658 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001644:	2b00      	cmp	r3, #0
 8001646:	d007      	beq.n	8001658 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 f8f8 	bl	8001848 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	f003 0320 	and.w	r3, r3, #32
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00c      	beq.n	800167c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f003 0320 	and.w	r3, r3, #32
 8001668:	2b00      	cmp	r3, #0
 800166a:	d007      	beq.n	800167c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f06f 0220 	mvn.w	r2, #32
 8001674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 fa52 	bl	8001b20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001698:	2b01      	cmp	r3, #1
 800169a:	d101      	bne.n	80016a0 <HAL_TIM_ConfigClockSource+0x1c>
 800169c:	2302      	movs	r3, #2
 800169e:	e0b4      	b.n	800180a <HAL_TIM_ConfigClockSource+0x186>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2202      	movs	r2, #2
 80016ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80016be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80016c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68ba      	ldr	r2, [r7, #8]
 80016ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016d8:	d03e      	beq.n	8001758 <HAL_TIM_ConfigClockSource+0xd4>
 80016da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016de:	f200 8087 	bhi.w	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 80016e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016e6:	f000 8086 	beq.w	80017f6 <HAL_TIM_ConfigClockSource+0x172>
 80016ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016ee:	d87f      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 80016f0:	2b70      	cmp	r3, #112	@ 0x70
 80016f2:	d01a      	beq.n	800172a <HAL_TIM_ConfigClockSource+0xa6>
 80016f4:	2b70      	cmp	r3, #112	@ 0x70
 80016f6:	d87b      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 80016f8:	2b60      	cmp	r3, #96	@ 0x60
 80016fa:	d050      	beq.n	800179e <HAL_TIM_ConfigClockSource+0x11a>
 80016fc:	2b60      	cmp	r3, #96	@ 0x60
 80016fe:	d877      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001700:	2b50      	cmp	r3, #80	@ 0x50
 8001702:	d03c      	beq.n	800177e <HAL_TIM_ConfigClockSource+0xfa>
 8001704:	2b50      	cmp	r3, #80	@ 0x50
 8001706:	d873      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001708:	2b40      	cmp	r3, #64	@ 0x40
 800170a:	d058      	beq.n	80017be <HAL_TIM_ConfigClockSource+0x13a>
 800170c:	2b40      	cmp	r3, #64	@ 0x40
 800170e:	d86f      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001710:	2b30      	cmp	r3, #48	@ 0x30
 8001712:	d064      	beq.n	80017de <HAL_TIM_ConfigClockSource+0x15a>
 8001714:	2b30      	cmp	r3, #48	@ 0x30
 8001716:	d86b      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001718:	2b20      	cmp	r3, #32
 800171a:	d060      	beq.n	80017de <HAL_TIM_ConfigClockSource+0x15a>
 800171c:	2b20      	cmp	r3, #32
 800171e:	d867      	bhi.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001720:	2b00      	cmp	r3, #0
 8001722:	d05c      	beq.n	80017de <HAL_TIM_ConfigClockSource+0x15a>
 8001724:	2b10      	cmp	r3, #16
 8001726:	d05a      	beq.n	80017de <HAL_TIM_ConfigClockSource+0x15a>
 8001728:	e062      	b.n	80017f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800173a:	f000 f974 	bl	8001a26 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800174c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	609a      	str	r2, [r3, #8]
      break;
 8001756:	e04f      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001768:	f000 f95d 	bl	8001a26 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800177a:	609a      	str	r2, [r3, #8]
      break;
 800177c:	e03c      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800178a:	461a      	mov	r2, r3
 800178c:	f000 f8d4 	bl	8001938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2150      	movs	r1, #80	@ 0x50
 8001796:	4618      	mov	r0, r3
 8001798:	f000 f92b 	bl	80019f2 <TIM_ITRx_SetConfig>
      break;
 800179c:	e02c      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017aa:	461a      	mov	r2, r3
 80017ac:	f000 f8f2 	bl	8001994 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2160      	movs	r1, #96	@ 0x60
 80017b6:	4618      	mov	r0, r3
 80017b8:	f000 f91b 	bl	80019f2 <TIM_ITRx_SetConfig>
      break;
 80017bc:	e01c      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80017ca:	461a      	mov	r2, r3
 80017cc:	f000 f8b4 	bl	8001938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2140      	movs	r1, #64	@ 0x40
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 f90b 	bl	80019f2 <TIM_ITRx_SetConfig>
      break;
 80017dc:	e00c      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4619      	mov	r1, r3
 80017e8:	4610      	mov	r0, r2
 80017ea:	f000 f902 	bl	80019f2 <TIM_ITRx_SetConfig>
      break;
 80017ee:	e003      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	73fb      	strb	r3, [r7, #15]
      break;
 80017f4:	e000      	b.n	80017f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80017f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001808:	7bfb      	ldrb	r3, [r7, #15]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr

08001836 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr

08001848 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
	...

0800185c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a2f      	ldr	r2, [pc, #188]	@ (800192c <TIM_Base_SetConfig+0xd0>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00b      	beq.n	800188c <TIM_Base_SetConfig+0x30>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800187a:	d007      	beq.n	800188c <TIM_Base_SetConfig+0x30>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a2c      	ldr	r2, [pc, #176]	@ (8001930 <TIM_Base_SetConfig+0xd4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d003      	beq.n	800188c <TIM_Base_SetConfig+0x30>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a2b      	ldr	r2, [pc, #172]	@ (8001934 <TIM_Base_SetConfig+0xd8>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d108      	bne.n	800189e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	4313      	orrs	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a22      	ldr	r2, [pc, #136]	@ (800192c <TIM_Base_SetConfig+0xd0>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d00b      	beq.n	80018be <TIM_Base_SetConfig+0x62>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018ac:	d007      	beq.n	80018be <TIM_Base_SetConfig+0x62>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001930 <TIM_Base_SetConfig+0xd4>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d003      	beq.n	80018be <TIM_Base_SetConfig+0x62>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001934 <TIM_Base_SetConfig+0xd8>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d108      	bne.n	80018d0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	4313      	orrs	r3, r2
 80018dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a0d      	ldr	r2, [pc, #52]	@ (800192c <TIM_Base_SetConfig+0xd0>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d103      	bne.n	8001904 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	691a      	ldr	r2, [r3, #16]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2201      	movs	r2, #1
 8001908:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	691b      	ldr	r3, [r3, #16]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	f023 0201 	bic.w	r2, r3, #1
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	611a      	str	r2, [r3, #16]
  }
}
 8001922:	bf00      	nop
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	40012c00 	.word	0x40012c00
 8001930:	40000400 	.word	0x40000400
 8001934:	40000800 	.word	0x40000800

08001938 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001938:	b480      	push	{r7}
 800193a:	b087      	sub	sp, #28
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6a1b      	ldr	r3, [r3, #32]
 800194e:	f023 0201 	bic.w	r2, r3, #1
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f023 030a 	bic.w	r3, r3, #10
 8001974:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	4313      	orrs	r3, r2
 800197c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	621a      	str	r2, [r3, #32]
}
 800198a:	bf00      	nop
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6a1b      	ldr	r3, [r3, #32]
 80019a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	f023 0210 	bic.w	r2, r3, #16
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80019be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	031b      	lsls	r3, r3, #12
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80019d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	011b      	lsls	r3, r3, #4
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	4313      	orrs	r3, r2
 80019da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	621a      	str	r2, [r3, #32]
}
 80019e8:	bf00      	nop
 80019ea:	371c      	adds	r7, #28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr

080019f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b085      	sub	sp, #20
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
 80019fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	f043 0307 	orr.w	r3, r3, #7
 8001a14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	609a      	str	r2, [r3, #8]
}
 8001a1c:	bf00      	nop
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b087      	sub	sp, #28
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	60f8      	str	r0, [r7, #12]
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001a40:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	021a      	lsls	r2, r3, #8
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	697a      	ldr	r2, [r7, #20]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	609a      	str	r2, [r3, #8]
}
 8001a5a:	bf00      	nop
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d101      	bne.n	8001a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e046      	b.n	8001b0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2202      	movs	r2, #2
 8001a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001aa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a16      	ldr	r2, [pc, #88]	@ (8001b14 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d00e      	beq.n	8001ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac8:	d009      	beq.n	8001ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a12      	ldr	r2, [pc, #72]	@ (8001b18 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d004      	beq.n	8001ade <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a10      	ldr	r2, [pc, #64]	@ (8001b1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d10c      	bne.n	8001af8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ae4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	68ba      	ldr	r2, [r7, #8]
 8001af6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	40012c00 	.word	0x40012c00
 8001b18:	40000400 	.word	0x40000400
 8001b1c:	40000800 	.word	0x40000800

08001b20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <SoftUartGpioReadPin>:
// Parity var
static uint8_t DV,PCount;

// Read RX single Pin Value
GPIO_PinState SoftUartGpioReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx,GPIO_Pin);
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	4619      	mov	r1, r3
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7fe fff5 	bl	8000b44 <HAL_GPIO_ReadPin>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <SoftUartGpioWritePin>:

// Write TX single Pin Value
void SoftUartGpioWritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	807b      	strh	r3, [r7, #2]
 8001b70:	4613      	mov	r3, r2
 8001b72:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx,GPIO_Pin,PinState);
 8001b74:	787a      	ldrb	r2, [r7, #1]
 8001b76:	887b      	ldrh	r3, [r7, #2]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7fe fff9 	bl	8000b72 <HAL_GPIO_WritePin>
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <SoftUartInit>:

// Initial Soft Uart
SoftUartState_E SoftUartInit(uint8_t SoftUartNumber,GPIO_TypeDef *TxPort,uint16_t TxPin,GPIO_TypeDef *RxPort,uint16_t RxPin)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	4603      	mov	r3, r0
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	4613      	mov	r3, r2
 8001b98:	81bb      	strh	r3, [r7, #12]
	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <SoftUartInit+0x1c>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e07c      	b.n	8001c9e <SoftUartInit+0x116>

	SUart[SoftUartNumber].TxNComplated=0;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	4a40      	ldr	r2, [pc, #256]	@ (8001ca8 <SoftUartInit+0x120>)
 8001ba8:	015b      	lsls	r3, r3, #5
 8001baa:	4413      	add	r3, r2
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].RxBitCounter=0;
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bb4:	015b      	lsls	r3, r3, #5
 8001bb6:	4413      	add	r3, r2
 8001bb8:	3306      	adds	r3, #6
 8001bba:	2200      	movs	r2, #0
 8001bbc:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxBitShift=0;
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	4a39      	ldr	r2, [pc, #228]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bc2:	015b      	lsls	r3, r3, #5
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3305      	adds	r3, #5
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxIndex=0;
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	4a36      	ldr	r2, [pc, #216]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bd0:	015b      	lsls	r3, r3, #5
 8001bd2:	4413      	add	r3, r2
 8001bd4:	3309      	adds	r3, #9
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxEnable=0;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
 8001bdc:	4a32      	ldr	r2, [pc, #200]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bde:	015b      	lsls	r3, r3, #5
 8001be0:	4413      	add	r3, r2
 8001be2:	3301      	adds	r3, #1
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxEnable=0;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
 8001bea:	4a2f      	ldr	r2, [pc, #188]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bec:	015b      	lsls	r3, r3, #5
 8001bee:	4413      	add	r3, r2
 8001bf0:	3302      	adds	r3, #2
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxBitCounter=0;
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
 8001bf8:	4a2b      	ldr	r2, [pc, #172]	@ (8001ca8 <SoftUartInit+0x120>)
 8001bfa:	015b      	lsls	r3, r3, #5
 8001bfc:	4413      	add	r3, r2
 8001bfe:	3304      	adds	r3, #4
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxBitShift=0;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	4a28      	ldr	r2, [pc, #160]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c08:	015b      	lsls	r3, r3, #5
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3303      	adds	r3, #3
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxIndex=0;
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	4a24      	ldr	r2, [pc, #144]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c16:	015b      	lsls	r3, r3, #5
 8001c18:	4413      	add	r3, r2
 8001c1a:	3307      	adds	r3, #7
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxSize=0;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	4a21      	ldr	r2, [pc, #132]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c24:	015b      	lsls	r3, r3, #5
 8001c26:	4413      	add	r3, r2
 8001c28:	3308      	adds	r3, #8
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].Buffer=&SUBuffer[SoftUartNumber];
 8001c2e:	7bfa      	ldrb	r2, [r7, #15]
 8001c30:	7bf9      	ldrb	r1, [r7, #15]
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	015b      	lsls	r3, r3, #5
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cac <SoftUartInit+0x124>)
 8001c3c:	441a      	add	r2, r3
 8001c3e:	481a      	ldr	r0, [pc, #104]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c40:	014b      	lsls	r3, r1, #5
 8001c42:	4403      	add	r3, r0
 8001c44:	330c      	adds	r3, #12
 8001c46:	601a      	str	r2, [r3, #0]

	SUart[SoftUartNumber].RxPort=RxPort;
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c4c:	015b      	lsls	r3, r3, #5
 8001c4e:	4413      	add	r3, r2
 8001c50:	3318      	adds	r3, #24
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	601a      	str	r2, [r3, #0]
	SUart[SoftUartNumber].RxPin=RxPin;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	4a13      	ldr	r2, [pc, #76]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c5a:	015b      	lsls	r3, r3, #5
 8001c5c:	4413      	add	r3, r2
 8001c5e:	331c      	adds	r3, #28
 8001c60:	8b3a      	ldrh	r2, [r7, #24]
 8001c62:	801a      	strh	r2, [r3, #0]

	SUart[SoftUartNumber].TxPort=TxPort;
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	4a10      	ldr	r2, [pc, #64]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c68:	015b      	lsls	r3, r3, #5
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3310      	adds	r3, #16
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	601a      	str	r2, [r3, #0]
	SUart[SoftUartNumber].TxPin=TxPin;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c76:	015b      	lsls	r3, r3, #5
 8001c78:	4413      	add	r3, r2
 8001c7a:	3314      	adds	r3, #20
 8001c7c:	89ba      	ldrh	r2, [r7, #12]
 8001c7e:	801a      	strh	r2, [r3, #0]

	SUart[SoftUartNumber].RxTimingFlag=0;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
 8001c82:	4a09      	ldr	r2, [pc, #36]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c84:	015b      	lsls	r3, r3, #5
 8001c86:	4413      	add	r3, r2
 8001c88:	331e      	adds	r3, #30
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxBitOffset=0;
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	4a05      	ldr	r2, [pc, #20]	@ (8001ca8 <SoftUartInit+0x120>)
 8001c92:	015b      	lsls	r3, r3, #5
 8001c94:	4413      	add	r3, r2
 8001c96:	331f      	adds	r3, #31
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]

	return SoftUart_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr
 8001ca8:	20000074 	.word	0x20000074
 8001cac:	20000094 	.word	0x20000094

08001cb0 <SoftUartTransmitBit>:

// Send one bit to TX pin
void SoftUartTransmitBit(SoftUart_S *SU,uint8_t Bit0_1)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	70fb      	strb	r3, [r7, #3]
	SoftUartGpioWritePin(SU->TxPort,SU->TxPin,(GPIO_PinState)Bit0_1);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6918      	ldr	r0, [r3, #16]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	8a9b      	ldrh	r3, [r3, #20]
 8001cc4:	78fa      	ldrb	r2, [r7, #3]
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7ff ff4c 	bl	8001b64 <SoftUartGpioWritePin>
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <SoftUartTxProcess>:
	return SoftUart_OK;
}

// Soft Uart Transmit Data Process
void SoftUartTxProcess(SoftUart_S *SU)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
	if(SU->TxEnable)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	785b      	ldrb	r3, [r3, #1]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 8090 	beq.w	8001e06 <SoftUartTxProcess+0x132>
	{
		// Start
		if(SU->TxBitCounter==0)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	791b      	ldrb	r3, [r3, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d113      	bne.n	8001d16 <SoftUartTxProcess+0x42>
		{
			SU->TxNComplated=1;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	701a      	strb	r2, [r3, #0]
			SU->TxBitShift=0;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	70da      	strb	r2, [r3, #3]
			SoftUartTransmitBit(SU,0);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff ffd7 	bl	8001cb0 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	791b      	ldrb	r3, [r3, #4]
 8001d06:	3301      	adds	r3, #1
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	711a      	strb	r2, [r3, #4]
			PCount=0;
 8001d0e:	4b40      	ldr	r3, [pc, #256]	@ (8001e10 <SoftUartTxProcess+0x13c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
				SU->TxNComplated=0;
				SU->TxEnable=0;
			}
		}
	}
}
 8001d14:	e077      	b.n	8001e06 <SoftUartTxProcess+0x132>
		else if(SU->TxBitCounter<(SoftUart_DATA_LEN+1))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	791b      	ldrb	r3, [r3, #4]
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d82c      	bhi.n	8001d78 <SoftUartTxProcess+0xa4>
			DV=((SU->Buffer->Tx[SU->TxIndex])>>(SU->TxBitShift))&0x01;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	79d2      	ldrb	r2, [r2, #7]
 8001d26:	5c9b      	ldrb	r3, [r3, r2]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	78db      	ldrb	r3, [r3, #3]
 8001d2e:	fa42 f303 	asr.w	r3, r2, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	4b36      	ldr	r3, [pc, #216]	@ (8001e14 <SoftUartTxProcess+0x140>)
 8001d3c:	701a      	strb	r2, [r3, #0]
			SoftUartTransmitBit(SU,DV);
 8001d3e:	4b35      	ldr	r3, [pc, #212]	@ (8001e14 <SoftUartTxProcess+0x140>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	4619      	mov	r1, r3
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ffb3 	bl	8001cb0 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	791b      	ldrb	r3, [r3, #4]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	711a      	strb	r2, [r3, #4]
			SU->TxBitShift++;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	78db      	ldrb	r3, [r3, #3]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	70da      	strb	r2, [r3, #3]
			if(DV)PCount++;
 8001d62:	4b2c      	ldr	r3, [pc, #176]	@ (8001e14 <SoftUartTxProcess+0x140>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d04d      	beq.n	8001e06 <SoftUartTxProcess+0x132>
 8001d6a:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <SoftUartTxProcess+0x13c>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4b27      	ldr	r3, [pc, #156]	@ (8001e10 <SoftUartTxProcess+0x13c>)
 8001d74:	701a      	strb	r2, [r3, #0]
}
 8001d76:	e046      	b.n	8001e06 <SoftUartTxProcess+0x132>
		else if(SU->TxBitCounter<SoftUart_IDEF_LEN_C1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	791b      	ldrb	r3, [r3, #4]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d813      	bhi.n	8001da8 <SoftUartTxProcess+0xd4>
			DV=PCount%2;
 8001d80:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <SoftUartTxProcess+0x13c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <SoftUartTxProcess+0x140>)
 8001d8c:	701a      	strb	r2, [r3, #0]
			SoftUartTransmitBit(SU,DV);
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <SoftUartTxProcess+0x140>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	4619      	mov	r1, r3
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff ff8b 	bl	8001cb0 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	791b      	ldrb	r3, [r3, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	711a      	strb	r2, [r3, #4]
}
 8001da6:	e02e      	b.n	8001e06 <SoftUartTxProcess+0x132>
		else if(SU->TxBitCounter<SoftUart_IDEF_LEN_C2)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	791b      	ldrb	r3, [r3, #4]
 8001dac:	2b09      	cmp	r3, #9
 8001dae:	d80a      	bhi.n	8001dc6 <SoftUartTxProcess+0xf2>
			SoftUartTransmitBit(SU,1);
 8001db0:	2101      	movs	r1, #1
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ff7c 	bl	8001cb0 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	791b      	ldrb	r3, [r3, #4]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	711a      	strb	r2, [r3, #4]
}
 8001dc4:	e01f      	b.n	8001e06 <SoftUartTxProcess+0x132>
		else if(SU->TxBitCounter==SoftUart_IDEF_LEN_C2)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	791b      	ldrb	r3, [r3, #4]
 8001dca:	2b0a      	cmp	r3, #10
 8001dcc:	d11b      	bne.n	8001e06 <SoftUartTxProcess+0x132>
			SU->TxBitCounter=0;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	711a      	strb	r2, [r3, #4]
			SU->TxIndex++;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	79db      	ldrb	r3, [r3, #7]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	71da      	strb	r2, [r3, #7]
			if(SU->TxSize > SU->TxIndex)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	7a1a      	ldrb	r2, [r3, #8]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	79db      	ldrb	r3, [r3, #7]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d906      	bls.n	8001dfa <SoftUartTxProcess+0x126>
				SU->TxNComplated=1;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	705a      	strb	r2, [r3, #1]
}
 8001df8:	e005      	b.n	8001e06 <SoftUartTxProcess+0x132>
				SU->TxNComplated=0;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=0;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	705a      	strb	r2, [r3, #1]
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200000f6 	.word	0x200000f6
 8001e14:	200000f5 	.word	0x200000f5

08001e18 <SoftUartRxDataBitProcess>:

// Soft Uart Receive Data Process
void SoftUartRxDataBitProcess(SoftUart_S *SU,uint8_t B0_1)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	460b      	mov	r3, r1
 8001e22:	70fb      	strb	r3, [r7, #3]
	if(SU->RxEnable)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	789b      	ldrb	r3, [r3, #2]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d067      	beq.n	8001efc <SoftUartRxDataBitProcess+0xe4>
	{
		// Start
		if(SU->RxBitCounter==0)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	799b      	ldrb	r3, [r3, #6]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d114      	bne.n	8001e5e <SoftUartRxDataBitProcess+0x46>
		{
			// Start Bit is 0
			if(B0_1)return;
 8001e34:	78fb      	ldrb	r3, [r7, #3]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d15f      	bne.n	8001efa <SoftUartRxDataBitProcess+0xe2>

			SU->RxBitShift=0;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	715a      	strb	r2, [r3, #5]
			SU->RxBitCounter++;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	799b      	ldrb	r3, [r3, #6]
 8001e44:	3301      	adds	r3, #1
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	719a      	strb	r2, [r3, #6]
			SU->Buffer->Rx[SU->RxIndex]=0;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	7a52      	ldrb	r2, [r2, #9]
 8001e54:	4413      	add	r3, r2
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2020 	strb.w	r2, [r3, #32]
 8001e5c:	e04e      	b.n	8001efc <SoftUartRxDataBitProcess+0xe4>
		}
		// Data
		else if(SU->RxBitCounter<(SoftUart_DATA_LEN+1))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	799b      	ldrb	r3, [r3, #6]
 8001e62:	2b08      	cmp	r3, #8
 8001e64:	d826      	bhi.n	8001eb4 <SoftUartRxDataBitProcess+0x9c>
		{
			SU->Buffer->Rx[SU->RxIndex]|=((B0_1&0x01)<<SU->RxBitShift);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	7a52      	ldrb	r2, [r2, #9]
 8001e6e:	4413      	add	r3, r2
 8001e70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e74:	b25a      	sxtb	r2, r3
 8001e76:	78fb      	ldrb	r3, [r7, #3]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	7949      	ldrb	r1, [r1, #5]
 8001e80:	408b      	lsls	r3, r1
 8001e82:	b25b      	sxtb	r3, r3
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b258      	sxtb	r0, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	7a52      	ldrb	r2, [r2, #9]
 8001e90:	4611      	mov	r1, r2
 8001e92:	b2c2      	uxtb	r2, r0
 8001e94:	440b      	add	r3, r1
 8001e96:	f883 2020 	strb.w	r2, [r3, #32]
			SU->RxBitCounter++;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	799b      	ldrb	r3, [r3, #6]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	719a      	strb	r2, [r3, #6]
			SU->RxBitShift++;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	795b      	ldrb	r3, [r3, #5]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	715a      	strb	r2, [r3, #5]
 8001eb2:	e023      	b.n	8001efc <SoftUartRxDataBitProcess+0xe4>
		}
		// Parity
		else if(SU->RxBitCounter<SoftUart_IDEF_LEN_C1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	799b      	ldrb	r3, [r3, #6]
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d806      	bhi.n	8001eca <SoftUartRxDataBitProcess+0xb2>
		{
			// Need to be check
			// B0_1;
			SU->RxBitCounter++;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	799b      	ldrb	r3, [r3, #6]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	719a      	strb	r2, [r3, #6]
 8001ec8:	e018      	b.n	8001efc <SoftUartRxDataBitProcess+0xe4>
		}
		// Stop & Complete
		else if(SU->RxBitCounter<SoftUart_IDEF_LEN_C2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	799b      	ldrb	r3, [r3, #6]
 8001ece:	2b09      	cmp	r3, #9
 8001ed0:	d814      	bhi.n	8001efc <SoftUartRxDataBitProcess+0xe4>
		{
			SU->RxBitCounter=0;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	719a      	strb	r2, [r3, #6]
			SU->RxTimingFlag=0;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	779a      	strb	r2, [r3, #30]

			//Stop Bit must be 1
			if(B0_1)
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00b      	beq.n	8001efc <SoftUartRxDataBitProcess+0xe4>
			{
				// Received successfully
				// Change RX Buffer Index
				if((SU->RxIndex)<(SoftUartRxBufferSize-1))(SU->RxIndex)++;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	7a5b      	ldrb	r3, [r3, #9]
 8001ee8:	2b3e      	cmp	r3, #62	@ 0x3e
 8001eea:	d807      	bhi.n	8001efc <SoftUartRxDataBitProcess+0xe4>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	7a5b      	ldrb	r3, [r3, #9]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	725a      	strb	r2, [r3, #9]
 8001ef8:	e000      	b.n	8001efc <SoftUartRxDataBitProcess+0xe4>
			if(B0_1)return;
 8001efa:	bf00      	nop
			}
			// if not : ERROR -> Overwrite data
		}
	}
}
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr

08001f04 <SoftUartPuts>:
	while(SUart[SoftUartNumber].TxNComplated);
}

// Copy Data to Transmit Buffer and Start Sending
SoftUartState_E SoftUartPuts(uint8_t SoftUartNumber,uint8_t *Data,uint8_t Len)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	6039      	str	r1, [r7, #0]
 8001f0e:	71fb      	strb	r3, [r7, #7]
 8001f10:	4613      	mov	r3, r2
 8001f12:	71bb      	strb	r3, [r7, #6]
	int i;

	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <SoftUartPuts+0x1a>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e03d      	b.n	8001f9a <SoftUartPuts+0x96>
	if(SUart[SoftUartNumber].TxNComplated) return SoftUart_Error;
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	4a20      	ldr	r2, [pc, #128]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f22:	015b      	lsls	r3, r3, #5
 8001f24:	4413      	add	r3, r2
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <SoftUartPuts+0x2e>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e033      	b.n	8001f9a <SoftUartPuts+0x96>

	SUart[SoftUartNumber].TxIndex=0;
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f36:	015b      	lsls	r3, r3, #5
 8001f38:	4413      	add	r3, r2
 8001f3a:	3307      	adds	r3, #7
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxSize=Len;
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	4a18      	ldr	r2, [pc, #96]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f44:	015b      	lsls	r3, r3, #5
 8001f46:	4413      	add	r3, r2
 8001f48:	3308      	adds	r3, #8
 8001f4a:	79ba      	ldrb	r2, [r7, #6]
 8001f4c:	701a      	strb	r2, [r3, #0]

	for(i=0;i<Len;i++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	e010      	b.n	8001f76 <SoftUartPuts+0x72>
	{
		SUart[SoftUartNumber].Buffer->Tx[i]= Data[i];
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	4413      	add	r3, r2
 8001f5a:	79fa      	ldrb	r2, [r7, #7]
 8001f5c:	4911      	ldr	r1, [pc, #68]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f5e:	0152      	lsls	r2, r2, #5
 8001f60:	440a      	add	r2, r1
 8001f62:	320c      	adds	r2, #12
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	7819      	ldrb	r1, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	460a      	mov	r2, r1
 8001f6e:	701a      	strb	r2, [r3, #0]
	for(i=0;i<Len;i++)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	3301      	adds	r3, #1
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	79bb      	ldrb	r3, [r7, #6]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dbea      	blt.n	8001f54 <SoftUartPuts+0x50>
	}

	SUart[SoftUartNumber].TxNComplated=1;
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	4a08      	ldr	r2, [pc, #32]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f82:	015b      	lsls	r3, r3, #5
 8001f84:	4413      	add	r3, r2
 8001f86:	2201      	movs	r2, #1
 8001f88:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxEnable=1;
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	4a05      	ldr	r2, [pc, #20]	@ (8001fa4 <SoftUartPuts+0xa0>)
 8001f8e:	015b      	lsls	r3, r3, #5
 8001f90:	4413      	add	r3, r2
 8001f92:	3301      	adds	r3, #1
 8001f94:	2201      	movs	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]

	return SoftUart_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000074 	.word	0x20000074

08001fa8 <SoftUartScanRxPorts>:

// Capture RX and Get BitOffset
uint8_t SoftUartScanRxPorts(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
	int i;
	uint8_t Buffer=0x00,Bit;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	70fb      	strb	r3, [r7, #3]

	for(i=0;i<Number_Of_SoftUarts;i++)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	e050      	b.n	800205a <SoftUartScanRxPorts+0xb2>
	{
		// Read RX GPIO Value
		Bit=SoftUartGpioReadPin(SUart[i].RxPort,SUart[i].RxPin);
 8001fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	015b      	lsls	r3, r3, #5
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3318      	adds	r3, #24
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4929      	ldr	r1, [pc, #164]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	015b      	lsls	r3, r3, #5
 8001fca:	440b      	add	r3, r1
 8001fcc:	331c      	adds	r3, #28
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	f7ff fdb6 	bl	8001b44 <SoftUartGpioReadPin>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	70bb      	strb	r3, [r7, #2]

		// Starting conditions
		if(!SUart[i].RxBitCounter && !SUart[i].RxTimingFlag && !Bit)
 8001fdc:	4a23      	ldr	r2, [pc, #140]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	015b      	lsls	r3, r3, #5
 8001fe2:	4413      	add	r3, r2
 8001fe4:	3306      	adds	r3, #6
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d127      	bne.n	800203c <SoftUartScanRxPorts+0x94>
 8001fec:	4a1f      	ldr	r2, [pc, #124]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	015b      	lsls	r3, r3, #5
 8001ff2:	4413      	add	r3, r2
 8001ff4:	331e      	adds	r3, #30
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d11f      	bne.n	800203c <SoftUartScanRxPorts+0x94>
 8001ffc:	78bb      	ldrb	r3, [r7, #2]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d11c      	bne.n	800203c <SoftUartScanRxPorts+0x94>
		{
			// Save RX Bit Offset
			// Calculate middle position of data puls
			SUart[i].RxBitOffset=((SU_Timer+2)%5);
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <SoftUartScanRxPorts+0xc8>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	1c9a      	adds	r2, r3, #2
 800200a:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <SoftUartScanRxPorts+0xcc>)
 800200c:	fb83 1302 	smull	r1, r3, r3, r2
 8002010:	1059      	asrs	r1, r3, #1
 8002012:	17d3      	asrs	r3, r2, #31
 8002014:	1ac9      	subs	r1, r1, r3
 8002016:	460b      	mov	r3, r1
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	1ad1      	subs	r1, r2, r3
 800201e:	b2c9      	uxtb	r1, r1
 8002020:	4a12      	ldr	r2, [pc, #72]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	015b      	lsls	r3, r3, #5
 8002026:	4413      	add	r3, r2
 8002028:	331f      	adds	r3, #31
 800202a:	460a      	mov	r2, r1
 800202c:	701a      	strb	r2, [r3, #0]

			// Timing Offset is Set
			SUart[i].RxTimingFlag=1;
 800202e:	4a0f      	ldr	r2, [pc, #60]	@ (800206c <SoftUartScanRxPorts+0xc4>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	015b      	lsls	r3, r3, #5
 8002034:	4413      	add	r3, r2
 8002036:	331e      	adds	r3, #30
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
		}

		// Add all RX GPIO State to Buffer
		Buffer|=((Bit&0x01)<<i);
 800203c:	78bb      	ldrb	r3, [r7, #2]
 800203e:	f003 0201 	and.w	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	b25a      	sxtb	r2, r3
 800204a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800204e:	4313      	orrs	r3, r2
 8002050:	b25b      	sxtb	r3, r3
 8002052:	70fb      	strb	r3, [r7, #3]
	for(i=0;i<Number_Of_SoftUarts;i++)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3301      	adds	r3, #1
 8002058:	607b      	str	r3, [r7, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	ddab      	ble.n	8001fb8 <SoftUartScanRxPorts+0x10>
	}
	return Buffer;
 8002060:	78fb      	ldrb	r3, [r7, #3]
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000074 	.word	0x20000074
 8002070:	200000f4 	.word	0x200000f4
 8002074:	66666667 	.word	0x66666667

08002078 <SoftUartHandler>:

// SoftUartHandler must call in interrupt every 0.2*(1/BR)
// if BR=9600 then 0.2*(1/9600)=20.8333333 uS
void SoftUartHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
	int     	i;
	uint8_t 	SU_DBuffer;

	// Capture RX and Get BitOffset
	SU_DBuffer = SoftUartScanRxPorts();
 800207e:	f7ff ff93 	bl	8001fa8 <SoftUartScanRxPorts>
 8002082:	4603      	mov	r3, r0
 8002084:	70fb      	strb	r3, [r7, #3]

	for(i=0;i < Number_Of_SoftUarts;i++)
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	e01c      	b.n	80020c6 <SoftUartHandler+0x4e>
	{
		// Receive Data if we in middle data pulse position
		if(SUart[i].RxBitOffset == SU_Timer)
 800208c:	4a23      	ldr	r2, [pc, #140]	@ (800211c <SoftUartHandler+0xa4>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	015b      	lsls	r3, r3, #5
 8002092:	4413      	add	r3, r2
 8002094:	331f      	adds	r3, #31
 8002096:	781a      	ldrb	r2, [r3, #0]
 8002098:	4b21      	ldr	r3, [pc, #132]	@ (8002120 <SoftUartHandler+0xa8>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	429a      	cmp	r2, r3
 80020a0:	d10e      	bne.n	80020c0 <SoftUartHandler+0x48>
		{
			SoftUartRxDataBitProcess(&SUart[i],((SU_DBuffer>>i)&0x01));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	015b      	lsls	r3, r3, #5
 80020a6:	4a1d      	ldr	r2, [pc, #116]	@ (800211c <SoftUartHandler+0xa4>)
 80020a8:	1898      	adds	r0, r3, r2
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	fa42 f303 	asr.w	r3, r2, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	4619      	mov	r1, r3
 80020bc:	f7ff feac 	bl	8001e18 <SoftUartRxDataBitProcess>
	for(i=0;i < Number_Of_SoftUarts;i++)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3301      	adds	r3, #1
 80020c4:	607b      	str	r3, [r7, #4]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	dddf      	ble.n	800208c <SoftUartHandler+0x14>
		}
	}

	// Sending always happens in the first time slot
	if(SU_Timer==0)
 80020cc:	4b14      	ldr	r3, [pc, #80]	@ (8002120 <SoftUartHandler+0xa8>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10f      	bne.n	80020f6 <SoftUartHandler+0x7e>
	{
		// Transmit Data
		for(i=0;i < Number_Of_SoftUarts;i++)
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	e009      	b.n	80020f0 <SoftUartHandler+0x78>
		{
			SoftUartTxProcess(&SUart[i]);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	015b      	lsls	r3, r3, #5
 80020e0:	4a0e      	ldr	r2, [pc, #56]	@ (800211c <SoftUartHandler+0xa4>)
 80020e2:	4413      	add	r3, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fdf5 	bl	8001cd4 <SoftUartTxProcess>
		for(i=0;i < Number_Of_SoftUarts;i++)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	3301      	adds	r3, #1
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	ddf2      	ble.n	80020dc <SoftUartHandler+0x64>
		}
	}

	// Timing process
	SU_Timer++;
 80020f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002120 <SoftUartHandler+0xa8>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	3301      	adds	r3, #1
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <SoftUartHandler+0xa8>)
 8002102:	701a      	strb	r2, [r3, #0]
	if(SU_Timer >= 5)SU_Timer=0;
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <SoftUartHandler+0xa8>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b04      	cmp	r3, #4
 800210c:	d902      	bls.n	8002114 <SoftUartHandler+0x9c>
 800210e:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <SoftUartHandler+0xa8>)
 8002110:	2200      	movs	r2, #0
 8002112:	701a      	strb	r2, [r3, #0]
}
 8002114:	bf00      	nop
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000074 	.word	0x20000074
 8002120:	200000f4 	.word	0x200000f4

08002124 <memset>:
 8002124:	4603      	mov	r3, r0
 8002126:	4402      	add	r2, r0
 8002128:	4293      	cmp	r3, r2
 800212a:	d100      	bne.n	800212e <memset+0xa>
 800212c:	4770      	bx	lr
 800212e:	f803 1b01 	strb.w	r1, [r3], #1
 8002132:	e7f9      	b.n	8002128 <memset+0x4>

08002134 <__libc_init_array>:
 8002134:	b570      	push	{r4, r5, r6, lr}
 8002136:	2600      	movs	r6, #0
 8002138:	4d0c      	ldr	r5, [pc, #48]	@ (800216c <__libc_init_array+0x38>)
 800213a:	4c0d      	ldr	r4, [pc, #52]	@ (8002170 <__libc_init_array+0x3c>)
 800213c:	1b64      	subs	r4, r4, r5
 800213e:	10a4      	asrs	r4, r4, #2
 8002140:	42a6      	cmp	r6, r4
 8002142:	d109      	bne.n	8002158 <__libc_init_array+0x24>
 8002144:	f000 f81a 	bl	800217c <_init>
 8002148:	2600      	movs	r6, #0
 800214a:	4d0a      	ldr	r5, [pc, #40]	@ (8002174 <__libc_init_array+0x40>)
 800214c:	4c0a      	ldr	r4, [pc, #40]	@ (8002178 <__libc_init_array+0x44>)
 800214e:	1b64      	subs	r4, r4, r5
 8002150:	10a4      	asrs	r4, r4, #2
 8002152:	42a6      	cmp	r6, r4
 8002154:	d105      	bne.n	8002162 <__libc_init_array+0x2e>
 8002156:	bd70      	pop	{r4, r5, r6, pc}
 8002158:	f855 3b04 	ldr.w	r3, [r5], #4
 800215c:	4798      	blx	r3
 800215e:	3601      	adds	r6, #1
 8002160:	e7ee      	b.n	8002140 <__libc_init_array+0xc>
 8002162:	f855 3b04 	ldr.w	r3, [r5], #4
 8002166:	4798      	blx	r3
 8002168:	3601      	adds	r6, #1
 800216a:	e7f2      	b.n	8002152 <__libc_init_array+0x1e>
 800216c:	080021c8 	.word	0x080021c8
 8002170:	080021c8 	.word	0x080021c8
 8002174:	080021c8 	.word	0x080021c8
 8002178:	080021cc 	.word	0x080021cc

0800217c <_init>:
 800217c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800217e:	bf00      	nop
 8002180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002182:	bc08      	pop	{r3}
 8002184:	469e      	mov	lr, r3
 8002186:	4770      	bx	lr

08002188 <_fini>:
 8002188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800218a:	bf00      	nop
 800218c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800218e:	bc08      	pop	{r3}
 8002190:	469e      	mov	lr, r3
 8002192:	4770      	bx	lr
