ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB140:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_host.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi5;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart1;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_CRC_Init(void);
  67:Core/Src/main.c **** static void MX_DMA2D_Init(void);
  68:Core/Src/main.c **** static void MX_FMC_Init(void);
  69:Core/Src/main.c **** static void MX_I2C3_Init(void);
  70:Core/Src/main.c **** static void MX_LTDC_Init(void);
  71:Core/Src/main.c **** static void MX_SPI5_Init(void);
  72:Core/Src/main.c **** static void MX_TIM1_Init(void);
  73:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  74:Core/Src/main.c **** void MX_USB_HOST_Process(void);
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  81:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* USER CODE END 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /**
  86:Core/Src/main.c ****   * @brief  The application entry point.
  87:Core/Src/main.c ****   * @retval int
  88:Core/Src/main.c ****   */
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 3


  89:Core/Src/main.c **** int main(void)
  90:Core/Src/main.c **** {
  91:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  98:Core/Src/main.c ****   HAL_Init();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Configure the system clock */
 105:Core/Src/main.c ****   SystemClock_Config();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END SysInit */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Initialize all configured peripherals */
 112:Core/Src/main.c ****   MX_GPIO_Init();
 113:Core/Src/main.c ****   MX_CRC_Init();
 114:Core/Src/main.c ****   MX_DMA2D_Init();
 115:Core/Src/main.c ****   MX_FMC_Init();
 116:Core/Src/main.c ****   MX_I2C3_Init();
 117:Core/Src/main.c ****   MX_LTDC_Init();
 118:Core/Src/main.c ****   MX_SPI5_Init();
 119:Core/Src/main.c ****   MX_TIM1_Init();
 120:Core/Src/main.c ****   MX_USART1_UART_Init();
 121:Core/Src/main.c ****   MX_USB_HOST_Init();
 122:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END 2 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Infinite loop */
 127:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 128:Core/Src/main.c ****   while (1)
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 131:Core/Src/main.c ****     HAL_Delay(100);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 134:Core/Src/main.c ****     MX_USB_HOST_Process();
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 4


 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 156:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief CRC Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_CRC_Init(void)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 201:Core/Src/main.c ****   hcrc.Instance = CRC;
 202:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 5


 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 218:Core/Src/main.c **** {
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 227:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 228:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 229:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 230:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 231:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 232:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 233:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 234:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 235:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** }
 248:Core/Src/main.c **** 
 249:Core/Src/main.c **** /**
 250:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 251:Core/Src/main.c ****   * @param None
 252:Core/Src/main.c ****   * @retval None
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c **** static void MX_I2C3_Init(void)
 255:Core/Src/main.c **** {
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 264:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 265:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 266:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 267:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 268:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 269:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 270:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 271:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 272:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 273:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /** Configure Analogue filter
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /** Configure Digital filter
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** }
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** /**
 298:Core/Src/main.c ****   * @brief LTDC Initialization Function
 299:Core/Src/main.c ****   * @param None
 300:Core/Src/main.c ****   * @retval None
 301:Core/Src/main.c ****   */
 302:Core/Src/main.c **** static void MX_LTDC_Init(void)
 303:Core/Src/main.c **** {
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 314:Core/Src/main.c ****   hltdc.Instance = LTDC;
 315:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 316:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 7


 317:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 318:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 319:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 9;
 320:Core/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 321:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 29;
 322:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 3;
 323:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 269;
 324:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 323;
 325:Core/Src/main.c ****   hltdc.Init.TotalWidth = 279;
 326:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 327;
 327:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 328:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 329:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 330:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 335:Core/Src/main.c ****   pLayerCfg.WindowX1 = 240;
 336:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 337:Core/Src/main.c ****   pLayerCfg.WindowY1 = 320;
 338:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 339:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 340:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 341:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 342:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 343:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 344:Core/Src/main.c ****   pLayerCfg.ImageWidth = 240;
 345:Core/Src/main.c ****   pLayerCfg.ImageHeight = 320;
 346:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 347:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 348:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 349:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****   * @brief SPI5 Initialization Function
 361:Core/Src/main.c ****   * @param None
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** static void MX_SPI5_Init(void)
 365:Core/Src/main.c **** {
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END SPI5_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END SPI5_Init 1 */
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 8


 374:Core/Src/main.c ****   /* SPI5 parameter configuration*/
 375:Core/Src/main.c ****   hspi5.Instance = SPI5;
 376:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 377:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 378:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 379:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 380:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 381:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 382:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 383:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 384:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 385:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 386:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 10;
 387:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 388:Core/Src/main.c ****   {
 389:Core/Src/main.c ****     Error_Handler();
 390:Core/Src/main.c ****   }
 391:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 2 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END SPI5_Init 2 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 399:Core/Src/main.c ****   * @param None
 400:Core/Src/main.c ****   * @retval None
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c **** static void MX_TIM1_Init(void)
 403:Core/Src/main.c **** {
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 410:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 415:Core/Src/main.c ****   htim1.Instance = TIM1;
 416:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 417:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 418:Core/Src/main.c ****   htim1.Init.Period = 65535;
 419:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 420:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 421:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 422:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 427:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****     Error_Handler();
 430:Core/Src/main.c ****   }
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 9


 431:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 432:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 433:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 434:Core/Src/main.c ****   {
 435:Core/Src/main.c ****     Error_Handler();
 436:Core/Src/main.c ****   }
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c **** }
 442:Core/Src/main.c **** 
 443:Core/Src/main.c **** /**
 444:Core/Src/main.c ****   * @brief USART1 Initialization Function
 445:Core/Src/main.c ****   * @param None
 446:Core/Src/main.c ****   * @retval None
 447:Core/Src/main.c ****   */
 448:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 449:Core/Src/main.c **** {
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 458:Core/Src/main.c ****   huart1.Instance = USART1;
 459:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 460:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 461:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 462:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 463:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 464:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 465:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 466:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     Error_Handler();
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c **** }
 475:Core/Src/main.c **** 
 476:Core/Src/main.c **** /* FMC initialization function */
 477:Core/Src/main.c **** static void MX_FMC_Init(void)
 478:Core/Src/main.c **** {
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 487:Core/Src/main.c **** 
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 10


 488:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 489:Core/Src/main.c **** 
 490:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 491:Core/Src/main.c ****   */
 492:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 493:Core/Src/main.c ****   /* hsdram1.Init */
 494:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 495:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 496:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 497:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 498:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 499:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 500:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 501:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 502:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 503:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 504:Core/Src/main.c ****   /* SdramTiming */
 505:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
 506:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 507:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 508:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 509:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 510:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 511:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 514:Core/Src/main.c ****   {
 515:Core/Src/main.c ****     Error_Handler( );
 516:Core/Src/main.c ****   }
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** /**
 524:Core/Src/main.c ****   * @brief GPIO Initialization Function
 525:Core/Src/main.c ****   * @param None
 526:Core/Src/main.c ****   * @retval None
 527:Core/Src/main.c ****   */
 528:Core/Src/main.c **** static void MX_GPIO_Init(void)
 529:Core/Src/main.c **** {
  28              		.loc 1 529 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 11


  43 0004 8EB0     		sub	sp, sp, #56
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
 530:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 530 3 view .LVU1
  47              		.loc 1 530 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0994     		str	r4, [sp, #36]
  50 000a 0A94     		str	r4, [sp, #40]
  51 000c 0B94     		str	r4, [sp, #44]
  52 000e 0C94     		str	r4, [sp, #48]
  53 0010 0D94     		str	r4, [sp, #52]
 531:Core/Src/main.c **** 
 532:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 533:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 533 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 533 3 view .LVU4
  57 0012 0194     		str	r4, [sp, #4]
  58              		.loc 1 533 3 view .LVU5
  59 0014 5D4B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00402 		orr	r2, r2, #4
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 533 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00402 		and	r2, r2, #4
  66 0024 0192     		str	r2, [sp, #4]
  67              		.loc 1 533 3 view .LVU7
  68 0026 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
  70              		.loc 1 533 3 view .LVU8
 534:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  71              		.loc 1 534 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 534 3 view .LVU10
  74 0028 0294     		str	r4, [sp, #8]
  75              		.loc 1 534 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F02002 		orr	r2, r2, #32
  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 534 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F02002 		and	r2, r2, #32
  82 0038 0292     		str	r2, [sp, #8]
  83              		.loc 1 534 3 view .LVU13
  84 003a 029A     		ldr	r2, [sp, #8]
  85              	.LBE5:
  86              		.loc 1 534 3 view .LVU14
 535:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  87              		.loc 1 535 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 535 3 view .LVU16
  90 003c 0394     		str	r4, [sp, #12]
  91              		.loc 1 535 3 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F08002 		orr	r2, r2, #128
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 12


  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 535 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F08002 		and	r2, r2, #128
  98 004c 0392     		str	r2, [sp, #12]
  99              		.loc 1 535 3 view .LVU19
 100 004e 039A     		ldr	r2, [sp, #12]
 101              	.LBE6:
 102              		.loc 1 535 3 view .LVU20
 536:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 103              		.loc 1 536 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 536 3 view .LVU22
 106 0050 0494     		str	r4, [sp, #16]
 107              		.loc 1 536 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00102 		orr	r2, r2, #1
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 536 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00102 		and	r2, r2, #1
 114 0060 0492     		str	r2, [sp, #16]
 115              		.loc 1 536 3 view .LVU25
 116 0062 049A     		ldr	r2, [sp, #16]
 117              	.LBE7:
 118              		.loc 1 536 3 view .LVU26
 537:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 119              		.loc 1 537 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 537 3 view .LVU28
 122 0064 0594     		str	r4, [sp, #20]
 123              		.loc 1 537 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00202 		orr	r2, r2, #2
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 537 3 view .LVU30
 128 006e 1A6B     		ldr	r2, [r3, #48]
 129 0070 02F00202 		and	r2, r2, #2
 130 0074 0592     		str	r2, [sp, #20]
 131              		.loc 1 537 3 view .LVU31
 132 0076 059A     		ldr	r2, [sp, #20]
 133              	.LBE8:
 134              		.loc 1 537 3 view .LVU32
 538:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 135              		.loc 1 538 3 view .LVU33
 136              	.LBB9:
 137              		.loc 1 538 3 view .LVU34
 138 0078 0694     		str	r4, [sp, #24]
 139              		.loc 1 538 3 view .LVU35
 140 007a 1A6B     		ldr	r2, [r3, #48]
 141 007c 42F04002 		orr	r2, r2, #64
 142 0080 1A63     		str	r2, [r3, #48]
 143              		.loc 1 538 3 view .LVU36
 144 0082 1A6B     		ldr	r2, [r3, #48]
 145 0084 02F04002 		and	r2, r2, #64
 146 0088 0692     		str	r2, [sp, #24]
 147              		.loc 1 538 3 view .LVU37
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 13


 148 008a 069A     		ldr	r2, [sp, #24]
 149              	.LBE9:
 150              		.loc 1 538 3 view .LVU38
 539:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 151              		.loc 1 539 3 view .LVU39
 152              	.LBB10:
 153              		.loc 1 539 3 view .LVU40
 154 008c 0794     		str	r4, [sp, #28]
 155              		.loc 1 539 3 view .LVU41
 156 008e 1A6B     		ldr	r2, [r3, #48]
 157 0090 42F01002 		orr	r2, r2, #16
 158 0094 1A63     		str	r2, [r3, #48]
 159              		.loc 1 539 3 view .LVU42
 160 0096 1A6B     		ldr	r2, [r3, #48]
 161 0098 02F01002 		and	r2, r2, #16
 162 009c 0792     		str	r2, [sp, #28]
 163              		.loc 1 539 3 view .LVU43
 164 009e 079A     		ldr	r2, [sp, #28]
 165              	.LBE10:
 166              		.loc 1 539 3 view .LVU44
 540:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 167              		.loc 1 540 3 view .LVU45
 168              	.LBB11:
 169              		.loc 1 540 3 view .LVU46
 170 00a0 0894     		str	r4, [sp, #32]
 171              		.loc 1 540 3 view .LVU47
 172 00a2 1A6B     		ldr	r2, [r3, #48]
 173 00a4 42F00802 		orr	r2, r2, #8
 174 00a8 1A63     		str	r2, [r3, #48]
 175              		.loc 1 540 3 view .LVU48
 176 00aa 1B6B     		ldr	r3, [r3, #48]
 177 00ac 03F00803 		and	r3, r3, #8
 178 00b0 0893     		str	r3, [sp, #32]
 179              		.loc 1 540 3 view .LVU49
 180 00b2 089B     		ldr	r3, [sp, #32]
 181              	.LBE11:
 182              		.loc 1 540 3 view .LVU50
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 543:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 183              		.loc 1 543 3 view .LVU51
 184 00b4 364F     		ldr	r7, .L3+4
 185 00b6 2246     		mov	r2, r4
 186 00b8 1621     		movs	r1, #22
 187 00ba 3846     		mov	r0, r7
 188 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 189              	.LVL0:
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 546:Core/Src/main.c ****   HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 190              		.loc 1 546 3 view .LVU52
 191 00c0 DFF8D880 		ldr	r8, .L3+16
 192 00c4 2246     		mov	r2, r4
 193 00c6 8021     		movs	r1, #128
 194 00c8 4046     		mov	r0, r8
 195 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 196              	.LVL1:
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 14


 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 549:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 197              		.loc 1 549 3 view .LVU53
 198 00ce 314E     		ldr	r6, .L3+8
 199 00d0 2246     		mov	r2, r4
 200 00d2 4FF44051 		mov	r1, #12288
 201 00d6 3046     		mov	r0, r6
 202 00d8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL2:
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 552:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 204              		.loc 1 552 3 view .LVU54
 205 00dc DFF8C090 		ldr	r9, .L3+20
 206 00e0 2246     		mov	r2, r4
 207 00e2 4FF4C041 		mov	r1, #24576
 208 00e6 4846     		mov	r0, r9
 209 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL3:
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
 555:Core/Src/main.c ****   GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 211              		.loc 1 555 3 view .LVU55
 212              		.loc 1 555 23 is_stmt 0 view .LVU56
 213 00ec 1623     		movs	r3, #22
 214 00ee 0993     		str	r3, [sp, #36]
 556:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 215              		.loc 1 556 3 is_stmt 1 view .LVU57
 216              		.loc 1 556 24 is_stmt 0 view .LVU58
 217 00f0 0125     		movs	r5, #1
 218 00f2 0A95     		str	r5, [sp, #40]
 557:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 557 3 is_stmt 1 view .LVU59
 220              		.loc 1 557 24 is_stmt 0 view .LVU60
 221 00f4 0B94     		str	r4, [sp, #44]
 558:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 558 3 is_stmt 1 view .LVU61
 223              		.loc 1 558 25 is_stmt 0 view .LVU62
 224 00f6 0C94     		str	r4, [sp, #48]
 559:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 225              		.loc 1 559 3 is_stmt 1 view .LVU63
 226 00f8 09A9     		add	r1, sp, #36
 227 00fa 3846     		mov	r0, r7
 228 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL4:
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
 562:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 230              		.loc 1 562 3 view .LVU64
 231              		.loc 1 562 23 is_stmt 0 view .LVU65
 232 0100 48F20703 		movw	r3, #32775
 233 0104 0993     		str	r3, [sp, #36]
 563:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 234              		.loc 1 563 3 is_stmt 1 view .LVU66
 235              		.loc 1 563 24 is_stmt 0 view .LVU67
 236 0106 4FF4901A 		mov	r10, #1179648
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 15


 237 010a CDF828A0 		str	r10, [sp, #40]
 564:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 564 3 is_stmt 1 view .LVU68
 239              		.loc 1 564 24 is_stmt 0 view .LVU69
 240 010e 0B94     		str	r4, [sp, #44]
 565:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241              		.loc 1 565 3 is_stmt 1 view .LVU70
 242 0110 09A9     		add	r1, sp, #36
 243 0112 4046     		mov	r0, r8
 244 0114 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL5:
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /*Configure GPIO pin : ACP_RST_Pin */
 568:Core/Src/main.c ****   GPIO_InitStruct.Pin = ACP_RST_Pin;
 246              		.loc 1 568 3 view .LVU71
 247              		.loc 1 568 23 is_stmt 0 view .LVU72
 248 0118 8023     		movs	r3, #128
 249 011a 0993     		str	r3, [sp, #36]
 569:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 250              		.loc 1 569 3 is_stmt 1 view .LVU73
 251              		.loc 1 569 24 is_stmt 0 view .LVU74
 252 011c 0A95     		str	r5, [sp, #40]
 570:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 570 3 is_stmt 1 view .LVU75
 254              		.loc 1 570 24 is_stmt 0 view .LVU76
 255 011e 0B94     		str	r4, [sp, #44]
 571:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 571 3 is_stmt 1 view .LVU77
 257              		.loc 1 571 25 is_stmt 0 view .LVU78
 258 0120 0C94     		str	r4, [sp, #48]
 572:Core/Src/main.c ****   HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 572 3 is_stmt 1 view .LVU79
 260 0122 09A9     		add	r1, sp, #36
 261 0124 4046     		mov	r0, r8
 262 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL6:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OC_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 264              		.loc 1 575 3 view .LVU80
 265              		.loc 1 575 23 is_stmt 0 view .LVU81
 266 012a 2023     		movs	r3, #32
 267 012c 0993     		str	r3, [sp, #36]
 576:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 268              		.loc 1 576 3 is_stmt 1 view .LVU82
 269              		.loc 1 576 24 is_stmt 0 view .LVU83
 270 012e CDF828A0 		str	r10, [sp, #40]
 577:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 577 3 is_stmt 1 view .LVU84
 272              		.loc 1 577 24 is_stmt 0 view .LVU85
 273 0132 0B94     		str	r4, [sp, #44]
 578:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 274              		.loc 1 578 3 is_stmt 1 view .LVU86
 275 0134 09A9     		add	r1, sp, #36
 276 0136 3846     		mov	r0, r7
 277 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL7:
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 16


 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 581:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 279              		.loc 1 581 3 view .LVU87
 280              		.loc 1 581 23 is_stmt 0 view .LVU88
 281 013c 0423     		movs	r3, #4
 282 013e 0993     		str	r3, [sp, #36]
 582:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 582 3 is_stmt 1 view .LVU89
 284              		.loc 1 582 24 is_stmt 0 view .LVU90
 285 0140 0A94     		str	r4, [sp, #40]
 583:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 583 3 is_stmt 1 view .LVU91
 287              		.loc 1 583 24 is_stmt 0 view .LVU92
 288 0142 0B94     		str	r4, [sp, #44]
 584:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 584 3 is_stmt 1 view .LVU93
 290 0144 09A9     		add	r1, sp, #36
 291 0146 1448     		ldr	r0, .L3+12
 292 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL8:
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /*Configure GPIO pin : TE_Pin */
 587:Core/Src/main.c ****   GPIO_InitStruct.Pin = TE_Pin;
 294              		.loc 1 587 3 view .LVU94
 295              		.loc 1 587 23 is_stmt 0 view .LVU95
 296 014c 4FF40063 		mov	r3, #2048
 297 0150 0993     		str	r3, [sp, #36]
 588:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 298              		.loc 1 588 3 is_stmt 1 view .LVU96
 299              		.loc 1 588 24 is_stmt 0 view .LVU97
 300 0152 0A94     		str	r4, [sp, #40]
 589:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 589 3 is_stmt 1 view .LVU98
 302              		.loc 1 589 24 is_stmt 0 view .LVU99
 303 0154 0B94     		str	r4, [sp, #44]
 590:Core/Src/main.c ****   HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 304              		.loc 1 590 3 is_stmt 1 view .LVU100
 305 0156 09A9     		add	r1, sp, #36
 306 0158 3046     		mov	r0, r6
 307 015a FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL9:
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
 593:Core/Src/main.c ****   GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 309              		.loc 1 593 3 view .LVU101
 310              		.loc 1 593 23 is_stmt 0 view .LVU102
 311 015e 4FF44053 		mov	r3, #12288
 312 0162 0993     		str	r3, [sp, #36]
 594:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 313              		.loc 1 594 3 is_stmt 1 view .LVU103
 314              		.loc 1 594 24 is_stmt 0 view .LVU104
 315 0164 0A95     		str	r5, [sp, #40]
 595:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 316              		.loc 1 595 3 is_stmt 1 view .LVU105
 317              		.loc 1 595 24 is_stmt 0 view .LVU106
 318 0166 0B94     		str	r4, [sp, #44]
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 17


 596:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319              		.loc 1 596 3 is_stmt 1 view .LVU107
 320              		.loc 1 596 25 is_stmt 0 view .LVU108
 321 0168 0C94     		str	r4, [sp, #48]
 597:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 322              		.loc 1 597 3 is_stmt 1 view .LVU109
 323 016a 09A9     		add	r1, sp, #36
 324 016c 3046     		mov	r0, r6
 325 016e FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL10:
 598:Core/Src/main.c **** 
 599:Core/Src/main.c ****   /*Configure GPIO pins : LD3_Pin LD4_Pin */
 600:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 327              		.loc 1 600 3 view .LVU110
 328              		.loc 1 600 23 is_stmt 0 view .LVU111
 329 0172 4FF4C043 		mov	r3, #24576
 330 0176 0993     		str	r3, [sp, #36]
 601:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 331              		.loc 1 601 3 is_stmt 1 view .LVU112
 332              		.loc 1 601 24 is_stmt 0 view .LVU113
 333 0178 0A95     		str	r5, [sp, #40]
 602:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 602 3 is_stmt 1 view .LVU114
 335              		.loc 1 602 24 is_stmt 0 view .LVU115
 336 017a 0B94     		str	r4, [sp, #44]
 603:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337              		.loc 1 603 3 is_stmt 1 view .LVU116
 338              		.loc 1 603 25 is_stmt 0 view .LVU117
 339 017c 0C94     		str	r4, [sp, #48]
 604:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 340              		.loc 1 604 3 is_stmt 1 view .LVU118
 341 017e 09A9     		add	r1, sp, #36
 342 0180 4846     		mov	r0, r9
 343 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL11:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c **** }
 345              		.loc 1 606 1 is_stmt 0 view .LVU119
 346 0186 0EB0     		add	sp, sp, #56
 347              	.LCFI2:
 348              		.cfi_def_cfa_offset 32
 349              		@ sp needed
 350 0188 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 351              	.L4:
 352              		.align	2
 353              	.L3:
 354 018c 00380240 		.word	1073887232
 355 0190 00080240 		.word	1073874944
 356 0194 000C0240 		.word	1073875968
 357 0198 00040240 		.word	1073873920
 358 019c 00000240 		.word	1073872896
 359 01a0 00180240 		.word	1073879040
 360              		.cfi_endproc
 361              	.LFE140:
 363              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 364              		.align	1
 365              		.global	HAL_TIM_PeriodElapsedCallback
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 18


 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	HAL_TIM_PeriodElapsedCallback:
 371              	.LVL12:
 372              	.LFB141:
 607:Core/Src/main.c **** 
 608:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 609:Core/Src/main.c **** 
 610:Core/Src/main.c **** /* USER CODE END 4 */
 611:Core/Src/main.c **** 
 612:Core/Src/main.c **** /**
 613:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 614:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 615:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 616:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 617:Core/Src/main.c ****   * @param  htim : TIM handle
 618:Core/Src/main.c ****   * @retval None
 619:Core/Src/main.c ****   */
 620:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 621:Core/Src/main.c **** {
 373              		.loc 1 621 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		.loc 1 621 1 is_stmt 0 view .LVU121
 378 0000 08B5     		push	{r3, lr}
 379              	.LCFI3:
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 3, -8
 382              		.cfi_offset 14, -4
 622:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 625:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 383              		.loc 1 625 3 is_stmt 1 view .LVU122
 384              		.loc 1 625 11 is_stmt 0 view .LVU123
 385 0002 0268     		ldr	r2, [r0]
 386              		.loc 1 625 6 view .LVU124
 387 0004 034B     		ldr	r3, .L9
 388 0006 9A42     		cmp	r2, r3
 389 0008 00D0     		beq	.L8
 390              	.LVL13:
 391              	.L5:
 626:Core/Src/main.c ****     HAL_IncTick();
 627:Core/Src/main.c ****   }
 628:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 631:Core/Src/main.c **** }
 392              		.loc 1 631 1 view .LVU125
 393 000a 08BD     		pop	{r3, pc}
 394              	.LVL14:
 395              	.L8:
 626:Core/Src/main.c ****     HAL_IncTick();
 396              		.loc 1 626 5 is_stmt 1 view .LVU126
 397 000c FFF7FEFF 		bl	HAL_IncTick
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 19


 398              	.LVL15:
 399              		.loc 1 631 1 is_stmt 0 view .LVU127
 400 0010 FBE7     		b	.L5
 401              	.L10:
 402 0012 00BF     		.align	2
 403              	.L9:
 404 0014 00100040 		.word	1073745920
 405              		.cfi_endproc
 406              	.LFE141:
 408              		.section	.text.Error_Handler,"ax",%progbits
 409              		.align	1
 410              		.global	Error_Handler
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	Error_Handler:
 416              	.LFB142:
 632:Core/Src/main.c **** 
 633:Core/Src/main.c **** /**
 634:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 635:Core/Src/main.c ****   * @retval None
 636:Core/Src/main.c ****   */
 637:Core/Src/main.c **** void Error_Handler(void)
 638:Core/Src/main.c **** {
 417              		.loc 1 638 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ Volatile: function does not return.
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		@ link register save eliminated.
 639:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 640:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 641:Core/Src/main.c ****   __disable_irq();
 423              		.loc 1 641 3 view .LVU129
 424              	.LBB12:
 425              	.LBI12:
 426              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 20


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 21


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 22


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 427              		.loc 2 140 27 view .LVU130
 428              	.LBB13:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 429              		.loc 2 142 3 view .LVU131
 430              		.syntax unified
 431              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 432 0000 72B6     		cpsid i
 433              	@ 0 "" 2
 434              		.thumb
 435              		.syntax unified
 436              	.L12:
 437              	.LBE13:
 438              	.LBE12:
 642:Core/Src/main.c ****   while (1)
 439              		.loc 1 642 3 discriminator 1 view .LVU132
 643:Core/Src/main.c ****   {
 644:Core/Src/main.c ****   }
 440              		.loc 1 644 3 discriminator 1 view .LVU133
 642:Core/Src/main.c ****   while (1)
 441              		.loc 1 642 9 discriminator 1 view .LVU134
 442 0002 FEE7     		b	.L12
 443              		.cfi_endproc
 444              	.LFE142:
 446              		.section	.text.MX_CRC_Init,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	MX_CRC_Init:
 453              	.LFB132:
 192:Core/Src/main.c **** 
 454              		.loc 1 192 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 08B5     		push	{r3, lr}
 459              	.LCFI4:
 460              		.cfi_def_cfa_offset 8
 461              		.cfi_offset 3, -8
 462              		.cfi_offset 14, -4
 201:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 463              		.loc 1 201 3 view .LVU136
 201:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 464              		.loc 1 201 17 is_stmt 0 view .LVU137
 465 0002 0448     		ldr	r0, .L17
 466 0004 044B     		ldr	r3, .L17+4
 467 0006 0360     		str	r3, [r0]
 202:Core/Src/main.c ****   {
 468              		.loc 1 202 3 is_stmt 1 view .LVU138
 202:Core/Src/main.c ****   {
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 23


 469              		.loc 1 202 7 is_stmt 0 view .LVU139
 470 0008 FFF7FEFF 		bl	HAL_CRC_Init
 471              	.LVL16:
 202:Core/Src/main.c ****   {
 472              		.loc 1 202 6 view .LVU140
 473 000c 00B9     		cbnz	r0, .L16
 210:Core/Src/main.c **** 
 474              		.loc 1 210 1 view .LVU141
 475 000e 08BD     		pop	{r3, pc}
 476              	.L16:
 204:Core/Src/main.c ****   }
 477              		.loc 1 204 5 is_stmt 1 view .LVU142
 478 0010 FFF7FEFF 		bl	Error_Handler
 479              	.LVL17:
 480              	.L18:
 481              		.align	2
 482              	.L17:
 483 0014 00000000 		.word	.LANCHOR0
 484 0018 00300240 		.word	1073885184
 485              		.cfi_endproc
 486              	.LFE132:
 488              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 489              		.align	1
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	MX_DMA2D_Init:
 495              	.LFB133:
 218:Core/Src/main.c **** 
 496              		.loc 1 218 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500 0000 08B5     		push	{r3, lr}
 501              	.LCFI5:
 502              		.cfi_def_cfa_offset 8
 503              		.cfi_offset 3, -8
 504              		.cfi_offset 14, -4
 227:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 505              		.loc 1 227 3 view .LVU144
 227:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 506              		.loc 1 227 19 is_stmt 0 view .LVU145
 507 0002 0C48     		ldr	r0, .L25
 508 0004 0C4B     		ldr	r3, .L25+4
 509 0006 0360     		str	r3, [r0]
 228:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 510              		.loc 1 228 3 is_stmt 1 view .LVU146
 228:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 511              		.loc 1 228 20 is_stmt 0 view .LVU147
 512 0008 0023     		movs	r3, #0
 513 000a 4360     		str	r3, [r0, #4]
 229:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 514              		.loc 1 229 3 is_stmt 1 view .LVU148
 229:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 515              		.loc 1 229 25 is_stmt 0 view .LVU149
 516 000c 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 24


 517              		.loc 1 230 3 is_stmt 1 view .LVU150
 230:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 518              		.loc 1 230 28 is_stmt 0 view .LVU151
 519 000e C360     		str	r3, [r0, #12]
 231:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 520              		.loc 1 231 3 is_stmt 1 view .LVU152
 231:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 521              		.loc 1 231 34 is_stmt 0 view .LVU153
 522 0010 8362     		str	r3, [r0, #40]
 232:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 523              		.loc 1 232 3 is_stmt 1 view .LVU154
 232:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 524              		.loc 1 232 37 is_stmt 0 view .LVU155
 525 0012 C362     		str	r3, [r0, #44]
 233:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 526              		.loc 1 233 3 is_stmt 1 view .LVU156
 233:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 527              		.loc 1 233 32 is_stmt 0 view .LVU157
 528 0014 0363     		str	r3, [r0, #48]
 234:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 529              		.loc 1 234 3 is_stmt 1 view .LVU158
 234:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 530              		.loc 1 234 33 is_stmt 0 view .LVU159
 531 0016 4363     		str	r3, [r0, #52]
 235:Core/Src/main.c ****   {
 532              		.loc 1 235 3 is_stmt 1 view .LVU160
 235:Core/Src/main.c ****   {
 533              		.loc 1 235 7 is_stmt 0 view .LVU161
 534 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 535              	.LVL18:
 235:Core/Src/main.c ****   {
 536              		.loc 1 235 6 view .LVU162
 537 001c 28B9     		cbnz	r0, .L23
 239:Core/Src/main.c ****   {
 538              		.loc 1 239 3 is_stmt 1 view .LVU163
 239:Core/Src/main.c ****   {
 539              		.loc 1 239 7 is_stmt 0 view .LVU164
 540 001e 0121     		movs	r1, #1
 541 0020 0448     		ldr	r0, .L25
 542 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 543              	.LVL19:
 239:Core/Src/main.c ****   {
 544              		.loc 1 239 6 view .LVU165
 545 0026 10B9     		cbnz	r0, .L24
 247:Core/Src/main.c **** 
 546              		.loc 1 247 1 view .LVU166
 547 0028 08BD     		pop	{r3, pc}
 548              	.L23:
 237:Core/Src/main.c ****   }
 549              		.loc 1 237 5 is_stmt 1 view .LVU167
 550 002a FFF7FEFF 		bl	Error_Handler
 551              	.LVL20:
 552              	.L24:
 241:Core/Src/main.c ****   }
 553              		.loc 1 241 5 view .LVU168
 554 002e FFF7FEFF 		bl	Error_Handler
 555              	.LVL21:
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 25


 556              	.L26:
 557 0032 00BF     		.align	2
 558              	.L25:
 559 0034 00000000 		.word	.LANCHOR1
 560 0038 00B00240 		.word	1073917952
 561              		.cfi_endproc
 562              	.LFE133:
 564              		.section	.text.MX_FMC_Init,"ax",%progbits
 565              		.align	1
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	MX_FMC_Init:
 571              	.LFB139:
 478:Core/Src/main.c **** 
 572              		.loc 1 478 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 32
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576 0000 00B5     		push	{lr}
 577              	.LCFI6:
 578              		.cfi_def_cfa_offset 4
 579              		.cfi_offset 14, -4
 580 0002 89B0     		sub	sp, sp, #36
 581              	.LCFI7:
 582              		.cfi_def_cfa_offset 40
 484:Core/Src/main.c **** 
 583              		.loc 1 484 3 view .LVU170
 484:Core/Src/main.c **** 
 584              		.loc 1 484 27 is_stmt 0 view .LVU171
 585 0004 0023     		movs	r3, #0
 586 0006 0193     		str	r3, [sp, #4]
 587 0008 0293     		str	r3, [sp, #8]
 588 000a 0393     		str	r3, [sp, #12]
 589 000c 0493     		str	r3, [sp, #16]
 590 000e 0593     		str	r3, [sp, #20]
 591 0010 0693     		str	r3, [sp, #24]
 592 0012 0793     		str	r3, [sp, #28]
 492:Core/Src/main.c ****   /* hsdram1.Init */
 593              		.loc 1 492 3 is_stmt 1 view .LVU172
 492:Core/Src/main.c ****   /* hsdram1.Init */
 594              		.loc 1 492 20 is_stmt 0 view .LVU173
 595 0014 1448     		ldr	r0, .L31
 596 0016 154A     		ldr	r2, .L31+4
 597 0018 0260     		str	r2, [r0]
 494:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 598              		.loc 1 494 3 is_stmt 1 view .LVU174
 494:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 599              		.loc 1 494 23 is_stmt 0 view .LVU175
 600 001a 0122     		movs	r2, #1
 601 001c 4260     		str	r2, [r0, #4]
 495:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 602              		.loc 1 495 3 is_stmt 1 view .LVU176
 495:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 603              		.loc 1 495 33 is_stmt 0 view .LVU177
 604 001e 8360     		str	r3, [r0, #8]
 496:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 26


 605              		.loc 1 496 3 is_stmt 1 view .LVU178
 496:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 606              		.loc 1 496 30 is_stmt 0 view .LVU179
 607 0020 0421     		movs	r1, #4
 608 0022 C160     		str	r1, [r0, #12]
 497:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 609              		.loc 1 497 3 is_stmt 1 view .LVU180
 497:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 610              		.loc 1 497 32 is_stmt 0 view .LVU181
 611 0024 1022     		movs	r2, #16
 612 0026 0261     		str	r2, [r0, #16]
 498:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 613              		.loc 1 498 3 is_stmt 1 view .LVU182
 498:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 614              		.loc 1 498 35 is_stmt 0 view .LVU183
 615 0028 4022     		movs	r2, #64
 616 002a 4261     		str	r2, [r0, #20]
 499:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 617              		.loc 1 499 3 is_stmt 1 view .LVU184
 499:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 618              		.loc 1 499 27 is_stmt 0 view .LVU185
 619 002c 4FF4C072 		mov	r2, #384
 620 0030 8261     		str	r2, [r0, #24]
 500:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 621              		.loc 1 500 3 is_stmt 1 view .LVU186
 500:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 622              		.loc 1 500 32 is_stmt 0 view .LVU187
 623 0032 C361     		str	r3, [r0, #28]
 501:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 624              		.loc 1 501 3 is_stmt 1 view .LVU188
 501:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 625              		.loc 1 501 30 is_stmt 0 view .LVU189
 626 0034 4FF40062 		mov	r2, #2048
 627 0038 0262     		str	r2, [r0, #32]
 502:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 628              		.loc 1 502 3 is_stmt 1 view .LVU190
 502:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 629              		.loc 1 502 26 is_stmt 0 view .LVU191
 630 003a 4362     		str	r3, [r0, #36]
 503:Core/Src/main.c ****   /* SdramTiming */
 631              		.loc 1 503 3 is_stmt 1 view .LVU192
 503:Core/Src/main.c ****   /* SdramTiming */
 632              		.loc 1 503 30 is_stmt 0 view .LVU193
 633 003c 4FF40053 		mov	r3, #8192
 634 0040 8362     		str	r3, [r0, #40]
 505:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 635              		.loc 1 505 3 is_stmt 1 view .LVU194
 505:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 636              		.loc 1 505 33 is_stmt 0 view .LVU195
 637 0042 0223     		movs	r3, #2
 638 0044 0193     		str	r3, [sp, #4]
 506:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 639              		.loc 1 506 3 is_stmt 1 view .LVU196
 506:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 640              		.loc 1 506 36 is_stmt 0 view .LVU197
 641 0046 0722     		movs	r2, #7
 642 0048 0292     		str	r2, [sp, #8]
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 27


 507:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 643              		.loc 1 507 3 is_stmt 1 view .LVU198
 507:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 644              		.loc 1 507 31 is_stmt 0 view .LVU199
 645 004a 0391     		str	r1, [sp, #12]
 508:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 646              		.loc 1 508 3 is_stmt 1 view .LVU200
 508:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 647              		.loc 1 508 29 is_stmt 0 view .LVU201
 648 004c 0492     		str	r2, [sp, #16]
 509:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 649              		.loc 1 509 3 is_stmt 1 view .LVU202
 509:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 650              		.loc 1 509 33 is_stmt 0 view .LVU203
 651 004e 0322     		movs	r2, #3
 652 0050 0592     		str	r2, [sp, #20]
 510:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 653              		.loc 1 510 3 is_stmt 1 view .LVU204
 510:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 654              		.loc 1 510 23 is_stmt 0 view .LVU205
 655 0052 0693     		str	r3, [sp, #24]
 511:Core/Src/main.c **** 
 656              		.loc 1 511 3 is_stmt 1 view .LVU206
 511:Core/Src/main.c **** 
 657              		.loc 1 511 24 is_stmt 0 view .LVU207
 658 0054 0793     		str	r3, [sp, #28]
 513:Core/Src/main.c ****   {
 659              		.loc 1 513 3 is_stmt 1 view .LVU208
 513:Core/Src/main.c ****   {
 660              		.loc 1 513 7 is_stmt 0 view .LVU209
 661 0056 6944     		add	r1, sp, r1
 662 0058 FFF7FEFF 		bl	HAL_SDRAM_Init
 663              	.LVL22:
 513:Core/Src/main.c ****   {
 664              		.loc 1 513 6 view .LVU210
 665 005c 10B9     		cbnz	r0, .L30
 521:Core/Src/main.c **** 
 666              		.loc 1 521 1 view .LVU211
 667 005e 09B0     		add	sp, sp, #36
 668              	.LCFI8:
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 4
 671              		@ sp needed
 672 0060 5DF804FB 		ldr	pc, [sp], #4
 673              	.L30:
 674              	.LCFI9:
 675              		.cfi_restore_state
 515:Core/Src/main.c ****   }
 676              		.loc 1 515 5 is_stmt 1 view .LVU212
 677 0064 FFF7FEFF 		bl	Error_Handler
 678              	.LVL23:
 679              	.L32:
 680              		.align	2
 681              	.L31:
 682 0068 00000000 		.word	.LANCHOR2
 683 006c 400100A0 		.word	-1610612416
 684              		.cfi_endproc
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 28


 685              	.LFE139:
 687              		.section	.text.MX_I2C3_Init,"ax",%progbits
 688              		.align	1
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 693              	MX_I2C3_Init:
 694              	.LFB134:
 255:Core/Src/main.c **** 
 695              		.loc 1 255 1 view -0
 696              		.cfi_startproc
 697              		@ args = 0, pretend = 0, frame = 0
 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699 0000 08B5     		push	{r3, lr}
 700              	.LCFI10:
 701              		.cfi_def_cfa_offset 8
 702              		.cfi_offset 3, -8
 703              		.cfi_offset 14, -4
 264:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 704              		.loc 1 264 3 view .LVU214
 264:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 705              		.loc 1 264 18 is_stmt 0 view .LVU215
 706 0002 1148     		ldr	r0, .L41
 707 0004 114B     		ldr	r3, .L41+4
 708 0006 0360     		str	r3, [r0]
 265:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 709              		.loc 1 265 3 is_stmt 1 view .LVU216
 265:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 710              		.loc 1 265 25 is_stmt 0 view .LVU217
 711 0008 114B     		ldr	r3, .L41+8
 712 000a 4360     		str	r3, [r0, #4]
 266:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 713              		.loc 1 266 3 is_stmt 1 view .LVU218
 266:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 714              		.loc 1 266 24 is_stmt 0 view .LVU219
 715 000c 0023     		movs	r3, #0
 716 000e 8360     		str	r3, [r0, #8]
 267:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 717              		.loc 1 267 3 is_stmt 1 view .LVU220
 267:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 718              		.loc 1 267 26 is_stmt 0 view .LVU221
 719 0010 C360     		str	r3, [r0, #12]
 268:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 720              		.loc 1 268 3 is_stmt 1 view .LVU222
 268:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 721              		.loc 1 268 29 is_stmt 0 view .LVU223
 722 0012 4FF48042 		mov	r2, #16384
 723 0016 0261     		str	r2, [r0, #16]
 269:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 724              		.loc 1 269 3 is_stmt 1 view .LVU224
 269:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 725              		.loc 1 269 30 is_stmt 0 view .LVU225
 726 0018 4361     		str	r3, [r0, #20]
 270:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 727              		.loc 1 270 3 is_stmt 1 view .LVU226
 270:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 728              		.loc 1 270 26 is_stmt 0 view .LVU227
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 29


 729 001a 8361     		str	r3, [r0, #24]
 271:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 730              		.loc 1 271 3 is_stmt 1 view .LVU228
 271:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 731              		.loc 1 271 30 is_stmt 0 view .LVU229
 732 001c C361     		str	r3, [r0, #28]
 272:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 733              		.loc 1 272 3 is_stmt 1 view .LVU230
 272:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 734              		.loc 1 272 28 is_stmt 0 view .LVU231
 735 001e 0362     		str	r3, [r0, #32]
 273:Core/Src/main.c ****   {
 736              		.loc 1 273 3 is_stmt 1 view .LVU232
 273:Core/Src/main.c ****   {
 737              		.loc 1 273 7 is_stmt 0 view .LVU233
 738 0020 FFF7FEFF 		bl	HAL_I2C_Init
 739              	.LVL24:
 273:Core/Src/main.c ****   {
 740              		.loc 1 273 6 view .LVU234
 741 0024 50B9     		cbnz	r0, .L38
 280:Core/Src/main.c ****   {
 742              		.loc 1 280 3 is_stmt 1 view .LVU235
 280:Core/Src/main.c ****   {
 743              		.loc 1 280 7 is_stmt 0 view .LVU236
 744 0026 0021     		movs	r1, #0
 745 0028 0748     		ldr	r0, .L41
 746 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 747              	.LVL25:
 280:Core/Src/main.c ****   {
 748              		.loc 1 280 6 view .LVU237
 749 002e 38B9     		cbnz	r0, .L39
 287:Core/Src/main.c ****   {
 750              		.loc 1 287 3 is_stmt 1 view .LVU238
 287:Core/Src/main.c ****   {
 751              		.loc 1 287 7 is_stmt 0 view .LVU239
 752 0030 0021     		movs	r1, #0
 753 0032 0548     		ldr	r0, .L41
 754 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 755              	.LVL26:
 287:Core/Src/main.c ****   {
 756              		.loc 1 287 6 view .LVU240
 757 0038 20B9     		cbnz	r0, .L40
 295:Core/Src/main.c **** 
 758              		.loc 1 295 1 view .LVU241
 759 003a 08BD     		pop	{r3, pc}
 760              	.L38:
 275:Core/Src/main.c ****   }
 761              		.loc 1 275 5 is_stmt 1 view .LVU242
 762 003c FFF7FEFF 		bl	Error_Handler
 763              	.LVL27:
 764              	.L39:
 282:Core/Src/main.c ****   }
 765              		.loc 1 282 5 view .LVU243
 766 0040 FFF7FEFF 		bl	Error_Handler
 767              	.LVL28:
 768              	.L40:
 289:Core/Src/main.c ****   }
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 30


 769              		.loc 1 289 5 view .LVU244
 770 0044 FFF7FEFF 		bl	Error_Handler
 771              	.LVL29:
 772              	.L42:
 773              		.align	2
 774              	.L41:
 775 0048 00000000 		.word	.LANCHOR3
 776 004c 005C0040 		.word	1073765376
 777 0050 A0860100 		.word	100000
 778              		.cfi_endproc
 779              	.LFE134:
 781              		.section	.text.MX_LTDC_Init,"ax",%progbits
 782              		.align	1
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	MX_LTDC_Init:
 788              	.LFB135:
 303:Core/Src/main.c **** 
 789              		.loc 1 303 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 56
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793 0000 00B5     		push	{lr}
 794              	.LCFI11:
 795              		.cfi_def_cfa_offset 4
 796              		.cfi_offset 14, -4
 797 0002 8FB0     		sub	sp, sp, #60
 798              	.LCFI12:
 799              		.cfi_def_cfa_offset 64
 309:Core/Src/main.c **** 
 800              		.loc 1 309 3 view .LVU246
 309:Core/Src/main.c **** 
 801              		.loc 1 309 24 is_stmt 0 view .LVU247
 802 0004 3422     		movs	r2, #52
 803 0006 0021     		movs	r1, #0
 804 0008 01A8     		add	r0, sp, #4
 805 000a FFF7FEFF 		bl	memset
 806              	.LVL30:
 314:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 807              		.loc 1 314 3 is_stmt 1 view .LVU248
 314:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 808              		.loc 1 314 18 is_stmt 0 view .LVU249
 809 000e 2748     		ldr	r0, .L49
 810 0010 274B     		ldr	r3, .L49+4
 811 0012 0360     		str	r3, [r0]
 315:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 812              		.loc 1 315 3 is_stmt 1 view .LVU250
 315:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 813              		.loc 1 315 25 is_stmt 0 view .LVU251
 814 0014 0023     		movs	r3, #0
 815 0016 4360     		str	r3, [r0, #4]
 316:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 816              		.loc 1 316 3 is_stmt 1 view .LVU252
 316:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 817              		.loc 1 316 25 is_stmt 0 view .LVU253
 818 0018 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 31


 317:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 819              		.loc 1 317 3 is_stmt 1 view .LVU254
 317:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 820              		.loc 1 317 25 is_stmt 0 view .LVU255
 821 001a C360     		str	r3, [r0, #12]
 318:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 9;
 822              		.loc 1 318 3 is_stmt 1 view .LVU256
 318:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 9;
 823              		.loc 1 318 25 is_stmt 0 view .LVU257
 824 001c 0361     		str	r3, [r0, #16]
 319:Core/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 825              		.loc 1 319 3 is_stmt 1 view .LVU258
 319:Core/Src/main.c ****   hltdc.Init.VerticalSync = 1;
 826              		.loc 1 319 29 is_stmt 0 view .LVU259
 827 001e 0922     		movs	r2, #9
 828 0020 4261     		str	r2, [r0, #20]
 320:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 29;
 829              		.loc 1 320 3 is_stmt 1 view .LVU260
 320:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 29;
 830              		.loc 1 320 27 is_stmt 0 view .LVU261
 831 0022 0122     		movs	r2, #1
 832 0024 8261     		str	r2, [r0, #24]
 321:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 3;
 833              		.loc 1 321 3 is_stmt 1 view .LVU262
 321:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 3;
 834              		.loc 1 321 29 is_stmt 0 view .LVU263
 835 0026 1D22     		movs	r2, #29
 836 0028 C261     		str	r2, [r0, #28]
 322:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 269;
 837              		.loc 1 322 3 is_stmt 1 view .LVU264
 322:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 269;
 838              		.loc 1 322 29 is_stmt 0 view .LVU265
 839 002a 0322     		movs	r2, #3
 840 002c 0262     		str	r2, [r0, #32]
 323:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 323;
 841              		.loc 1 323 3 is_stmt 1 view .LVU266
 323:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 323;
 842              		.loc 1 323 33 is_stmt 0 view .LVU267
 843 002e 40F20D12 		movw	r2, #269
 844 0032 4262     		str	r2, [r0, #36]
 324:Core/Src/main.c ****   hltdc.Init.TotalWidth = 279;
 845              		.loc 1 324 3 is_stmt 1 view .LVU268
 324:Core/Src/main.c ****   hltdc.Init.TotalWidth = 279;
 846              		.loc 1 324 33 is_stmt 0 view .LVU269
 847 0034 40F24312 		movw	r2, #323
 848 0038 8262     		str	r2, [r0, #40]
 325:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 327;
 849              		.loc 1 325 3 is_stmt 1 view .LVU270
 325:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 327;
 850              		.loc 1 325 25 is_stmt 0 view .LVU271
 851 003a 40F21712 		movw	r2, #279
 852 003e C262     		str	r2, [r0, #44]
 326:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 853              		.loc 1 326 3 is_stmt 1 view .LVU272
 326:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 854              		.loc 1 326 25 is_stmt 0 view .LVU273
 855 0040 40F24712 		movw	r2, #327
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 32


 856 0044 0263     		str	r2, [r0, #48]
 327:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 857              		.loc 1 327 3 is_stmt 1 view .LVU274
 327:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 858              		.loc 1 327 29 is_stmt 0 view .LVU275
 859 0046 80F83430 		strb	r3, [r0, #52]
 328:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 860              		.loc 1 328 3 is_stmt 1 view .LVU276
 328:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 861              		.loc 1 328 30 is_stmt 0 view .LVU277
 862 004a 80F83530 		strb	r3, [r0, #53]
 329:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 863              		.loc 1 329 3 is_stmt 1 view .LVU278
 329:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 864              		.loc 1 329 28 is_stmt 0 view .LVU279
 865 004e 80F83630 		strb	r3, [r0, #54]
 330:Core/Src/main.c ****   {
 866              		.loc 1 330 3 is_stmt 1 view .LVU280
 330:Core/Src/main.c ****   {
 867              		.loc 1 330 7 is_stmt 0 view .LVU281
 868 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 869              	.LVL31:
 330:Core/Src/main.c ****   {
 870              		.loc 1 330 6 view .LVU282
 871 0056 20BB     		cbnz	r0, .L47
 334:Core/Src/main.c ****   pLayerCfg.WindowX1 = 240;
 872              		.loc 1 334 3 is_stmt 1 view .LVU283
 334:Core/Src/main.c ****   pLayerCfg.WindowX1 = 240;
 873              		.loc 1 334 22 is_stmt 0 view .LVU284
 874 0058 0022     		movs	r2, #0
 875 005a 0192     		str	r2, [sp, #4]
 335:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 876              		.loc 1 335 3 is_stmt 1 view .LVU285
 335:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 877              		.loc 1 335 22 is_stmt 0 view .LVU286
 878 005c F021     		movs	r1, #240
 879 005e 0291     		str	r1, [sp, #8]
 336:Core/Src/main.c ****   pLayerCfg.WindowY1 = 320;
 880              		.loc 1 336 3 is_stmt 1 view .LVU287
 336:Core/Src/main.c ****   pLayerCfg.WindowY1 = 320;
 881              		.loc 1 336 22 is_stmt 0 view .LVU288
 882 0060 0392     		str	r2, [sp, #12]
 337:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 883              		.loc 1 337 3 is_stmt 1 view .LVU289
 337:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 884              		.loc 1 337 22 is_stmt 0 view .LVU290
 885 0062 4FF4A073 		mov	r3, #320
 886 0066 0493     		str	r3, [sp, #16]
 338:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 887              		.loc 1 338 3 is_stmt 1 view .LVU291
 338:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 888              		.loc 1 338 25 is_stmt 0 view .LVU292
 889 0068 0220     		movs	r0, #2
 890 006a 0590     		str	r0, [sp, #20]
 339:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 891              		.loc 1 339 3 is_stmt 1 view .LVU293
 339:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 33


 892              		.loc 1 339 19 is_stmt 0 view .LVU294
 893 006c FF20     		movs	r0, #255
 894 006e 0690     		str	r0, [sp, #24]
 340:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 895              		.loc 1 340 3 is_stmt 1 view .LVU295
 340:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 896              		.loc 1 340 20 is_stmt 0 view .LVU296
 897 0070 0792     		str	r2, [sp, #28]
 341:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 898              		.loc 1 341 3 is_stmt 1 view .LVU297
 341:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 899              		.loc 1 341 29 is_stmt 0 view .LVU298
 900 0072 4FF4C060 		mov	r0, #1536
 901 0076 0890     		str	r0, [sp, #32]
 342:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 902              		.loc 1 342 3 is_stmt 1 view .LVU299
 342:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xD0000000;
 903              		.loc 1 342 29 is_stmt 0 view .LVU300
 904 0078 0720     		movs	r0, #7
 905 007a 0990     		str	r0, [sp, #36]
 343:Core/Src/main.c ****   pLayerCfg.ImageWidth = 240;
 906              		.loc 1 343 3 is_stmt 1 view .LVU301
 343:Core/Src/main.c ****   pLayerCfg.ImageWidth = 240;
 907              		.loc 1 343 27 is_stmt 0 view .LVU302
 908 007c 4FF05040 		mov	r0, #-805306368
 909 0080 0A90     		str	r0, [sp, #40]
 344:Core/Src/main.c ****   pLayerCfg.ImageHeight = 320;
 910              		.loc 1 344 3 is_stmt 1 view .LVU303
 344:Core/Src/main.c ****   pLayerCfg.ImageHeight = 320;
 911              		.loc 1 344 24 is_stmt 0 view .LVU304
 912 0082 0B91     		str	r1, [sp, #44]
 345:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 913              		.loc 1 345 3 is_stmt 1 view .LVU305
 345:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 914              		.loc 1 345 25 is_stmt 0 view .LVU306
 915 0084 0C93     		str	r3, [sp, #48]
 346:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 916              		.loc 1 346 3 is_stmt 1 view .LVU307
 346:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 917              		.loc 1 346 28 is_stmt 0 view .LVU308
 918 0086 8DF83420 		strb	r2, [sp, #52]
 347:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 919              		.loc 1 347 3 is_stmt 1 view .LVU309
 347:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 920              		.loc 1 347 29 is_stmt 0 view .LVU310
 921 008a 8DF83520 		strb	r2, [sp, #53]
 348:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 922              		.loc 1 348 3 is_stmt 1 view .LVU311
 348:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 923              		.loc 1 348 27 is_stmt 0 view .LVU312
 924 008e 8DF83620 		strb	r2, [sp, #54]
 349:Core/Src/main.c ****   {
 925              		.loc 1 349 3 is_stmt 1 view .LVU313
 349:Core/Src/main.c ****   {
 926              		.loc 1 349 7 is_stmt 0 view .LVU314
 927 0092 01A9     		add	r1, sp, #4
 928 0094 0548     		ldr	r0, .L49
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 34


 929 0096 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 930              	.LVL32:
 349:Core/Src/main.c ****   {
 931              		.loc 1 349 6 view .LVU315
 932 009a 20B9     		cbnz	r0, .L48
 357:Core/Src/main.c **** 
 933              		.loc 1 357 1 view .LVU316
 934 009c 0FB0     		add	sp, sp, #60
 935              	.LCFI13:
 936              		.cfi_remember_state
 937              		.cfi_def_cfa_offset 4
 938              		@ sp needed
 939 009e 5DF804FB 		ldr	pc, [sp], #4
 940              	.L47:
 941              	.LCFI14:
 942              		.cfi_restore_state
 332:Core/Src/main.c ****   }
 943              		.loc 1 332 5 is_stmt 1 view .LVU317
 944 00a2 FFF7FEFF 		bl	Error_Handler
 945              	.LVL33:
 946              	.L48:
 351:Core/Src/main.c ****   }
 947              		.loc 1 351 5 view .LVU318
 948 00a6 FFF7FEFF 		bl	Error_Handler
 949              	.LVL34:
 950              	.L50:
 951 00aa 00BF     		.align	2
 952              	.L49:
 953 00ac 00000000 		.word	.LANCHOR4
 954 00b0 00680140 		.word	1073833984
 955              		.cfi_endproc
 956              	.LFE135:
 958              		.section	.text.MX_SPI5_Init,"ax",%progbits
 959              		.align	1
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	MX_SPI5_Init:
 965              	.LFB136:
 365:Core/Src/main.c **** 
 966              		.loc 1 365 1 view -0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
 970 0000 08B5     		push	{r3, lr}
 971              	.LCFI15:
 972              		.cfi_def_cfa_offset 8
 973              		.cfi_offset 3, -8
 974              		.cfi_offset 14, -4
 375:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 975              		.loc 1 375 3 view .LVU320
 375:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 976              		.loc 1 375 18 is_stmt 0 view .LVU321
 977 0002 0D48     		ldr	r0, .L55
 978 0004 0D4B     		ldr	r3, .L55+4
 979 0006 0360     		str	r3, [r0]
 376:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 35


 980              		.loc 1 376 3 is_stmt 1 view .LVU322
 376:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 981              		.loc 1 376 19 is_stmt 0 view .LVU323
 982 0008 4FF48273 		mov	r3, #260
 983 000c 4360     		str	r3, [r0, #4]
 377:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 984              		.loc 1 377 3 is_stmt 1 view .LVU324
 377:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 985              		.loc 1 377 24 is_stmt 0 view .LVU325
 986 000e 0023     		movs	r3, #0
 987 0010 8360     		str	r3, [r0, #8]
 378:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 988              		.loc 1 378 3 is_stmt 1 view .LVU326
 378:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 989              		.loc 1 378 23 is_stmt 0 view .LVU327
 990 0012 C360     		str	r3, [r0, #12]
 379:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 991              		.loc 1 379 3 is_stmt 1 view .LVU328
 379:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 992              		.loc 1 379 26 is_stmt 0 view .LVU329
 993 0014 0361     		str	r3, [r0, #16]
 380:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 994              		.loc 1 380 3 is_stmt 1 view .LVU330
 380:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_SOFT;
 995              		.loc 1 380 23 is_stmt 0 view .LVU331
 996 0016 4361     		str	r3, [r0, #20]
 381:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 997              		.loc 1 381 3 is_stmt 1 view .LVU332
 381:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 998              		.loc 1 381 18 is_stmt 0 view .LVU333
 999 0018 4FF40072 		mov	r2, #512
 1000 001c 8261     		str	r2, [r0, #24]
 382:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1001              		.loc 1 382 3 is_stmt 1 view .LVU334
 382:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1002              		.loc 1 382 32 is_stmt 0 view .LVU335
 1003 001e 1822     		movs	r2, #24
 1004 0020 C261     		str	r2, [r0, #28]
 383:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1005              		.loc 1 383 3 is_stmt 1 view .LVU336
 383:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1006              		.loc 1 383 23 is_stmt 0 view .LVU337
 1007 0022 0362     		str	r3, [r0, #32]
 384:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1008              		.loc 1 384 3 is_stmt 1 view .LVU338
 384:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1009              		.loc 1 384 21 is_stmt 0 view .LVU339
 1010 0024 4362     		str	r3, [r0, #36]
 385:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 10;
 1011              		.loc 1 385 3 is_stmt 1 view .LVU340
 385:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 10;
 1012              		.loc 1 385 29 is_stmt 0 view .LVU341
 1013 0026 8362     		str	r3, [r0, #40]
 386:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1014              		.loc 1 386 3 is_stmt 1 view .LVU342
 386:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1015              		.loc 1 386 28 is_stmt 0 view .LVU343
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 36


 1016 0028 0A23     		movs	r3, #10
 1017 002a C362     		str	r3, [r0, #44]
 387:Core/Src/main.c ****   {
 1018              		.loc 1 387 3 is_stmt 1 view .LVU344
 387:Core/Src/main.c ****   {
 1019              		.loc 1 387 7 is_stmt 0 view .LVU345
 1020 002c FFF7FEFF 		bl	HAL_SPI_Init
 1021              	.LVL35:
 387:Core/Src/main.c ****   {
 1022              		.loc 1 387 6 view .LVU346
 1023 0030 00B9     		cbnz	r0, .L54
 395:Core/Src/main.c **** 
 1024              		.loc 1 395 1 view .LVU347
 1025 0032 08BD     		pop	{r3, pc}
 1026              	.L54:
 389:Core/Src/main.c ****   }
 1027              		.loc 1 389 5 is_stmt 1 view .LVU348
 1028 0034 FFF7FEFF 		bl	Error_Handler
 1029              	.LVL36:
 1030              	.L56:
 1031              		.align	2
 1032              	.L55:
 1033 0038 00000000 		.word	.LANCHOR5
 1034 003c 00500140 		.word	1073827840
 1035              		.cfi_endproc
 1036              	.LFE136:
 1038              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1039              		.align	1
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1044              	MX_TIM1_Init:
 1045              	.LFB137:
 403:Core/Src/main.c **** 
 1046              		.loc 1 403 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 24
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050 0000 00B5     		push	{lr}
 1051              	.LCFI16:
 1052              		.cfi_def_cfa_offset 4
 1053              		.cfi_offset 14, -4
 1054 0002 87B0     		sub	sp, sp, #28
 1055              	.LCFI17:
 1056              		.cfi_def_cfa_offset 32
 409:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1057              		.loc 1 409 3 view .LVU350
 409:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1058              		.loc 1 409 26 is_stmt 0 view .LVU351
 1059 0004 0023     		movs	r3, #0
 1060 0006 0293     		str	r3, [sp, #8]
 1061 0008 0393     		str	r3, [sp, #12]
 1062 000a 0493     		str	r3, [sp, #16]
 1063 000c 0593     		str	r3, [sp, #20]
 410:Core/Src/main.c **** 
 1064              		.loc 1 410 3 is_stmt 1 view .LVU352
 410:Core/Src/main.c **** 
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 37


 1065              		.loc 1 410 27 is_stmt 0 view .LVU353
 1066 000e 0093     		str	r3, [sp]
 1067 0010 0193     		str	r3, [sp, #4]
 415:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1068              		.loc 1 415 3 is_stmt 1 view .LVU354
 415:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1069              		.loc 1 415 18 is_stmt 0 view .LVU355
 1070 0012 1348     		ldr	r0, .L65
 1071 0014 134A     		ldr	r2, .L65+4
 1072 0016 0260     		str	r2, [r0]
 416:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1073              		.loc 1 416 3 is_stmt 1 view .LVU356
 416:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1074              		.loc 1 416 24 is_stmt 0 view .LVU357
 1075 0018 4360     		str	r3, [r0, #4]
 417:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1076              		.loc 1 417 3 is_stmt 1 view .LVU358
 417:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1077              		.loc 1 417 26 is_stmt 0 view .LVU359
 1078 001a 8360     		str	r3, [r0, #8]
 418:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1079              		.loc 1 418 3 is_stmt 1 view .LVU360
 418:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1080              		.loc 1 418 21 is_stmt 0 view .LVU361
 1081 001c 4FF6FF72 		movw	r2, #65535
 1082 0020 C260     		str	r2, [r0, #12]
 419:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1083              		.loc 1 419 3 is_stmt 1 view .LVU362
 419:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1084              		.loc 1 419 28 is_stmt 0 view .LVU363
 1085 0022 0361     		str	r3, [r0, #16]
 420:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1086              		.loc 1 420 3 is_stmt 1 view .LVU364
 420:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1087              		.loc 1 420 32 is_stmt 0 view .LVU365
 1088 0024 4361     		str	r3, [r0, #20]
 421:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1089              		.loc 1 421 3 is_stmt 1 view .LVU366
 421:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1090              		.loc 1 421 32 is_stmt 0 view .LVU367
 1091 0026 8361     		str	r3, [r0, #24]
 422:Core/Src/main.c ****   {
 1092              		.loc 1 422 3 is_stmt 1 view .LVU368
 422:Core/Src/main.c ****   {
 1093              		.loc 1 422 7 is_stmt 0 view .LVU369
 1094 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1095              	.LVL37:
 422:Core/Src/main.c ****   {
 1096              		.loc 1 422 6 view .LVU370
 1097 002c 90B9     		cbnz	r0, .L62
 426:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1098              		.loc 1 426 3 is_stmt 1 view .LVU371
 426:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1099              		.loc 1 426 34 is_stmt 0 view .LVU372
 1100 002e 4FF48053 		mov	r3, #4096
 1101 0032 0293     		str	r3, [sp, #8]
 427:Core/Src/main.c ****   {
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 38


 1102              		.loc 1 427 3 is_stmt 1 view .LVU373
 427:Core/Src/main.c ****   {
 1103              		.loc 1 427 7 is_stmt 0 view .LVU374
 1104 0034 02A9     		add	r1, sp, #8
 1105 0036 0A48     		ldr	r0, .L65
 1106 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1107              	.LVL38:
 427:Core/Src/main.c ****   {
 1108              		.loc 1 427 6 view .LVU375
 1109 003c 60B9     		cbnz	r0, .L63
 431:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1110              		.loc 1 431 3 is_stmt 1 view .LVU376
 431:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1111              		.loc 1 431 37 is_stmt 0 view .LVU377
 1112 003e 0023     		movs	r3, #0
 1113 0040 0093     		str	r3, [sp]
 432:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1114              		.loc 1 432 3 is_stmt 1 view .LVU378
 432:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1115              		.loc 1 432 33 is_stmt 0 view .LVU379
 1116 0042 0193     		str	r3, [sp, #4]
 433:Core/Src/main.c ****   {
 1117              		.loc 1 433 3 is_stmt 1 view .LVU380
 433:Core/Src/main.c ****   {
 1118              		.loc 1 433 7 is_stmt 0 view .LVU381
 1119 0044 6946     		mov	r1, sp
 1120 0046 0648     		ldr	r0, .L65
 1121 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1122              	.LVL39:
 433:Core/Src/main.c ****   {
 1123              		.loc 1 433 6 view .LVU382
 1124 004c 30B9     		cbnz	r0, .L64
 441:Core/Src/main.c **** 
 1125              		.loc 1 441 1 view .LVU383
 1126 004e 07B0     		add	sp, sp, #28
 1127              	.LCFI18:
 1128              		.cfi_remember_state
 1129              		.cfi_def_cfa_offset 4
 1130              		@ sp needed
 1131 0050 5DF804FB 		ldr	pc, [sp], #4
 1132              	.L62:
 1133              	.LCFI19:
 1134              		.cfi_restore_state
 424:Core/Src/main.c ****   }
 1135              		.loc 1 424 5 is_stmt 1 view .LVU384
 1136 0054 FFF7FEFF 		bl	Error_Handler
 1137              	.LVL40:
 1138              	.L63:
 429:Core/Src/main.c ****   }
 1139              		.loc 1 429 5 view .LVU385
 1140 0058 FFF7FEFF 		bl	Error_Handler
 1141              	.LVL41:
 1142              	.L64:
 435:Core/Src/main.c ****   }
 1143              		.loc 1 435 5 view .LVU386
 1144 005c FFF7FEFF 		bl	Error_Handler
 1145              	.LVL42:
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 39


 1146              	.L66:
 1147              		.align	2
 1148              	.L65:
 1149 0060 00000000 		.word	.LANCHOR6
 1150 0064 00000140 		.word	1073807360
 1151              		.cfi_endproc
 1152              	.LFE137:
 1154              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1155              		.align	1
 1156              		.syntax unified
 1157              		.thumb
 1158              		.thumb_func
 1160              	MX_USART1_UART_Init:
 1161              	.LFB138:
 449:Core/Src/main.c **** 
 1162              		.loc 1 449 1 view -0
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 0
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 1166 0000 08B5     		push	{r3, lr}
 1167              	.LCFI20:
 1168              		.cfi_def_cfa_offset 8
 1169              		.cfi_offset 3, -8
 1170              		.cfi_offset 14, -4
 458:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1171              		.loc 1 458 3 view .LVU388
 458:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1172              		.loc 1 458 19 is_stmt 0 view .LVU389
 1173 0002 0A48     		ldr	r0, .L71
 1174 0004 0A4B     		ldr	r3, .L71+4
 1175 0006 0360     		str	r3, [r0]
 459:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1176              		.loc 1 459 3 is_stmt 1 view .LVU390
 459:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1177              		.loc 1 459 24 is_stmt 0 view .LVU391
 1178 0008 4FF4E133 		mov	r3, #115200
 1179 000c 4360     		str	r3, [r0, #4]
 460:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1180              		.loc 1 460 3 is_stmt 1 view .LVU392
 460:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1181              		.loc 1 460 26 is_stmt 0 view .LVU393
 1182 000e 0023     		movs	r3, #0
 1183 0010 8360     		str	r3, [r0, #8]
 461:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1184              		.loc 1 461 3 is_stmt 1 view .LVU394
 461:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1185              		.loc 1 461 24 is_stmt 0 view .LVU395
 1186 0012 C360     		str	r3, [r0, #12]
 462:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1187              		.loc 1 462 3 is_stmt 1 view .LVU396
 462:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1188              		.loc 1 462 22 is_stmt 0 view .LVU397
 1189 0014 0361     		str	r3, [r0, #16]
 463:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1190              		.loc 1 463 3 is_stmt 1 view .LVU398
 463:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1191              		.loc 1 463 20 is_stmt 0 view .LVU399
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 40


 1192 0016 0C22     		movs	r2, #12
 1193 0018 4261     		str	r2, [r0, #20]
 464:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1194              		.loc 1 464 3 is_stmt 1 view .LVU400
 464:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1195              		.loc 1 464 25 is_stmt 0 view .LVU401
 1196 001a 8361     		str	r3, [r0, #24]
 465:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1197              		.loc 1 465 3 is_stmt 1 view .LVU402
 465:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1198              		.loc 1 465 28 is_stmt 0 view .LVU403
 1199 001c C361     		str	r3, [r0, #28]
 466:Core/Src/main.c ****   {
 1200              		.loc 1 466 3 is_stmt 1 view .LVU404
 466:Core/Src/main.c ****   {
 1201              		.loc 1 466 7 is_stmt 0 view .LVU405
 1202 001e FFF7FEFF 		bl	HAL_UART_Init
 1203              	.LVL43:
 466:Core/Src/main.c ****   {
 1204              		.loc 1 466 6 view .LVU406
 1205 0022 00B9     		cbnz	r0, .L70
 474:Core/Src/main.c **** 
 1206              		.loc 1 474 1 view .LVU407
 1207 0024 08BD     		pop	{r3, pc}
 1208              	.L70:
 468:Core/Src/main.c ****   }
 1209              		.loc 1 468 5 is_stmt 1 view .LVU408
 1210 0026 FFF7FEFF 		bl	Error_Handler
 1211              	.LVL44:
 1212              	.L72:
 1213 002a 00BF     		.align	2
 1214              	.L71:
 1215 002c 00000000 		.word	.LANCHOR7
 1216 0030 00100140 		.word	1073811456
 1217              		.cfi_endproc
 1218              	.LFE138:
 1220              		.section	.text.SystemClock_Config,"ax",%progbits
 1221              		.align	1
 1222              		.global	SystemClock_Config
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1227              	SystemClock_Config:
 1228              	.LFB131:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1229              		.loc 1 146 1 view -0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 80
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 1233 0000 00B5     		push	{lr}
 1234              	.LCFI21:
 1235              		.cfi_def_cfa_offset 4
 1236              		.cfi_offset 14, -4
 1237 0002 95B0     		sub	sp, sp, #84
 1238              	.LCFI22:
 1239              		.cfi_def_cfa_offset 88
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 41


 1240              		.loc 1 147 3 view .LVU410
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1241              		.loc 1 147 22 is_stmt 0 view .LVU411
 1242 0004 3022     		movs	r2, #48
 1243 0006 0021     		movs	r1, #0
 1244 0008 08A8     		add	r0, sp, #32
 1245 000a FFF7FEFF 		bl	memset
 1246              	.LVL45:
 148:Core/Src/main.c **** 
 1247              		.loc 1 148 3 is_stmt 1 view .LVU412
 148:Core/Src/main.c **** 
 1248              		.loc 1 148 22 is_stmt 0 view .LVU413
 1249 000e 0023     		movs	r3, #0
 1250 0010 0393     		str	r3, [sp, #12]
 1251 0012 0493     		str	r3, [sp, #16]
 1252 0014 0593     		str	r3, [sp, #20]
 1253 0016 0693     		str	r3, [sp, #24]
 1254 0018 0793     		str	r3, [sp, #28]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1255              		.loc 1 152 3 is_stmt 1 view .LVU414
 1256              	.LBB14:
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1257              		.loc 1 152 3 view .LVU415
 1258 001a 0193     		str	r3, [sp, #4]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1259              		.loc 1 152 3 view .LVU416
 1260 001c 204A     		ldr	r2, .L79
 1261 001e 116C     		ldr	r1, [r2, #64]
 1262 0020 41F08051 		orr	r1, r1, #268435456
 1263 0024 1164     		str	r1, [r2, #64]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1264              		.loc 1 152 3 view .LVU417
 1265 0026 126C     		ldr	r2, [r2, #64]
 1266 0028 02F08052 		and	r2, r2, #268435456
 1267 002c 0192     		str	r2, [sp, #4]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1268              		.loc 1 152 3 view .LVU418
 1269 002e 019A     		ldr	r2, [sp, #4]
 1270              	.LBE14:
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1271              		.loc 1 152 3 view .LVU419
 153:Core/Src/main.c **** 
 1272              		.loc 1 153 3 view .LVU420
 1273              	.LBB15:
 153:Core/Src/main.c **** 
 1274              		.loc 1 153 3 view .LVU421
 1275 0030 0293     		str	r3, [sp, #8]
 153:Core/Src/main.c **** 
 1276              		.loc 1 153 3 view .LVU422
 1277 0032 1C4A     		ldr	r2, .L79+4
 1278 0034 1368     		ldr	r3, [r2]
 1279 0036 23F44043 		bic	r3, r3, #49152
 1280 003a 43F48043 		orr	r3, r3, #16384
 1281 003e 1360     		str	r3, [r2]
 153:Core/Src/main.c **** 
 1282              		.loc 1 153 3 view .LVU423
 1283 0040 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 42


 1284 0042 03F44043 		and	r3, r3, #49152
 1285 0046 0293     		str	r3, [sp, #8]
 153:Core/Src/main.c **** 
 1286              		.loc 1 153 3 view .LVU424
 1287 0048 029B     		ldr	r3, [sp, #8]
 1288              	.LBE15:
 153:Core/Src/main.c **** 
 1289              		.loc 1 153 3 view .LVU425
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1290              		.loc 1 158 3 view .LVU426
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1291              		.loc 1 158 36 is_stmt 0 view .LVU427
 1292 004a 0123     		movs	r3, #1
 1293 004c 0893     		str	r3, [sp, #32]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1294              		.loc 1 159 3 is_stmt 1 view .LVU428
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1295              		.loc 1 159 30 is_stmt 0 view .LVU429
 1296 004e 4FF48033 		mov	r3, #65536
 1297 0052 0993     		str	r3, [sp, #36]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1298              		.loc 1 160 3 is_stmt 1 view .LVU430
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1299              		.loc 1 160 34 is_stmt 0 view .LVU431
 1300 0054 0223     		movs	r3, #2
 1301 0056 0E93     		str	r3, [sp, #56]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1302              		.loc 1 161 3 is_stmt 1 view .LVU432
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1303              		.loc 1 161 35 is_stmt 0 view .LVU433
 1304 0058 4FF48002 		mov	r2, #4194304
 1305 005c 0F92     		str	r2, [sp, #60]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1306              		.loc 1 162 3 is_stmt 1 view .LVU434
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1307              		.loc 1 162 30 is_stmt 0 view .LVU435
 1308 005e 0422     		movs	r2, #4
 1309 0060 1092     		str	r2, [sp, #64]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1310              		.loc 1 163 3 is_stmt 1 view .LVU436
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1311              		.loc 1 163 30 is_stmt 0 view .LVU437
 1312 0062 4822     		movs	r2, #72
 1313 0064 1192     		str	r2, [sp, #68]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1314              		.loc 1 164 3 is_stmt 1 view .LVU438
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1315              		.loc 1 164 30 is_stmt 0 view .LVU439
 1316 0066 1293     		str	r3, [sp, #72]
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1317              		.loc 1 165 3 is_stmt 1 view .LVU440
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1318              		.loc 1 165 30 is_stmt 0 view .LVU441
 1319 0068 0323     		movs	r3, #3
 1320 006a 1393     		str	r3, [sp, #76]
 166:Core/Src/main.c ****   {
 1321              		.loc 1 166 3 is_stmt 1 view .LVU442
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 43


 166:Core/Src/main.c ****   {
 1322              		.loc 1 166 7 is_stmt 0 view .LVU443
 1323 006c 08A8     		add	r0, sp, #32
 1324 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1325              	.LVL46:
 166:Core/Src/main.c ****   {
 1326              		.loc 1 166 6 view .LVU444
 1327 0072 80B9     		cbnz	r0, .L77
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1328              		.loc 1 173 3 is_stmt 1 view .LVU445
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1329              		.loc 1 173 31 is_stmt 0 view .LVU446
 1330 0074 0F23     		movs	r3, #15
 1331 0076 0393     		str	r3, [sp, #12]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1332              		.loc 1 175 3 is_stmt 1 view .LVU447
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1333              		.loc 1 175 34 is_stmt 0 view .LVU448
 1334 0078 0221     		movs	r1, #2
 1335 007a 0491     		str	r1, [sp, #16]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1336              		.loc 1 176 3 is_stmt 1 view .LVU449
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1337              		.loc 1 176 35 is_stmt 0 view .LVU450
 1338 007c 0023     		movs	r3, #0
 1339 007e 0593     		str	r3, [sp, #20]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1340              		.loc 1 177 3 is_stmt 1 view .LVU451
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1341              		.loc 1 177 36 is_stmt 0 view .LVU452
 1342 0080 4FF48052 		mov	r2, #4096
 1343 0084 0692     		str	r2, [sp, #24]
 178:Core/Src/main.c **** 
 1344              		.loc 1 178 3 is_stmt 1 view .LVU453
 178:Core/Src/main.c **** 
 1345              		.loc 1 178 36 is_stmt 0 view .LVU454
 1346 0086 0793     		str	r3, [sp, #28]
 180:Core/Src/main.c ****   {
 1347              		.loc 1 180 3 is_stmt 1 view .LVU455
 180:Core/Src/main.c ****   {
 1348              		.loc 1 180 7 is_stmt 0 view .LVU456
 1349 0088 03A8     		add	r0, sp, #12
 1350 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1351              	.LVL47:
 180:Core/Src/main.c ****   {
 1352              		.loc 1 180 6 view .LVU457
 1353 008e 20B9     		cbnz	r0, .L78
 184:Core/Src/main.c **** 
 1354              		.loc 1 184 1 view .LVU458
 1355 0090 15B0     		add	sp, sp, #84
 1356              	.LCFI23:
 1357              		.cfi_remember_state
 1358              		.cfi_def_cfa_offset 4
 1359              		@ sp needed
 1360 0092 5DF804FB 		ldr	pc, [sp], #4
 1361              	.L77:
 1362              	.LCFI24:
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 44


 1363              		.cfi_restore_state
 168:Core/Src/main.c ****   }
 1364              		.loc 1 168 5 is_stmt 1 view .LVU459
 1365 0096 FFF7FEFF 		bl	Error_Handler
 1366              	.LVL48:
 1367              	.L78:
 182:Core/Src/main.c ****   }
 1368              		.loc 1 182 5 view .LVU460
 1369 009a FFF7FEFF 		bl	Error_Handler
 1370              	.LVL49:
 1371              	.L80:
 1372 009e 00BF     		.align	2
 1373              	.L79:
 1374 00a0 00380240 		.word	1073887232
 1375 00a4 00700040 		.word	1073770496
 1376              		.cfi_endproc
 1377              	.LFE131:
 1379              		.section	.text.main,"ax",%progbits
 1380              		.align	1
 1381              		.global	main
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1386              	main:
 1387              	.LFB130:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1388              		.loc 1 90 1 view -0
 1389              		.cfi_startproc
 1390              		@ Volatile: function does not return.
 1391              		@ args = 0, pretend = 0, frame = 0
 1392              		@ frame_needed = 0, uses_anonymous_args = 0
 1393 0000 08B5     		push	{r3, lr}
 1394              	.LCFI25:
 1395              		.cfi_def_cfa_offset 8
 1396              		.cfi_offset 3, -8
 1397              		.cfi_offset 14, -4
  98:Core/Src/main.c **** 
 1398              		.loc 1 98 3 view .LVU462
 1399 0002 FFF7FEFF 		bl	HAL_Init
 1400              	.LVL50:
 105:Core/Src/main.c **** 
 1401              		.loc 1 105 3 view .LVU463
 1402 0006 FFF7FEFF 		bl	SystemClock_Config
 1403              	.LVL51:
 112:Core/Src/main.c ****   MX_CRC_Init();
 1404              		.loc 1 112 3 view .LVU464
 1405 000a FFF7FEFF 		bl	MX_GPIO_Init
 1406              	.LVL52:
 113:Core/Src/main.c ****   MX_DMA2D_Init();
 1407              		.loc 1 113 3 view .LVU465
 1408 000e FFF7FEFF 		bl	MX_CRC_Init
 1409              	.LVL53:
 114:Core/Src/main.c ****   MX_FMC_Init();
 1410              		.loc 1 114 3 view .LVU466
 1411 0012 FFF7FEFF 		bl	MX_DMA2D_Init
 1412              	.LVL54:
 115:Core/Src/main.c ****   MX_I2C3_Init();
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 45


 1413              		.loc 1 115 3 view .LVU467
 1414 0016 FFF7FEFF 		bl	MX_FMC_Init
 1415              	.LVL55:
 116:Core/Src/main.c ****   MX_LTDC_Init();
 1416              		.loc 1 116 3 view .LVU468
 1417 001a FFF7FEFF 		bl	MX_I2C3_Init
 1418              	.LVL56:
 117:Core/Src/main.c ****   MX_SPI5_Init();
 1419              		.loc 1 117 3 view .LVU469
 1420 001e FFF7FEFF 		bl	MX_LTDC_Init
 1421              	.LVL57:
 118:Core/Src/main.c ****   MX_TIM1_Init();
 1422              		.loc 1 118 3 view .LVU470
 1423 0022 FFF7FEFF 		bl	MX_SPI5_Init
 1424              	.LVL58:
 119:Core/Src/main.c ****   MX_USART1_UART_Init();
 1425              		.loc 1 119 3 view .LVU471
 1426 0026 FFF7FEFF 		bl	MX_TIM1_Init
 1427              	.LVL59:
 120:Core/Src/main.c ****   MX_USB_HOST_Init();
 1428              		.loc 1 120 3 view .LVU472
 1429 002a FFF7FEFF 		bl	MX_USART1_UART_Init
 1430              	.LVL60:
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1431              		.loc 1 121 3 view .LVU473
 1432 002e FFF7FEFF 		bl	MX_USB_HOST_Init
 1433              	.LVL61:
 1434              	.L82:
 128:Core/Src/main.c ****   {
 1435              		.loc 1 128 3 discriminator 1 view .LVU474
 130:Core/Src/main.c ****     HAL_Delay(100);
 1436              		.loc 1 130 5 discriminator 1 view .LVU475
 1437 0032 4FF48041 		mov	r1, #16384
 1438 0036 0448     		ldr	r0, .L84
 1439 0038 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1440              	.LVL62:
 131:Core/Src/main.c **** 
 1441              		.loc 1 131 5 discriminator 1 view .LVU476
 1442 003c 6420     		movs	r0, #100
 1443 003e FFF7FEFF 		bl	HAL_Delay
 1444              	.LVL63:
 134:Core/Src/main.c **** 
 1445              		.loc 1 134 5 discriminator 1 view .LVU477
 1446 0042 FFF7FEFF 		bl	MX_USB_HOST_Process
 1447              	.LVL64:
 128:Core/Src/main.c ****   {
 1448              		.loc 1 128 9 discriminator 1 view .LVU478
 1449 0046 F4E7     		b	.L82
 1450              	.L85:
 1451              		.align	2
 1452              	.L84:
 1453 0048 00180240 		.word	1073879040
 1454              		.cfi_endproc
 1455              	.LFE130:
 1457              		.global	hsdram1
 1458              		.global	huart1
 1459              		.global	htim1
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 46


 1460              		.global	hspi5
 1461              		.global	hltdc
 1462              		.global	hi2c3
 1463              		.global	hdma2d
 1464              		.global	hcrc
 1465              		.section	.bss.hcrc,"aw",%nobits
 1466              		.align	2
 1467              		.set	.LANCHOR0,. + 0
 1470              	hcrc:
 1471 0000 00000000 		.space	8
 1471      00000000 
 1472              		.section	.bss.hdma2d,"aw",%nobits
 1473              		.align	2
 1474              		.set	.LANCHOR1,. + 0
 1477              	hdma2d:
 1478 0000 00000000 		.space	64
 1478      00000000 
 1478      00000000 
 1478      00000000 
 1478      00000000 
 1479              		.section	.bss.hi2c3,"aw",%nobits
 1480              		.align	2
 1481              		.set	.LANCHOR3,. + 0
 1484              	hi2c3:
 1485 0000 00000000 		.space	84
 1485      00000000 
 1485      00000000 
 1485      00000000 
 1485      00000000 
 1486              		.section	.bss.hltdc,"aw",%nobits
 1487              		.align	2
 1488              		.set	.LANCHOR4,. + 0
 1491              	hltdc:
 1492 0000 00000000 		.space	168
 1492      00000000 
 1492      00000000 
 1492      00000000 
 1492      00000000 
 1493              		.section	.bss.hsdram1,"aw",%nobits
 1494              		.align	2
 1495              		.set	.LANCHOR2,. + 0
 1498              	hsdram1:
 1499 0000 00000000 		.space	52
 1499      00000000 
 1499      00000000 
 1499      00000000 
 1499      00000000 
 1500              		.section	.bss.hspi5,"aw",%nobits
 1501              		.align	2
 1502              		.set	.LANCHOR5,. + 0
 1505              	hspi5:
 1506 0000 00000000 		.space	88
 1506      00000000 
 1506      00000000 
 1506      00000000 
 1506      00000000 
 1507              		.section	.bss.htim1,"aw",%nobits
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 47


 1508              		.align	2
 1509              		.set	.LANCHOR6,. + 0
 1512              	htim1:
 1513 0000 00000000 		.space	72
 1513      00000000 
 1513      00000000 
 1513      00000000 
 1513      00000000 
 1514              		.section	.bss.huart1,"aw",%nobits
 1515              		.align	2
 1516              		.set	.LANCHOR7,. + 0
 1519              	huart1:
 1520 0000 00000000 		.space	68
 1520      00000000 
 1520      00000000 
 1520      00000000 
 1520      00000000 
 1521              		.text
 1522              	.Letext0:
 1523              		.file 3 "d:\\vscodedev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_d
 1524              		.file 4 "d:\\vscodedev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdin
 1525              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1526              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1527              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1528              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1529              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1530              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1531              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1532              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma2d.h"
 1533              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h"
 1534              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sdram.h"
 1535              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1536              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_ltdc.h"
 1537              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1538              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1539              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1540              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1541              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1542              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h"
 1543              		.file 23 "USB_HOST/App/usb_host.h"
 1544              		.file 24 "<built-in>"
ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:354    .text.MX_GPIO_Init:0000018c $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:364    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:370    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:404    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:409    .text.Error_Handler:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:415    .text.Error_Handler:00000000 Error_Handler
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:447    .text.MX_CRC_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:452    .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:483    .text.MX_CRC_Init:00000014 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:489    .text.MX_DMA2D_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:494    .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:559    .text.MX_DMA2D_Init:00000034 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:565    .text.MX_FMC_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:570    .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:682    .text.MX_FMC_Init:00000068 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:688    .text.MX_I2C3_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:693    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:775    .text.MX_I2C3_Init:00000048 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:782    .text.MX_LTDC_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:787    .text.MX_LTDC_Init:00000000 MX_LTDC_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:953    .text.MX_LTDC_Init:000000ac $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:959    .text.MX_SPI5_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:964    .text.MX_SPI5_Init:00000000 MX_SPI5_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1033   .text.MX_SPI5_Init:00000038 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1039   .text.MX_TIM1_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1044   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1149   .text.MX_TIM1_Init:00000060 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1155   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1160   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1215   .text.MX_USART1_UART_Init:0000002c $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1221   .text.SystemClock_Config:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1227   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1374   .text.SystemClock_Config:000000a0 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1380   .text.main:00000000 $t
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1386   .text.main:00000000 main
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1453   .text.main:00000048 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1498   .bss.hsdram1:00000000 hsdram1
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1519   .bss.huart1:00000000 huart1
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1512   .bss.htim1:00000000 htim1
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1505   .bss.hspi5:00000000 hspi5
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1491   .bss.hltdc:00000000 hltdc
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1484   .bss.hi2c3:00000000 hi2c3
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1477   .bss.hdma2d:00000000 hdma2d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1470   .bss.hcrc:00000000 hcrc
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1466   .bss.hcrc:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1473   .bss.hdma2d:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1480   .bss.hi2c3:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1487   .bss.hltdc:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1494   .bss.hsdram1:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1501   .bss.hspi5:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1508   .bss.htim1:00000000 $d
C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s:1515   .bss.huart1:00000000 $d

ARM GAS  C:\Users\stefa\AppData\Local\Temp\ccD2CcQl.s 			page 49


UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_IncTick
HAL_CRC_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_HOST_Init
HAL_GPIO_TogglePin
HAL_Delay
MX_USB_HOST_Process
