// Seed: 1078996455
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5
);
  reg id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  initial id_16 <= 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8
    , id_14,
    input wire id_9,
    output uwire id_10,
    input supply0 id_11,
    output logic id_12
);
  always @(posedge 1'h0) begin : LABEL_0
    id_12 <= id_2 < 1;
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9
  );
endmodule
