module Mux32Bit2To1(out, inA, inB, sel);

    output reg [31:0] out;
    
    input [31:0] inA;
    input [31:0] inB;
    input sel;

    always@(*)
     begin
	case(sel)
	1'b0: out = inA;
	1'b1: out = inB;
	endcase
     end

endmodule
