{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  1 22:51:56 2017 " "Info: Processing started: Wed Feb  1 22:51:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clp_simples -c clp_simples " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clp_simples -c clp_simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clp_simples.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clp_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clp_simples-clp " "Info: Found design unit 1: clp_simples-clp" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clp_simples " "Info: Found entity 1: clp_simples" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_programa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_programa-pc " "Info: Found design unit 1: contador_programa-pc" {  } { { "contador_programa.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/contador_programa.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador_programa " "Info: Found entity 1: contador_programa" {  } { { "contador_programa.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/contador_programa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_enderecamento.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_enderecamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_enderecamento-mar " "Info: Found design unit 1: registrador_enderecamento-mar" {  } { { "registrador_enderecamento.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_enderecamento.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_enderecamento " "Info: Found entity 1: registrador_enderecamento" {  } { { "registrador_enderecamento.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_enderecamento.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_instrucao.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_instrucao-ri " "Info: Found design unit 1: registrador_instrucao-ri" {  } { { "registrador_instrucao.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_instrucao.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_instrucao " "Info: Found entity 1: registrador_instrucao" {  } { { "registrador_instrucao.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_instrucao.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Info: Found design unit 1: single_port_ram-rtl" {  } { { "ram_256_16.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ram_256_16.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Info: Found entity 1: single_port_ram" {  } { { "ram_256_16.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ram_256_16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_escravo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador_escravo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_escravo-slave_ctrl " "Info: Found design unit 1: controlador_escravo-slave_ctrl" {  } { { "controlador_escravo.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador_escravo " "Info: Found entity 1: controlador_escravo" {  } { { "controlador_escravo.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor_freq_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq_1hz-div_freq " "Info: Found design unit 1: divisor_freq_1hz-div_freq" {  } { { "divisor_freq_1hz.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/divisor_freq_1hz.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq_1hz " "Info: Found entity 1: divisor_freq_1hz" {  } { { "divisor_freq_1hz.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/divisor_freq_1hz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Info: Found design unit 1: Debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/debounce.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "debounce.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/debounce.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-rtl " "Info: Found design unit 1: display_7seg-rtl" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Info: Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escrita_LCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file escrita_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-LCD_ME " "Info: Found design unit 1: LCD_FPGA-LCD_ME" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Info: Found entity 1: LCD_FPGA" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_temporario.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_temporario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_temporario-reg_t " "Info: Found design unit 1: registrador_temporario-reg_t" {  } { { "registrador_temporario.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_temporario.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_temporario " "Info: Found entity 1: registrador_temporario" {  } { { "registrador_temporario.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_temporario.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_A-reg_temp " "Info: Found design unit 1: registrador_A-reg_temp" {  } { { "registrador_a.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_a.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_A " "Info: Found entity 1: registrador_A" {  } { { "registrador_a.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_a.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-logic " "Info: Found design unit 1: ULA-logic" {  } { { "ULA.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ULA.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ULA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conversor_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_ascii-conversor " "Info: Found design unit 1: conversor_ascii-conversor" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conversor_ascii " "Info: Found entity 1: conversor_ascii" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_seletor1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_seletor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_seletor-selec " "Info: Found design unit 1: chip_seletor-selec" {  } { { "chip_seletor1.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip_seletor " "Info: Found entity 1: chip_seletor" {  } { { "chip_seletor1.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_seletor2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_seletor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_seletor2-selec " "Info: Found design unit 1: chip_seletor2-selec" {  } { { "chip_seletor2.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor2.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip_seletor2 " "Info: Found entity 1: chip_seletor2" {  } { { "chip_seletor2.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_mestre.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador_mestre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_mestre-master_ctrl " "Info: Found design unit 1: controlador_mestre-master_ctrl" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador_mestre " "Info: Found entity 1: controlador_mestre" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_es.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file porta_es.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_es-es " "Info: Found design unit 1: porta_es-es" {  } { { "porta_es.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/porta_es.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 porta_es " "Info: Found entity 1: porta_es" {  } { { "porta_es.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/porta_es.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_delay-delay " "Info: Found design unit 1: scan_delay-delay" {  } { { "scan_delay.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/scan_delay.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scan_delay " "Info: Found entity 1: scan_delay" {  } { { "scan_delay.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/scan_delay.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-Behavioral " "Info: Found design unit 1: D_FF-Behavioral" {  } { { "d_flipflop.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/d_flipflop.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "d_flipflop.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/d_flipflop.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clp_simples " "Info: Elaborating entity \"clp_simples\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_enabled clp_simples.vhd(330) " "Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(330): object \"display_enabled\" assigned a value but never read" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Z_PC clp_simples.vhd(338) " "Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(338): object \"M_Z_PC\" assigned a value but never read" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Z_A clp_simples.vhd(339) " "Warning (10036): Verilog HDL or VHDL warning at clp_simples.vhd(339): object \"M_Z_A\" assigned a value but never read" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M_R_ES clp_simples.vhd(340) " "Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(340): used explicit default value for signal \"M_R_ES\" because signal was never assigned a value" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 340 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M_REG_A_RFEED clp_simples.vhd(347) " "Warning (10540): VHDL Signal Declaration warning at clp_simples.vhd(347): used explicit default value for signal \"M_REG_A_RFEED\" because signal was never assigned a value" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 347 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_IR clp_simples.vhd(16) " "Warning (10034): Output port \"m_IR\" at clp_simples.vhd(16) has no driver" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:DP_7 " "Info: Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:DP_7\"" {  } { { "clp_simples.vhd" "DP_7" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 417 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador display_7seg.vhd(48) " "Warning (10492): VHDL Process Statement warning at display_7seg.vhd(48): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_programa contador_programa:PC1 " "Info: Elaborating entity \"contador_programa\" for hierarchy \"contador_programa:PC1\"" {  } { { "clp_simples.vhd" "PC1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_enderecamento registrador_enderecamento:MAR1 " "Info: Elaborating entity \"registrador_enderecamento\" for hierarchy \"registrador_enderecamento:MAR1\"" {  } { { "clp_simples.vhd" "MAR1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_instrucao registrador_instrucao:IR1 " "Info: Elaborating entity \"registrador_instrucao\" for hierarchy \"registrador_instrucao:IR1\"" {  } { { "clp_simples.vhd" "IR1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 422 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:RAM1 " "Info: Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:RAM1\"" {  } { { "clp_simples.vhd" "RAM1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 423 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_escravo controlador_escravo:CTRL_S " "Info: Elaborating entity \"controlador_escravo\" for hierarchy \"controlador_escravo:CTRL_S\"" {  } { { "clp_simples.vhd" "CTRL_S" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_A controlador_escravo.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at controlador_escravo.vhd(9): used implicit default value for signal \"Z_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador_escravo.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "clp_simples.vhd" "ULA1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_A registrador_A:REG_A1 " "Info: Elaborating entity \"registrador_A\" for hierarchy \"registrador_A:REG_A1\"" {  } { { "clp_simples.vhd" "REG_A1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_temporario registrador_temporario:REG_T1 " "Info: Elaborating entity \"registrador_temporario\" for hierarchy \"registrador_temporario:REG_T1\"" {  } { { "clp_simples.vhd" "REG_T1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_seletor chip_seletor:CS1 " "Info: Elaborating entity \"chip_seletor\" for hierarchy \"chip_seletor:CS1\"" {  } { { "clp_simples.vhd" "CS1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 440 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_seletor2 chip_seletor2:CS2 " "Info: Elaborating entity \"chip_seletor2\" for hierarchy \"chip_seletor2:CS2\"" {  } { { "clp_simples.vhd" "CS2" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_es porta_es:PES1 " "Info: Elaborating entity \"porta_es\" for hierarchy \"porta_es:PES1\"" {  } { { "clp_simples.vhd" "PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "I 0 porta_es.vhd(7) " "Warning (10030): Net \"I\" at porta_es.vhd(7) has no driver or initial value, using a default initial value '0'" {  } { { "porta_es.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/porta_es.vhd" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_delay scan_delay:DELAY1 " "Info: Elaborating entity \"scan_delay\" for hierarchy \"scan_delay:DELAY1\"" {  } { { "clp_simples.vhd" "DELAY1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 465 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:FFD1 " "Info: Elaborating entity \"D_FF\" for hierarchy \"D_FF:FFD1\"" {  } { { "clp_simples.vhd" "FFD1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 471 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_mestre controlador_mestre:MASTERCTRL " "Info: Elaborating entity \"controlador_mestre\" for hierarchy \"controlador_mestre:MASTERCTRL\"" {  } { { "clp_simples.vhd" "MASTERCTRL" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RX 0 controlador_mestre.vhd(11) " "Warning (10030): Net \"RX\" at controlador_mestre.vhd(11) has no driver or initial value, using a default initial value '0'" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_FPGA LCD_FPGA:LCD " "Info: Elaborating entity \"LCD_FPGA\" for hierarchy \"LCD_FPGA:LCD\"" {  } { { "clp_simples.vhd" "LCD" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsd_RAM escrita_LCD.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at escrita_LCD.vhd(49): object \"fsd_RAM\" assigned a value but never read" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsd_EnderecoEscritaY escrita_LCD.vhd(54) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(54): signal \"fsd_EnderecoEscritaY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsd_EnderecoEscritaX escrita_LCD.vhd(55) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(55): signal \"fsd_EnderecoEscritaX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsd_Reset escrita_LCD.vhd(56) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(56): signal \"fsd_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_pc_out_1 escrita_LCD.vhd(130) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(130): signal \"data_pc_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_pc_out_2 escrita_LCD.vhd(134) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(134): signal \"data_pc_out_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mar_out_1 escrita_LCD.vhd(150) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(150): signal \"data_mar_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mar_out_2 escrita_LCD.vhd(154) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(154): signal \"data_mar_out_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ir_out_1 escrita_LCD.vhd(170) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(170): signal \"data_ir_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ir_out_2 escrita_LCD.vhd(174) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(174): signal \"data_ir_out_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ir_out_3 escrita_LCD.vhd(178) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(178): signal \"data_ir_out_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ir_out_4 escrita_LCD.vhd(182) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(182): signal \"data_ir_out_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_d_out escrita_LCD.vhd(198) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(198): signal \"data_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_t_out escrita_LCD.vhd(214) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(214): signal \"data_t_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_a_out escrita_LCD.vhd(230) " "Warning (10492): VHDL Process Statement warning at escrita_LCD.vhd(230): signal \"data_a_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_ascii conversor_ascii:CONV " "Info: Elaborating entity \"conversor_ascii\" for hierarchy \"conversor_ascii:CONV\"" {  } { { "clp_simples.vhd" "CONV" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[0\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[0\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[1\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[1\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[2\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[2\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[3\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[3\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[4\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[4\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[5\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[5\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[6\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[6\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_out\[7\] conversor_ascii.vhd(194) " "Info (10041): Inferred latch for \"data_a_out\[7\]\" at conversor_ascii.vhd(194)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[0\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[0\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[1\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[1\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[2\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[2\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[3\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[3\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[4\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[4\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[5\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[5\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[6\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[6\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_t_out\[7\] conversor_ascii.vhd(191) " "Info (10041): Inferred latch for \"data_t_out\[7\]\" at conversor_ascii.vhd(191)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[0\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[0\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[1\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[1\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[2\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[2\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[3\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[3\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[4\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[4\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[5\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[5\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[6\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[6\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_d_out\[7\] conversor_ascii.vhd(188) " "Info (10041): Inferred latch for \"data_d_out\[7\]\" at conversor_ascii.vhd(188)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[0\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[0\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[1\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[1\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[2\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[2\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[3\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[3\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[4\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[4\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[5\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[5\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[6\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[6\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_2\[7\] conversor_ascii.vhd(170) " "Info (10041): Inferred latch for \"data_mar_out_2\[7\]\" at conversor_ascii.vhd(170)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[0\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[0\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[1\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[1\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[2\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[2\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[3\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[3\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[4\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[4\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[5\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[5\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[6\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[6\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mar_out_1\[7\] conversor_ascii.vhd(152) " "Info (10041): Inferred latch for \"data_mar_out_1\[7\]\" at conversor_ascii.vhd(152)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[0\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[0\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[1\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[1\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[2\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[2\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[3\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[3\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[4\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[4\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[5\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[5\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[6\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[6\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_2\[7\] conversor_ascii.vhd(134) " "Info (10041): Inferred latch for \"data_pc_out_2\[7\]\" at conversor_ascii.vhd(134)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[0\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[0\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[1\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[1\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[2\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[2\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[3\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[3\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[4\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[4\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[5\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[5\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[6\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[6\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pc_out_1\[7\] conversor_ascii.vhd(116) " "Info (10041): Inferred latch for \"data_pc_out_1\[7\]\" at conversor_ascii.vhd(116)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[0\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[0\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[1\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[1\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[2\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[2\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[3\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[3\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[4\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[4\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[5\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[5\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[6\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[6\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_4\[7\] conversor_ascii.vhd(98) " "Info (10041): Inferred latch for \"data_ir_out_4\[7\]\" at conversor_ascii.vhd(98)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[0\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[0\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[1\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[1\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[2\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[2\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[3\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[3\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[4\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[4\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[5\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[5\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[6\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[6\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_3\[7\] conversor_ascii.vhd(81) " "Info (10041): Inferred latch for \"data_ir_out_3\[7\]\" at conversor_ascii.vhd(81)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[0\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[0\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[1\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[1\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[2\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[2\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[3\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[3\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[4\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[4\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[5\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[5\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[6\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[6\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_2\[7\] conversor_ascii.vhd(64) " "Info (10041): Inferred latch for \"data_ir_out_2\[7\]\" at conversor_ascii.vhd(64)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[0\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[0\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[1\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[1\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[2\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[2\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[3\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[3\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[4\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[4\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[5\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[5\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[6\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[6\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ir_out_1\[7\] conversor_ascii.vhd(46) " "Info (10041): Inferred latch for \"data_ir_out_1\[7\]\" at conversor_ascii.vhd(46)" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "porta_es:PES1 ADDR Output Input " "Error: Port direction mismatch for entity \"porta_es:PES1\" at port \"ADDR\".  Upper entity is expecting \"Output\" pin while lower entity is using \"Input\" pin." {  } { { "clp_simples.vhd" "porta_es:PES1" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 456 0 0 } }  } 0 0 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 27 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Error: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  1 22:51:57 2017 " "Error: Processing ended: Wed Feb  1 22:51:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
