<p align="center" style="background:#0d1117; padding:20px;">
  <img src="https://upload.wikimedia.org/wikipedia/en/5/5b/Indian_Institute_of_Technology_Guwahati_Logo.png" alt="IIT Guwahati" height="80" style="border-radius:50%"/>
  &nbsp;&nbsp;
  <img src="https://www.scl.gov.in/images/logo.png" alt="SCL" height="80" style="border-radius:50%"/>
  &nbsp;&nbsp;
  <img src="https://upload.wikimedia.org/wikipedia/commons/5/53/Synopsys_logo.svg" alt="Synopsys" height="80" style="border-radius:50%"/>
  &nbsp;&nbsp;
  <img src="https://vsdiat.com/wp-content/uploads/2022/05/vsdlogo.png" alt="VSD" height="80" style="border-radius:50%"/>
</p>

<h1 align="center">âš¡ RISC-V SoC Tapeout Journey âš¡</h1>
<h3 align="center">From RTL Code â†’ Silicon Reality</h3>

---

<p align="center">
  <img src="https://img.shields.io/badge/IIT-Guwahati-8A2BE2?style=for-the-badge" />
  <img src="https://img.shields.io/badge/SCL-Research_Lab-000080?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Synopsys-EDA_Tools-800080?style=for-the-badge" />
  <img src="https://img.shields.io/badge/VSD-Open_Innovation-228B22?style=for-the-badge" />
</p>

<p align="center">
  <img src="https://img.shields.io/badge/RISC--V-Arch-20232a?style=for-the-badge&logo=riscv&logoColor=61DAFB" />
  <img src="https://img.shields.io/badge/SoC_Tapeout-Blueprints-1E90FF?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Made_in-India-138808?style=for-the-badge&logo=india&logoColor=white" />
  <img src="https://img.shields.io/badge/3500%2B-Participants-brightgreen?style=for-the-badge" />
</p>

---

### ðŸ“– About this Repository  

This repository captures my **hands-on journey in the India RISC-V SoC Tapeout Program**.  
It showcases weekly tasks that bridge the world of **RTL design, synthesis, simulation, and physical design** all the way to **final GDSII tapeout**.  

- Week 0 â†’ Setup & Orientation  
- Week 1 â†’ Installing open-source tools (Yosys, Icarus Verilog, GTKWave)  
- Upcoming Weeks â†’ RTL-to-GDS design flow, OpenLane exploration, and silicon-ready outputs.  

âœ¨ The mission: **Transform RTL code into silicon reality â€” entirely with open-source tools.**
