Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sat Jun 28 14:00:37 2025
| Host         : AMR23 running 64-bit major release  (build 9200)
| Command      : report_methodology -file BasicLearningEngine_methodology_drc_routed.rpt -pb BasicLearningEngine_methodology_drc_routed.pb -rpx BasicLearningEngine_methodology_drc_routed.rpx
| Design       : BasicLearningEngine
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 39         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Post_spike relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Res_In[0] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Res_In[10] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Res_In[11] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Res_In[12] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Res_In[13] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Res_In[14] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Res_In[15] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Res_In[1] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Res_In[2] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Res_In[3] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Res_In[4] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Res_In[5] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Res_In[6] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Res_In[7] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Res_In[8] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Res_In[9] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on enable relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Data_In[0] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Data_In[10] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Data_In[11] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Data_In[12] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Data_In[13] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Data_In[14] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Data_In[15] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Data_In[16] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Data_In[17] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Data_In[18] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Data_In[19] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Data_In[1] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Data_In[2] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Data_In[3] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Data_In[4] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on Data_In[5] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on Data_In[6] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on Data_In[7] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on Data_In[8] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on Data_In[9] relative to the rising and/or falling clock edge(s) of sysclk.
Related violations: <none>


