Command: /home/users3/jaf39908/ece_526l/lab4/./simv -l lab4.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-9_Full64; Runtime version N-2017.12-SP2-9_Full64;  Mar 12 01:23 2023
VCD+ Writer N-2017.12-SP2-9_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
	***Starting testbench for register***

	Checking if data gets written to the register with RST high and ENA high.
                   0: ena = x, clk = 0, rst = x, data = xxxxxxxx, out = xxxxxxxx
                  50: ena = x, clk = 1, rst = x, data = xxxxxxxx, out = xxxxxxxx
                 100: ena = x, clk = 0, rst = 0, data = 00000000, out = xxxxxxxx
                 121: ena = x, clk = 0, rst = 0, data = 00000000, out = 00000000
                 150: ena = x, clk = 1, rst = 0, data = 00000000, out = 00000000
                 200: ena = x, clk = 0, rst = 1, data = 00000000, out = 00000000
                 250: ena = x, clk = 1, rst = 1, data = 00000000, out = 00000000
                 300: ena = 1, clk = 0, rst = 1, data = 01010101, out = 00000000
                 350: ena = 1, clk = 1, rst = 1, data = 01010101, out = 00000000
                 369: ena = 1, clk = 1, rst = 1, data = 01010101, out = 01010101
	Test 1 passed!

	Checking the output if DATA has all bits HIGH
                 400: ena = 1, clk = 0, rst = 1, data = 01010101, out = 01010101
                 450: ena = 1, clk = 1, rst = 1, data = 01010101, out = 01010101
                 500: ena = 1, clk = 0, rst = 1, data = 11111111, out = 01010101
                 550: ena = 1, clk = 1, rst = 1, data = 11111111, out = 01010101
                 569: ena = 1, clk = 1, rst = 1, data = 11111111, out = 11111111
	Test 2 passed!

	Checking if the output of register becomes 0 with RST low.
                 600: ena = 1, clk = 0, rst = 1, data = 11111111, out = 11111111
                 650: ena = 1, clk = 1, rst = 1, data = 11111111, out = 11111111
                 700: ena = 1, clk = 0, rst = 0, data = 11111111, out = 11111111
                 721: ena = 1, clk = 0, rst = 0, data = 11111111, out = 00000000
                 750: ena = 1, clk = 1, rst = 0, data = 11111111, out = 00000000
	Test 3 passed!

	Checking to make sure data is not written if ENA is low.
                 800: ena = 1, clk = 0, rst = 0, data = 11111111, out = 00000000
                 850: ena = 1, clk = 1, rst = 0, data = 11111111, out = 00000000
                 900: ena = 0, clk = 0, rst = 1, data = 01010101, out = 00000000
                 950: ena = 0, clk = 1, rst = 1, data = 01010101, out = 00000000
	Test 4 passed!

	Checking that by changing ENA to high, the data is written to the register.
                1000: ena = 0, clk = 0, rst = 1, data = 01010101, out = 00000000
                1050: ena = 0, clk = 1, rst = 1, data = 01010101, out = 00000000
                1100: ena = 1, clk = 0, rst = 1, data = 01010101, out = 00000000
                1150: ena = 1, clk = 1, rst = 1, data = 01010101, out = 00000000
                1169: ena = 1, clk = 1, rst = 1, data = 01010101, out = 01010101
	Test 5 passed!

	Checking that the previous register is preserved when ENA is low.
                1200: ena = 1, clk = 0, rst = 1, data = 01010101, out = 01010101
                1250: ena = 1, clk = 1, rst = 1, data = 01010101, out = 01010101
                1300: ena = 0, clk = 0, rst = 1, data = 10101010, out = 01010101
                1350: ena = 0, clk = 1, rst = 1, data = 10101010, out = 01010101
	Test 6 passed!
$finish called from file "register_tb.v", line 77.
$finish at simulation time                14000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1400000 ps
CPU Time:      0.260 seconds;       Data structure size:   0.0Mb
Sun Mar 12 01:23:47 2023
