# NYU Simple Core

[![GitHub Workflow Status](https://img.shields.io/github/actions/workflow/status/NYU-Processor-Design/nyu-simple-core/main.yaml?branch=main&style=flat-square)](https://github.com/NYU-Processor-Design/nyu-simple-core/actions/workflows/main.yaml?branch=main)
[![Codecov](https://img.shields.io/codecov/c/github/NYU-Processor-Design/nyu-simple-core?style=flat-square)](https://codecov.io/gh/NYU-Processor-Design/nyu-simple-core)

A simple two-stage RISC-V core for testing simulation and auxiliary processor
design functions
