Computer Architecture and Assembly Language 

> If Boing had kept up with IBM we could fly from KL to NY in 10 minutes by 10 RM 

## Computer performance

* Response time(elapse time, latency)
  * How long deos it take ?
    * for  job to run
    * to excute (start to finish) job
    * waiting database query
* Throughput 
  * How many jobs can machine run at once ?
  * What is the average execution rate ?
  * How much work is getting done ?

## Execution time

* Elapsed time:
  * Counts every thing ( disk and memory accesses, waiting for I/O, running other programs ...)
  * elapse time = CPU time + wait time (I/O and the others..)
* CPU time:
  * Doesn't count waiting for I/O and or time spent running other programs.
  * Can be divided into user CPU time and system CPU time (OS calls).
  * CPU time = user CPU time + system CPU time

* User CPU time:
  * time spent excuting the lines of code that are run in our program.

## Performance Comparesion

* Performance = 1/ Execution time
* $Px / P_y = n $ => x faster n times than y

---

## Clock Cycles

> Machine cycle is used instead of reporting excution time in seconds.
>
> $\frac{seconds}{program} = \frac{cycles}{program} * \frac{seconds}{cycles}$

* cycle time = time between ticks = seconds per cycle
* clock rate (frequency) = cycles per second ( 1 Hz = 1 cycle/sec, 1 MHz = $10^6$ cycles/sec)
* cycle time = 1/ clock rate 

### Performance equation 1

â€‹	CPU execution time for a program = CPU clock time  x clock cycle time 

or   CPU execution time for a program = CPU clock time  / clock cycle rate 

### To imporve performance	

* reduce the number of cycles.
* reduce the clock cycle time (increase the clock rate).

> changing the cycle time often changes the number of cycles required for various instructions
> because it means changing the hardware design.

> MIPS (millions of instructions per second)
>
> CPI (cycles per instruction)

CPI  = CPU Clock Cycles / Instruction Count

CPU Clock Cycles = CPI * I

### Performance equation 2

â€‹	CPU execution time  = Instuction count  x average (CPI) x clock cycle time

â€‹	$ \frac{P_A}{P_B}= \frac{EX_B}{EX_A} $	; EX : excution time 

$CPU \text{ Clock Cycles} = \sum_{i=1}^{n} CPI_i * C_i$ ; Ci number of instruction

---

## MIPS

> MIPS: A measurement of program excution speed based on the number of million instuctions.
>
> $ MIPS = \frac{\text{Instruction cont}}{\text{Excution time x } 10^6} = \frac{\text{clock rate}}{\text{CPI x} 10^6}$
>
>  

----

---

# Arithmatic for Computer

## Potetial Number System

$(N)_r = d_{k-1} * r^{k-1} +  d_{k-2} * r^{k-2} + d_{0} * r^{0}$

$(11011)_2 = 1Ã—2^4 + 1Ã—2^3 + 0Ã—2^2 + 1Ã—2^1 + 1 = 27$

## Binary Numbers

*  Bit numbering:
  * Least significant bit (LSB) is rightmost (bit 0).
  * Most significant bit (MSB) is leftmost (bit 7 in an 8-bit
    number)

## Interger Storage size

| Storage Type | Usigned Range     | Powers of 2           |
| ------------ | ----------------- | --------------------- |
| Byte         | 0 - 255           | $2^8 -1$ (max number) |
| Word         | 0 - 4,294,967,295 | $2^{32} -1$           |



### Binary Addition

* Start with the least significant bit (rightmost bit).
* Add each pair of bits.
* Include the carry in the addition, if present

| 0    | 1						 							 								0 | 1						 							 								1 | 1						 							 								1 | 1						 							 								0 | 1    | 1    | 0    |
| ---- | ------------------------------------------------------------ | ------------------------------------------------------------ | ------------------------------------------------------------ | ------------------------------------------------------------ | ---- | ---- | ---- |
| 0    | 0                                                            | 0                                                            | 1                                                            | 1                                                            | 1    | 0    | 1    |
| 0    | 1                                                            | 0                                                            | 1                                                            | 0                                                            | 0    | 1    | 1    |



### Hexadecimal Addition

* Start with the least significant hexadecimal digits.

* Let Sum = summation of two hex digits

* If Sum is greater than or equal to 16 => Sum = Sum â€“ 16,  and the carry = 1

  11 1 

  1C37286A

  9395E84B 

  AFCD10B5 



## Signed Integer

* 4 bits 
  * 1001 = -1
  * 0001 = 1
* 10110100 = -76 = -128 + 32 + 16 + 4

## 

| Storage Type | signed Range                      | Powers of 2              |
| ------------ | --------------------------------- | ------------------------ |
| Byte         | -127 to +127                      | - $2^7$ to $2^7 -1$      |
| Word         | â€“2,147,483,648  t0 +2,147,483,647 | -$2^{31}$ to $2^{31} -1$ |



## Forming the second complement

| starting value                           | `00100100 = +36 ` |
| ---------------------------------------- | ----------------- |
| step1: reverse the bits (1's complement) | 11011011          |
| step 2: add 1 to the value from step 1   | +1                |
| sum = 2's complement representation      | `11011100 = -36 ` |

> Another way to obtain the 2's complement:  ðŸ˜»
>
> Start at the least significant 1
>  Leave all the 0s to its right unchanged Complement all the bits to its left 



### Binary Subtraction

>  When subtracting A â€“ B, convert B to its 2's complement, then add it to A ðŸ¤ª 

* Final carry is ignored, because:
  * Negative number is sign-extended with 1's.
  * You can imagine infinite 1's to the left of a negative number
  * Adding the carry to the extended 1's produces extended
    zeros

### Detecting Overflow

* No overflow when adding a positive and a negative number.

* No overflow when subtracting numbers with the same sign

  | Operation | Operand A | Operand B | Result Indicating Overflow |
  | --------- | --------- | --------- | -------------------------- |
  | A+ B      | â‰¥0        | â‰¥0        | <0                         |
  | A+ B      | <0        | <0        | â‰¥0                         |
  | Aâ€“B       | â‰¥0        | <0        | <0                         |
  | Aâ€“B       | <0        | â‰¥0        | â‰¥0                         |



### Floating Point Representation

> the  representation order of floating is : SEF

* Single Precision: 1-bit sign  + 8-bit Exponent + 23-bit Fraction
* Double Precision: 1-bit sign  + 11-bit Exponent + 52-bit Fraction

$N = (-1)^s * val(F) * 2^{val(E)}$

* S: Sign bit.
* E: Exponent Field
* F: Fraction Field

### Zero, Infinity, NAN

* Zero: 
  * Exponent field E = 0 and fraction F = 0.
  * +0 and â€“0 are possible according to sign bit S.
* Infinity:
  * Infinity is a special value represented with maximum E and F = 0.
    * For single precision with 8-bit exponent: maximum E = 255.
    * For double precision with 11-bit exponent: maximum E = 2047.
  * Infinity can result from overflow or division by zero.
  * +âˆž and â€“âˆž are possible according to sign bit S.
* NAN( Not a Number)
  * Result from exceptional situations, such as 0/0 or sqrt(negative).
  *  NaN is a special value represented with maximum E and F =Ì¸ 0.
  *  Operation on a NaN results is NaN: Op(X, NaN) = NaN.

## Floating point addition

> exponent should be equal ðŸ§

To make exponents equal Shift the significand of the lesser exponent right by the different between them.

### Guard, Round, Sticky bit

> BBGRSSS
>
> Addition produces a carry bit, result is NOT normalized
>
> Normalize Result (shift right and increment exponent)

*  Guard bit: guards against loss of a fraction bit
* Round bit: appears just after the normalized result, after the last fraction bit(23) fro single precesion and (52)for double.
* Sticky bit: appears after the round bit (OR of all additional bits) 

## Rounding

> Round to Nearest Even: default rounding mode

#### RS cases

* RS = 00 =>  nah 
* RS = 01 => Truncate result by discarding RS.
* RS = 11 => Increment (Add one to last  fraction bit)
* RS = 10 => Tie Case (either truncate or increment result)
  * last  fraction bit(0): truncate result to keep fraction even.
  * last  fraction bit(1): increment result to make fraction even



### Decimal FP Multiplication 

$ 6 * 10^3 * 4 * 10^2  = $

* Exponent of product: 3 + 2 = 5
* Multiply the cofficients: 6 x 4 = 24
* Normalize the result: $ 24 * 10^5 =2.4 * 10^6 $

### Binary FB Multiplication

1.1 x $2^2$ x 1.1 x $2^1$

* Exponent of product:  2+1 = 3
* Multiply the cofficients: 1.1 x 1.1 = 10.01
* Normalize the result: 10.01 x $2^3$ =1.001 x $2^4$

### FB Division

> Multiply the dividend by the inverse
> of the divisor

---

---

# Computer Language

> MIPS: Microcomputer without Interlocked Pipeline Stage
>
> Design goal: maximize performance, minimze cost and reduce design time.

*  Emulator: hardware of software or both the duplicates (emulate) the functions of computer system to another one.
* MARS: MIPS Assembler and Runtime Simulator.

## MIPS Arithmetic

> operand must be in registers - only 32 registers provided(which require 5 bits to select one register)

| Name    | Reg No. | Usage                                        |
| ------- | ------- | -------------------------------------------- |
| $zero   | 0       | the constant of 0                            |
| $v0 -v1 | 2-3     | values for results an dexpression evaluation |
| $a0-a3  | 4-7     | arguments                                    |
| $t0-t7  | 8-15    | temporaries                                  |
| $s0-s7  | 16-23   | saved                                        |
| $t8-t9  | 24-25   | more temporaries                             |
| $gp     | 28      | global pointer                               |
| $sp     | 29      | stack pointer                                |
| $fp     | 30      | frame pointer                                |
| $ra     | 31      | return address                               |
| $k0-k1  | 26-27   | reserved for the operating system            |

### Design Principle

> Smaller is faster

* With more data use memory.
* Memory viewed as large single-dimension array with access by address.
* MIPS use word (32 bits)
* $2^{32} $ bytes with byte address form 0 to $2^{32}-1$
* $2^{30} $ words with byte address form 0, 4, 8, ... , $2^{32} -4$.

## Load and Store Instruction

> words msut be first moved from memory to registers using loads before they can operand on;
>
> then result can be stopred back to momory.

```assembly
C code:
	A = h + A[8];
////
MIPS code:
	load: 		lw $t0, 32($s3)
	arithmetic: add $t0, $s2, $t0
	sotre:      sw s$t0, 32($s3)
```



## Byte Order

* byte 0 at the leftmost(most significant) to byte 3 at the rightmost(least significant), called big-endian.
* byte 3 at the leftmost(most significant) to byte 0 at the rightmost(least significant), called little-endian.



