
trabalhofinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004eb4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08004fc4  08004fc4  00014fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005180  08005180  00020048  2**0
                  CONTENTS
  4 .ARM          00000000  08005180  08005180  00020048  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005180  08005180  00020048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005180  08005180  00015180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005184  08005184  00015184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000048  20000000  08005188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000048  080051d0  00020048  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000030c  080051d0  0002030c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eafd  00000000  00000000  00020071  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022ee  00000000  00000000  0002eb6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cc0  00000000  00000000  00030e60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ba8  00000000  00000000  00031b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000194d2  00000000  00000000  000326c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bcb8  00000000  00000000  0004bb9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008dcbe  00000000  00000000  00057852  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e5510  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034d8  00000000  00000000  000e558c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000048 	.word	0x20000048
 800012c:	00000000 	.word	0x00000000
 8000130:	08004fac 	.word	0x08004fac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000004c 	.word	0x2000004c
 800014c:	08004fac 	.word	0x08004fac

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_f2uiz>:
 800093c:	0042      	lsls	r2, r0, #1
 800093e:	d20e      	bcs.n	800095e <__aeabi_f2uiz+0x22>
 8000940:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000944:	d30b      	bcc.n	800095e <__aeabi_f2uiz+0x22>
 8000946:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800094a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800094e:	d409      	bmi.n	8000964 <__aeabi_f2uiz+0x28>
 8000950:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000954:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000958:	fa23 f002 	lsr.w	r0, r3, r2
 800095c:	4770      	bx	lr
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	4770      	bx	lr
 8000964:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000968:	d101      	bne.n	800096e <__aeabi_f2uiz+0x32>
 800096a:	0242      	lsls	r2, r0, #9
 800096c:	d102      	bne.n	8000974 <__aeabi_f2uiz+0x38>
 800096e:	f04f 30ff 	mov.w	r0, #4294967295
 8000972:	4770      	bx	lr
 8000974:	f04f 0000 	mov.w	r0, #0
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <aguaNatural>:
 */

#include "aguasNaturais.h"


void aguaNatural(void){
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000980:	f000 facc 	bl	8000f1c <pressostatoFiltro>
	if(presF == 0){
 8000984:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <aguaNatural+0x3c>)
 8000986:	f993 3000 	ldrsb.w	r3, [r3]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d102      	bne.n	8000994 <aguaNatural+0x18>
		filtroSaturado();
 800098e:	f001 fc9f 	bl	80022d0 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_SET);
		bomba(0);
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_RESET);
		final();
	}
}
 8000992:	e00e      	b.n	80009b2 <aguaNatural+0x36>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_SET);
 8000994:	2201      	movs	r2, #1
 8000996:	2120      	movs	r1, #32
 8000998:	4808      	ldr	r0, [pc, #32]	; (80009bc <aguaNatural+0x40>)
 800099a:	f002 fe68 	bl	800366e <HAL_GPIO_WritePin>
		bomba(0);
 800099e:	2000      	movs	r0, #0
 80009a0:	f000 face 	bl	8000f40 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_RESET);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2120      	movs	r1, #32
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <aguaNatural+0x40>)
 80009aa:	f002 fe60 	bl	800366e <HAL_GPIO_WritePin>
		final();
 80009ae:	f001 fcc9 	bl	8002344 <final>
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200000e8 	.word	0x200000e8
 80009bc:	40010800 	.word	0x40010800

080009c0 <aguaQuente>:

void aguaQuente(void){
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 80009c4:	f000 faaa 	bl	8000f1c <pressostatoFiltro>
	if(presF == 0){
 80009c8:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <aguaQuente+0x40>)
 80009ca:	f993 3000 	ldrsb.w	r3, [r3]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d102      	bne.n	80009d8 <aguaQuente+0x18>
		filtroSaturado();
 80009d2:	f001 fc7d 	bl	80022d0 <filtroSaturado>
		aquecer(capsula[1].temperatura);
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
		bomba(1);
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
	}
}
 80009d6:	e011      	b.n	80009fc <aguaQuente+0x3c>
		aquecer(capsula[1].temperatura);
 80009d8:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <aguaQuente+0x44>)
 80009da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fb0b 	bl	8000ff8 <aquecer>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	2108      	movs	r1, #8
 80009e6:	4808      	ldr	r0, [pc, #32]	; (8000a08 <aguaQuente+0x48>)
 80009e8:	f002 fe41 	bl	800366e <HAL_GPIO_WritePin>
		bomba(1);
 80009ec:	2001      	movs	r0, #1
 80009ee:	f000 faa7 	bl	8000f40 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	2108      	movs	r1, #8
 80009f6:	4804      	ldr	r0, [pc, #16]	; (8000a08 <aguaQuente+0x48>)
 80009f8:	f002 fe39 	bl	800366e <HAL_GPIO_WritePin>
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200000e8 	.word	0x200000e8
 8000a04:	200000ec 	.word	0x200000ec
 8000a08:	40010800 	.word	0x40010800

08000a0c <aguaGelada>:

void aguaGelada(void){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000a10:	f000 fa84 	bl	8000f1c <pressostatoFiltro>
		if(presF == 0){
 8000a14:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <aguaGelada+0x40>)
 8000a16:	f993 3000 	ldrsb.w	r3, [r3]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d102      	bne.n	8000a24 <aguaGelada+0x18>
			filtroSaturado();
 8000a1e:	f001 fc57 	bl	80022d0 <filtroSaturado>
			resfriar(capsula[2].temperatura);
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
			bomba(2);
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
		}
}
 8000a22:	e011      	b.n	8000a48 <aguaGelada+0x3c>
			resfriar(capsula[2].temperatura);
 8000a24:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <aguaGelada+0x44>)
 8000a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 fb85 	bl	8001138 <resfriar>
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	2110      	movs	r1, #16
 8000a32:	4808      	ldr	r0, [pc, #32]	; (8000a54 <aguaGelada+0x48>)
 8000a34:	f002 fe1b 	bl	800366e <HAL_GPIO_WritePin>
			bomba(2);
 8000a38:	2002      	movs	r0, #2
 8000a3a:	f000 fa81 	bl	8000f40 <bomba>
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2110      	movs	r1, #16
 8000a42:	4804      	ldr	r0, [pc, #16]	; (8000a54 <aguaGelada+0x48>)
 8000a44:	f002 fe13 	bl	800366e <HAL_GPIO_WritePin>
}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000e8 	.word	0x200000e8
 8000a50:	200000ec 	.word	0x200000ec
 8000a54:	40010800 	.word	0x40010800

08000a58 <tempo>:
/**
 * @brief Função temporizadora
 *
 * Função de tempo necessaria para o funcionamento do lcd.
 */
void tempo(void){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_SET);//E
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <tempo+0x2c>)
 8000a5e:	881b      	ldrh	r3, [r3, #0]
 8000a60:	2201      	movs	r2, #1
 8000a62:	4619      	mov	r1, r3
 8000a64:	4808      	ldr	r0, [pc, #32]	; (8000a88 <tempo+0x30>)
 8000a66:	f002 fe02 	bl	800366e <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000a6a:	2005      	movs	r0, #5
 8000a6c:	f001 fdbe 	bl	80025ec <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_RESET);
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <tempo+0x2c>)
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	2200      	movs	r2, #0
 8000a76:	4619      	mov	r1, r3
 8000a78:	4803      	ldr	r0, [pc, #12]	; (8000a88 <tempo+0x30>)
 8000a7a:	f002 fdf8 	bl	800366e <HAL_GPIO_WritePin>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000008 	.word	0x20000008
 8000a88:	40010c00 	.word	0x40010c00

08000a8c <inicializa>:
 * Essa função é responsavel por fazer a configuração inicial do display.
 * Ele é inicializado como 16x2, sem cursor e escreve deslocando o cursor para a direita.
 * Também irá carregar as carracteres especiais criadas para a CGRAM.
 */

void inicializa (void){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	//Intruções de inicialização
	instrucoes(0x33);
 8000a90:	2033      	movs	r0, #51	; 0x33
 8000a92:	f000 f83d 	bl	8000b10 <instrucoes>
	instrucoes(0x32);
 8000a96:	2032      	movs	r0, #50	; 0x32
 8000a98:	f000 f83a 	bl	8000b10 <instrucoes>
	instrucoes(0x28);
 8000a9c:	2028      	movs	r0, #40	; 0x28
 8000a9e:	f000 f837 	bl	8000b10 <instrucoes>
	instrucoes(0x0C);
 8000aa2:	200c      	movs	r0, #12
 8000aa4:	f000 f834 	bl	8000b10 <instrucoes>

	//instruções para escrever na CGRAM
	caracteres_especiais(cg0, &cd);
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <inicializa+0x5c>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	490f      	ldr	r1, [pc, #60]	; (8000aec <inicializa+0x60>)
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f8e3 	bl	8000c7a <caracteres_especiais>
	caracteres_especiais(cg1, &ac);
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <inicializa+0x64>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	490e      	ldr	r1, [pc, #56]	; (8000af4 <inicializa+0x68>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 f8dd 	bl	8000c7a <caracteres_especiais>
	caracteres_especiais(cg2, &ec);
 8000ac0:	4b0d      	ldr	r3, [pc, #52]	; (8000af8 <inicializa+0x6c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	490d      	ldr	r1, [pc, #52]	; (8000afc <inicializa+0x70>)
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 f8d7 	bl	8000c7a <caracteres_especiais>
	caracteres_especiais(cg3, &at);
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <inicializa+0x74>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	490c      	ldr	r1, [pc, #48]	; (8000b04 <inicializa+0x78>)
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 f8d1 	bl	8000c7a <caracteres_especiais>
	caracteres_especiais(cg4, &ot);
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <inicializa+0x7c>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	490b      	ldr	r1, [pc, #44]	; (8000b0c <inicializa+0x80>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 f8cb 	bl	8000c7a <caracteres_especiais>

}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	2000000c 	.word	0x2000000c
 8000aec:	20000014 	.word	0x20000014
 8000af0:	2000000d 	.word	0x2000000d
 8000af4:	2000001c 	.word	0x2000001c
 8000af8:	2000000e 	.word	0x2000000e
 8000afc:	20000024 	.word	0x20000024
 8000b00:	2000000f 	.word	0x2000000f
 8000b04:	2000002c 	.word	0x2000002c
 8000b08:	20000010 	.word	0x20000010
 8000b0c:	20000034 	.word	0x20000034

08000b10 <instrucoes>:
 * Essa função aciona o modo de instução do lcd no pino RS e carrega os dados da instução.
 *
 * @param[in] hexa: char com o valor em hexadecimal da instução a ser executada.
 */

void instrucoes(char hexa){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]

	int8_t conv_b[8];
	int16_t x = hexa; //converte pra inteiro
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	82fb      	strh	r3, [r7, #22]

	//converte para binario
	conversorB(hexa, &conv_b);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	b21b      	sxth	r3, r3
 8000b22:	f107 020c 	add.w	r2, r7, #12
 8000b26:	4611      	mov	r1, r2
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 f873 	bl	8000c14 <conversorB>

	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_RESET); //Desabilita o chip select
 8000b2e:	4b32      	ldr	r3, [pc, #200]	; (8000bf8 <instrucoes+0xe8>)
 8000b30:	881b      	ldrh	r3, [r3, #0]
 8000b32:	2200      	movs	r2, #0
 8000b34:	4619      	mov	r1, r3
 8000b36:	4831      	ldr	r0, [pc, #196]	; (8000bfc <instrucoes+0xec>)
 8000b38:	f002 fd99 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_RESET); //Habilita a seleção de instrução
 8000b3c:	4b30      	ldr	r3, [pc, #192]	; (8000c00 <instrucoes+0xf0>)
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	2200      	movs	r2, #0
 8000b42:	4619      	mov	r1, r3
 8000b44:	482d      	ldr	r0, [pc, #180]	; (8000bfc <instrucoes+0xec>)
 8000b46:	f002 fd92 	bl	800366e <HAL_GPIO_WritePin>


	// Manda para o barramento de dados os 4 primeiros bit.
	HAL_GPIO_WritePin(GPIOB, D7, conv_b[0]);
 8000b4a:	4b2e      	ldr	r3, [pc, #184]	; (8000c04 <instrucoes+0xf4>)
 8000b4c:	881b      	ldrh	r3, [r3, #0]
 8000b4e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	4619      	mov	r1, r3
 8000b56:	4829      	ldr	r0, [pc, #164]	; (8000bfc <instrucoes+0xec>)
 8000b58:	f002 fd89 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, conv_b[1]);
 8000b5c:	4b2a      	ldr	r3, [pc, #168]	; (8000c08 <instrucoes+0xf8>)
 8000b5e:	881b      	ldrh	r3, [r3, #0]
 8000b60:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000b64:	b2d2      	uxtb	r2, r2
 8000b66:	4619      	mov	r1, r3
 8000b68:	4824      	ldr	r0, [pc, #144]	; (8000bfc <instrucoes+0xec>)
 8000b6a:	f002 fd80 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, conv_b[2]);
 8000b6e:	4b27      	ldr	r3, [pc, #156]	; (8000c0c <instrucoes+0xfc>)
 8000b70:	881b      	ldrh	r3, [r3, #0]
 8000b72:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4820      	ldr	r0, [pc, #128]	; (8000bfc <instrucoes+0xec>)
 8000b7c:	f002 fd77 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, conv_b[3]);
 8000b80:	4b23      	ldr	r3, [pc, #140]	; (8000c10 <instrucoes+0x100>)
 8000b82:	881b      	ldrh	r3, [r3, #0]
 8000b84:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000b88:	b2d2      	uxtb	r2, r2
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	481b      	ldr	r0, [pc, #108]	; (8000bfc <instrucoes+0xec>)
 8000b8e:	f002 fd6e 	bl	800366e <HAL_GPIO_WritePin>
	tempo();
 8000b92:	f7ff ff61 	bl	8000a58 <tempo>

	// Manda para o barramento de dados os 4 ultimos bit.
	HAL_GPIO_WritePin(GPIOB, D7, conv_b[4]);
 8000b96:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <instrucoes+0xf4>)
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8000b9e:	b2d2      	uxtb	r2, r2
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4816      	ldr	r0, [pc, #88]	; (8000bfc <instrucoes+0xec>)
 8000ba4:	f002 fd63 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, conv_b[5]);
 8000ba8:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <instrucoes+0xf8>)
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	f997 2011 	ldrsb.w	r2, [r7, #17]
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4811      	ldr	r0, [pc, #68]	; (8000bfc <instrucoes+0xec>)
 8000bb6:	f002 fd5a 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, conv_b[6]);
 8000bba:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <instrucoes+0xfc>)
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8000bc2:	b2d2      	uxtb	r2, r2
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <instrucoes+0xec>)
 8000bc8:	f002 fd51 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, conv_b[7]);
 8000bcc:	4b10      	ldr	r3, [pc, #64]	; (8000c10 <instrucoes+0x100>)
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000bd4:	b2d2      	uxtb	r2, r2
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4808      	ldr	r0, [pc, #32]	; (8000bfc <instrucoes+0xec>)
 8000bda:	f002 fd48 	bl	800366e <HAL_GPIO_WritePin>
	tempo();
 8000bde:	f7ff ff3b 	bl	8000a58 <tempo>

	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_SET);//Habilita a seleção de dados
 8000be2:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <instrucoes+0xf0>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	2201      	movs	r2, #1
 8000be8:	4619      	mov	r1, r3
 8000bea:	4804      	ldr	r0, [pc, #16]	; (8000bfc <instrucoes+0xec>)
 8000bec:	f002 fd3f 	bl	800366e <HAL_GPIO_WritePin>
}
 8000bf0:	bf00      	nop
 8000bf2:	3718      	adds	r7, #24
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	40010c00 	.word	0x40010c00
 8000c00:	2000000a 	.word	0x2000000a
 8000c04:	20000006 	.word	0x20000006
 8000c08:	20000004 	.word	0x20000004
 8000c0c:	20000002 	.word	0x20000002
 8000c10:	20000000 	.word	0x20000000

08000c14 <conversorB>:
 *Essa função converte um valor inteiro para um vetor de binarios.
 *
 *@param[in] inte: unsigned int de 16 bits, contendo o valor a ser convertido.
 *@param[in] *convB: ponteiro para um unsigned int de 8 bits, que será armazenado o valor convertido.
 */
void conversorB(int16_t inte, int8_t *convB){
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	80fb      	strh	r3, [r7, #6]
	int16_t teste= inte;
 8000c20:	88fb      	ldrh	r3, [r7, #6]
 8000c22:	81bb      	strh	r3, [r7, #12]
	for (int16_t i=7; i>= 0 ; i --){
 8000c24:	2307      	movs	r3, #7
 8000c26:	81fb      	strh	r3, [r7, #14]
 8000c28:	e01e      	b.n	8000c68 <conversorB+0x54>
		if((inte % 2)==0 )convB[i]=0;
 8000c2a:	88fb      	ldrh	r3, [r7, #6]
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d106      	bne.n	8000c44 <conversorB+0x30>
 8000c36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
 8000c42:	e005      	b.n	8000c50 <conversorB+0x3c>
		else convB[i]=1;
 8000c44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	701a      	strb	r2, [r3, #0]
		inte=inte/2;
 8000c50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c54:	0fda      	lsrs	r2, r3, #31
 8000c56:	4413      	add	r3, r2
 8000c58:	105b      	asrs	r3, r3, #1
 8000c5a:	80fb      	strh	r3, [r7, #6]
	for (int16_t i=7; i>= 0 ; i --){
 8000c5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	3b01      	subs	r3, #1
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	81fb      	strh	r3, [r7, #14]
 8000c68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	dadc      	bge.n	8000c2a <conversorB+0x16>
	}
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr

08000c7a <caracteres_especiais>:
 * Chama a função que para armazenar os 8 bytes do caractere.
 *
 * param[in]posicao: char contendo o endereço que deve ser gravado os dados.
 * param[in]caracter: char contendo o desenho da caractere
 */
void caracteres_especiais(char posicao, char *caracter){
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b084      	sub	sp, #16
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	6039      	str	r1, [r7, #0]
 8000c84:	71fb      	strb	r3, [r7, #7]

	instrucoes(posicao); //manda o endereço para as instruções iniciarem a CGRAM
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff41 	bl	8000b10 <instrucoes>


	for(int8_t i=0; i < 8 ;i++){
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	e00d      	b.n	8000cb0 <caracteres_especiais+0x36>
		escreve_char(caracter[i]);
 8000c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 f816 	bl	8000cd0 <escreve_char>
	for(int8_t i=0; i < 8 ;i++){
 8000ca4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	3301      	adds	r3, #1
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	73fb      	strb	r3, [r7, #15]
 8000cb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb4:	2b07      	cmp	r3, #7
 8000cb6:	dded      	ble.n	8000c94 <caracteres_especiais+0x1a>
	}
}
 8000cb8:	bf00      	nop
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <limpar>:
/**
 *@brief Limpa o display
 *
 *Essa função limpa a tela do display.
 */
void limpar(void){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	instrucoes(0x01);
 8000cc4:	2001      	movs	r0, #1
 8000cc6:	f7ff ff23 	bl	8000b10 <instrucoes>
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <escreve_char>:
 *
 *	Essa função escreve o valor do texto enviado no display
 *
 *	@param[in] texto: char contendo o texto que devera ser escrito no display.
 */
void escreve_char(char texto){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]


	int8_t bin[8];
	int16_t inte;
	inte = texto;
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	82fb      	strh	r3, [r7, #22]
	conversorB(inte, &bin);
 8000cde:	f107 020c 	add.w	r2, r7, #12
 8000ce2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff ff93 	bl	8000c14 <conversorB>


	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_SET); //Habilita a seleção de DADOS
 8000cee:	4b2b      	ldr	r3, [pc, #172]	; (8000d9c <escreve_char+0xcc>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	482a      	ldr	r0, [pc, #168]	; (8000da0 <escreve_char+0xd0>)
 8000cf8:	f002 fcb9 	bl	800366e <HAL_GPIO_WritePin>

		// Manda para o barramento de dados os 4 primeiros bit.
	HAL_GPIO_WritePin(GPIOB, D7, bin[0]);
 8000cfc:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <escreve_char+0xd4>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000d04:	b2d2      	uxtb	r2, r2
 8000d06:	4619      	mov	r1, r3
 8000d08:	4825      	ldr	r0, [pc, #148]	; (8000da0 <escreve_char+0xd0>)
 8000d0a:	f002 fcb0 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, bin[1]);
 8000d0e:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <escreve_char+0xd8>)
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000d16:	b2d2      	uxtb	r2, r2
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4821      	ldr	r0, [pc, #132]	; (8000da0 <escreve_char+0xd0>)
 8000d1c:	f002 fca7 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, bin[2]);
 8000d20:	4b22      	ldr	r3, [pc, #136]	; (8000dac <escreve_char+0xdc>)
 8000d22:	881b      	ldrh	r3, [r3, #0]
 8000d24:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	481c      	ldr	r0, [pc, #112]	; (8000da0 <escreve_char+0xd0>)
 8000d2e:	f002 fc9e 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, bin[3]);
 8000d32:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <escreve_char+0xe0>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4818      	ldr	r0, [pc, #96]	; (8000da0 <escreve_char+0xd0>)
 8000d40:	f002 fc95 	bl	800366e <HAL_GPIO_WritePin>
	tempo();
 8000d44:	f7ff fe88 	bl	8000a58 <tempo>

			// Manda para o barramento de dados os 4 ultimos bit.
	HAL_GPIO_WritePin(GPIOB, D7, bin[4]);
 8000d48:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <escreve_char+0xd4>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	4619      	mov	r1, r3
 8000d54:	4812      	ldr	r0, [pc, #72]	; (8000da0 <escreve_char+0xd0>)
 8000d56:	f002 fc8a 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, bin[5]);
 8000d5a:	4b13      	ldr	r3, [pc, #76]	; (8000da8 <escreve_char+0xd8>)
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	f997 2011 	ldrsb.w	r2, [r7, #17]
 8000d62:	b2d2      	uxtb	r2, r2
 8000d64:	4619      	mov	r1, r3
 8000d66:	480e      	ldr	r0, [pc, #56]	; (8000da0 <escreve_char+0xd0>)
 8000d68:	f002 fc81 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, bin[6]);
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <escreve_char+0xdc>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	4619      	mov	r1, r3
 8000d78:	4809      	ldr	r0, [pc, #36]	; (8000da0 <escreve_char+0xd0>)
 8000d7a:	f002 fc78 	bl	800366e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, bin[7]);
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <escreve_char+0xe0>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4805      	ldr	r0, [pc, #20]	; (8000da0 <escreve_char+0xd0>)
 8000d8c:	f002 fc6f 	bl	800366e <HAL_GPIO_WritePin>
	tempo();
 8000d90:	f7ff fe62 	bl	8000a58 <tempo>


}
 8000d94:	bf00      	nop
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	2000000a 	.word	0x2000000a
 8000da0:	40010c00 	.word	0x40010c00
 8000da4:	20000006 	.word	0x20000006
 8000da8:	20000004 	.word	0x20000004
 8000dac:	20000002 	.word	0x20000002
 8000db0:	20000000 	.word	0x20000000

08000db4 <escreve_string>:
 *	Essa função ira gerenciar a escria de uma string no display.
 *
 *	@param[in] posicao: char contendo a posição que deve ser escrita no display
 *	@param[in] *texto: ponteiro para um vetor de char contendo a string que deve ser escrita no display.
 */
void escreve_string(char posicao, char *texto){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	71fb      	strb	r3, [r7, #7]
	uint16_t i=0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	81fb      	strh	r3, [r7, #14]
	uint8_t tes = 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	737b      	strb	r3, [r7, #13]
	instrucoes(posicao);
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fea0 	bl	8000b10 <instrucoes>

	while(i < 17 & texto[i] != '\0'){
 8000dd0:	e053      	b.n	8000e7a <escreve_string+0xc6>

		if(texto[i] == 195){
 8000dd2:	89fb      	ldrh	r3, [r7, #14]
 8000dd4:	683a      	ldr	r2, [r7, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2bc3      	cmp	r3, #195	; 0xc3
 8000ddc:	d143      	bne.n	8000e66 <escreve_string+0xb2>
			if(texto[i+1] == 167){
 8000dde:	89fb      	ldrh	r3, [r7, #14]
 8000de0:	3301      	adds	r3, #1
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	4413      	add	r3, r2
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2ba7      	cmp	r3, #167	; 0xa7
 8000dea:	d105      	bne.n	8000df8 <escreve_string+0x44>
				texto[i+1]=0;
 8000dec:	89fb      	ldrh	r3, [r7, #14]
 8000dee:	3301      	adds	r3, #1
 8000df0:	683a      	ldr	r2, [r7, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 161){
 8000df8:	89fb      	ldrh	r3, [r7, #14]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	683a      	ldr	r2, [r7, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2ba1      	cmp	r3, #161	; 0xa1
 8000e04:	d105      	bne.n	8000e12 <escreve_string+0x5e>
				texto[i+1]=1;
 8000e06:	89fb      	ldrh	r3, [r7, #14]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	683a      	ldr	r2, [r7, #0]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2201      	movs	r2, #1
 8000e10:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 169){
 8000e12:	89fb      	ldrh	r3, [r7, #14]
 8000e14:	3301      	adds	r3, #1
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	4413      	add	r3, r2
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2ba9      	cmp	r3, #169	; 0xa9
 8000e1e:	d105      	bne.n	8000e2c <escreve_string+0x78>
				texto[i+1]=2;
 8000e20:	89fb      	ldrh	r3, [r7, #14]
 8000e22:	3301      	adds	r3, #1
 8000e24:	683a      	ldr	r2, [r7, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	2202      	movs	r2, #2
 8000e2a:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 163){
 8000e2c:	89fb      	ldrh	r3, [r7, #14]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	683a      	ldr	r2, [r7, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2ba3      	cmp	r3, #163	; 0xa3
 8000e38:	d105      	bne.n	8000e46 <escreve_string+0x92>
				texto[i+1]=3;
 8000e3a:	89fb      	ldrh	r3, [r7, #14]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	683a      	ldr	r2, [r7, #0]
 8000e40:	4413      	add	r3, r2
 8000e42:	2203      	movs	r2, #3
 8000e44:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 181){
 8000e46:	89fb      	ldrh	r3, [r7, #14]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	683a      	ldr	r2, [r7, #0]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2bb5      	cmp	r3, #181	; 0xb5
 8000e52:	d105      	bne.n	8000e60 <escreve_string+0xac>
				texto[i+1]=4;
 8000e54:	89fb      	ldrh	r3, [r7, #14]
 8000e56:	3301      	adds	r3, #1
 8000e58:	683a      	ldr	r2, [r7, #0]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	3301      	adds	r3, #1
 8000e64:	81fb      	strh	r3, [r7, #14]
		}
		escreve_char(texto[i]);
 8000e66:	89fb      	ldrh	r3, [r7, #14]
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ff2e 	bl	8000cd0 <escreve_char>
		i++;
 8000e74:	89fb      	ldrh	r3, [r7, #14]
 8000e76:	3301      	adds	r3, #1
 8000e78:	81fb      	strh	r3, [r7, #14]
	while(i < 17 & texto[i] != '\0'){
 8000e7a:	89fb      	ldrh	r3, [r7, #14]
 8000e7c:	2b10      	cmp	r3, #16
 8000e7e:	bf94      	ite	ls
 8000e80:	2301      	movls	r3, #1
 8000e82:	2300      	movhi	r3, #0
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	89fb      	ldrh	r3, [r7, #14]
 8000e88:	6839      	ldr	r1, [r7, #0]
 8000e8a:	440b      	add	r3, r1
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	bf14      	ite	ne
 8000e92:	2301      	movne	r3, #1
 8000e94:	2300      	moveq	r3, #0
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d198      	bne.n	8000dd2 <escreve_string+0x1e>
	}
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <variaveis>:

void variaveis (char posicao, int32_t valor){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	6039      	str	r1, [r7, #0]
 8000eb2:	71fb      	strb	r3, [r7, #7]
	uint16_t i=0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	83fb      	strh	r3, [r7, #30]
	char texto[17];

	itoa(valor, texto, 10);
 8000eb8:	f107 030c 	add.w	r3, r7, #12
 8000ebc:	220a      	movs	r2, #10
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	6838      	ldr	r0, [r7, #0]
 8000ec2:	f004 f82b 	bl	8004f1c <itoa>

	instrucoes(posicao);
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff fe21 	bl	8000b10 <instrucoes>

	while (i<17 & texto[i] != '\0'){
 8000ece:	e00b      	b.n	8000ee8 <variaveis+0x40>
		escreve_char(texto[i]);
 8000ed0:	8bfb      	ldrh	r3, [r7, #30]
 8000ed2:	f107 0220 	add.w	r2, r7, #32
 8000ed6:	4413      	add	r3, r2
 8000ed8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fef7 	bl	8000cd0 <escreve_char>
		i++;
 8000ee2:	8bfb      	ldrh	r3, [r7, #30]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	83fb      	strh	r3, [r7, #30]
	while (i<17 & texto[i] != '\0'){
 8000ee8:	8bfb      	ldrh	r3, [r7, #30]
 8000eea:	2b10      	cmp	r3, #16
 8000eec:	bf94      	ite	ls
 8000eee:	2301      	movls	r3, #1
 8000ef0:	2300      	movhi	r3, #0
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	8bfb      	ldrh	r3, [r7, #30]
 8000ef6:	f107 0120 	add.w	r1, r7, #32
 8000efa:	440b      	add	r3, r1
 8000efc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	bf14      	ite	ne
 8000f04:	2301      	movne	r3, #1
 8000f06:	2300      	moveq	r3, #0
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1de      	bne.n	8000ed0 <variaveis+0x28>
	}
}
 8000f12:	bf00      	nop
 8000f14:	3720      	adds	r7, #32
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <pressostatoFiltro>:
 *      Author: andre
 */
#include "funcoes.h"


void pressostatoFiltro(void){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	presF= HAL_GPIO_ReadPin(GPIOB, P1);
 8000f20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <pressostatoFiltro+0x1c>)
 8000f26:	f002 fb8b 	bl	8003640 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	b25a      	sxtb	r2, r3
 8000f2e:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <pressostatoFiltro+0x20>)
 8000f30:	701a      	strb	r2, [r3, #0]
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40010c00 	.word	0x40010c00
 8000f3c:	200000e8 	.word	0x200000e8

08000f40 <bomba>:

//bebidas sem gas
void bomba(int8_t tipo){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
	int16_t i;
	int16_t contador = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	81bb      	strh	r3, [r7, #12]

		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f54:	4826      	ldr	r0, [pc, #152]	; (8000ff0 <bomba+0xb0>)
 8000f56:	f002 fb8a 	bl	800366e <HAL_GPIO_WritePin>
		for(i=0; i < 200; i++){// aceleração
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	81fb      	strh	r3, [r7, #14]
 8000f5e:	e011      	b.n	8000f84 <bomba+0x44>
			TIM2->CCR1 = contador;
 8000f60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f64:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000f68:	6353      	str	r3, [r2, #52]	; 0x34
			contador +=10;
 8000f6a:	89bb      	ldrh	r3, [r7, #12]
 8000f6c:	330a      	adds	r3, #10
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f001 fb3a 	bl	80025ec <HAL_Delay>
		for(i=0; i < 200; i++){// aceleração
 8000f78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	3301      	adds	r3, #1
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	81fb      	strh	r3, [r7, #14]
 8000f84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f88:	2bc7      	cmp	r3, #199	; 0xc7
 8000f8a:	dde9      	ble.n	8000f60 <bomba+0x20>
		}
		HAL_Delay(capsula[tipo].tempo);
 8000f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f90:	4a18      	ldr	r2, [pc, #96]	; (8000ff4 <bomba+0xb4>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	3314      	adds	r3, #20
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fcce 	bl	800093c <__aeabi_f2uiz>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fb22 	bl	80025ec <HAL_Delay>
		for(i=0; i<250;i++){
 8000fa8:	2300      	movs	r3, #0
 8000faa:	81fb      	strh	r3, [r7, #14]
 8000fac:	e011      	b.n	8000fd2 <bomba+0x92>
			TIM2->CCR1 = contador;
 8000fae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000fb6:	6353      	str	r3, [r2, #52]	; 0x34
			contador -=8;
 8000fb8:	89bb      	ldrh	r3, [r7, #12]
 8000fba:	3b08      	subs	r3, #8
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f001 fb13 	bl	80025ec <HAL_Delay>
		for(i=0; i<250;i++){
 8000fc6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	3301      	adds	r3, #1
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	81fb      	strh	r3, [r7, #14]
 8000fd2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fd6:	2bf9      	cmp	r3, #249	; 0xf9
 8000fd8:	dde9      	ble.n	8000fae <bomba+0x6e>
		}
		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe0:	4803      	ldr	r0, [pc, #12]	; (8000ff0 <bomba+0xb0>)
 8000fe2:	f002 fb44 	bl	800366e <HAL_GPIO_WritePin>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40010c00 	.word	0x40010c00
 8000ff4:	200000ec 	.word	0x200000ec

08000ff8 <aquecer>:

void aquecer(int32_t temperatura){
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b08b      	sub	sp, #44	; 0x2c
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	int8_t i, j;
	int32_t adc1, t1=0, t1f=0, erro;
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
	int32_t pwm = 500, kp =27;
 8001008:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800100c:	617b      	str	r3, [r7, #20]
 800100e:	231b      	movs	r3, #27
 8001010:	613b      	str	r3, [r7, #16]
	do{
		for(i=0; i<4; i++){
 8001012:	2300      	movs	r3, #0
 8001014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001018:	e034      	b.n	8001084 <aquecer+0x8c>
			HAL_ADC_Start_DMA(&hadc1, adcData, NUMBER_OF_CONVERSION);
 800101a:	2210      	movs	r2, #16
 800101c:	4940      	ldr	r1, [pc, #256]	; (8001120 <aquecer+0x128>)
 800101e:	4841      	ldr	r0, [pc, #260]	; (8001124 <aquecer+0x12c>)
 8001020:	f001 fbde 	bl	80027e0 <HAL_ADC_Start_DMA>
			while(!flag);
 8001024:	bf00      	nop
 8001026:	4b40      	ldr	r3, [pc, #256]	; (8001128 <aquecer+0x130>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d0fb      	beq.n	8001026 <aquecer+0x2e>
			flag = 1;
 800102e:	4b3e      	ldr	r3, [pc, #248]	; (8001128 <aquecer+0x130>)
 8001030:	2201      	movs	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
			adc1=0;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 8001038:	2300      	movs	r3, #0
 800103a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800103e:	e00e      	b.n	800105e <aquecer+0x66>
				adc1+= adcData[i];
 8001040:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001044:	4a36      	ldr	r2, [pc, #216]	; (8001120 <aquecer+0x128>)
 8001046:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800104a:	6a3b      	ldr	r3, [r7, #32]
 800104c:	4413      	add	r3, r2
 800104e:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 8001050:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001054:	b2db      	uxtb	r3, r3
 8001056:	3301      	adds	r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800105e:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001062:	2b07      	cmp	r3, #7
 8001064:	ddec      	ble.n	8001040 <aquecer+0x48>
			}
			adc1/= (NUMBER_OF_CONVERSION/2);
 8001066:	6a3b      	ldr	r3, [r7, #32]
 8001068:	2b00      	cmp	r3, #0
 800106a:	da00      	bge.n	800106e <aquecer+0x76>
 800106c:	3307      	adds	r3, #7
 800106e:	10db      	asrs	r3, r3, #3
 8001070:	623b      	str	r3, [r7, #32]
			t1=adc1;
 8001072:	6a3b      	ldr	r3, [r7, #32]
 8001074:	61fb      	str	r3, [r7, #28]
		for(i=0; i<4; i++){
 8001076:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800107a:	b2db      	uxtb	r3, r3
 800107c:	3301      	adds	r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001084:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001088:	2b03      	cmp	r3, #3
 800108a:	ddc6      	ble.n	800101a <aquecer+0x22>
		}
		t1 /= 4;
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	2b00      	cmp	r3, #0
 8001090:	da00      	bge.n	8001094 <aquecer+0x9c>
 8001092:	3303      	adds	r3, #3
 8001094:	109b      	asrs	r3, r3, #2
 8001096:	61fb      	str	r3, [r7, #28]
		t1f = t1*graus+5; //testar o maximo
 8001098:	69f8      	ldr	r0, [r7, #28]
 800109a:	f7ff f9ab 	bl	80003f4 <__aeabi_i2d>
 800109e:	a31e      	add	r3, pc, #120	; (adr r3, 8001118 <aquecer+0x120>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	f7ff fa10 	bl	80004c8 <__aeabi_dmul>
 80010a8:	4603      	mov	r3, r0
 80010aa:	460c      	mov	r4, r1
 80010ac:	4618      	mov	r0, r3
 80010ae:	4621      	mov	r1, r4
 80010b0:	f04f 0200 	mov.w	r2, #0
 80010b4:	4b1d      	ldr	r3, [pc, #116]	; (800112c <aquecer+0x134>)
 80010b6:	f7ff f851 	bl	800015c <__adddf3>
 80010ba:	4603      	mov	r3, r0
 80010bc:	460c      	mov	r4, r1
 80010be:	4618      	mov	r0, r3
 80010c0:	4621      	mov	r1, r4
 80010c2:	f7ff fc13 	bl	80008ec <__aeabi_d2iz>
 80010c6:	4603      	mov	r3, r0
 80010c8:	61bb      	str	r3, [r7, #24]
		if(t1f>100)t1f = 100;
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	2b64      	cmp	r3, #100	; 0x64
 80010ce:	dd01      	ble.n	80010d4 <aquecer+0xdc>
 80010d0:	2364      	movs	r3, #100	; 0x64
 80010d2:	61bb      	str	r3, [r7, #24]
		erro = temperatura - t1f;
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	60fb      	str	r3, [r7, #12]
		if(erro > 0){
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	dd08      	ble.n	80010f4 <aquecer+0xfc>
			TIM2->CCR2 = pwm+(erro*kp);
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	fb02 f203 	mul.w	r2, r2, r3
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	441a      	add	r2, r3
 80010ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010f2:	639a      	str	r2, [r3, #56]	; 0x38
		}
		HAL_Delay(50);
 80010f4:	2032      	movs	r0, #50	; 0x32
 80010f6:	f001 fa79 	bl	80025ec <HAL_Delay>
	}while(t1f < temperatura);
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	db87      	blt.n	8001012 <aquecer+0x1a>
	TIM2->CCR2 =0; //???
 8001102:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001106:	2200      	movs	r2, #0
 8001108:	639a      	str	r2, [r3, #56]	; 0x38
	aquecido = 1;
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <aquecer+0x138>)
 800110c:	2201      	movs	r2, #1
 800110e:	701a      	strb	r2, [r3, #0]
}
 8001110:	bf00      	nop
 8001112:	372c      	adds	r7, #44	; 0x2c
 8001114:	46bd      	mov	sp, r7
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	14a14a15 	.word	0x14a14a15
 800111c:	3fc4a14a 	.word	0x3fc4a14a
 8001120:	200001f0 	.word	0x200001f0
 8001124:	20000068 	.word	0x20000068
 8001128:	20000066 	.word	0x20000066
 800112c:	40140000 	.word	0x40140000
 8001130:	20000065 	.word	0x20000065
 8001134:	00000000 	.word	0x00000000

08001138 <resfriar>:

void resfriar(int32_t temperatura){
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b08b      	sub	sp, #44	; 0x2c
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	int8_t i, j;
	int32_t adc2, t2, t2f, erro;
	int32_t pwm = 50, kp =4;
 8001140:	2332      	movs	r3, #50	; 0x32
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	2304      	movs	r3, #4
 8001146:	613b      	str	r3, [r7, #16]
	do{
		for(i=0; i<4; i++){
 8001148:	2300      	movs	r3, #0
 800114a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800114e:	e035      	b.n	80011bc <resfriar+0x84>
			HAL_ADC_Start_DMA(&hadc1, adcData, NUMBER_OF_CONVERSION);
 8001150:	2210      	movs	r2, #16
 8001152:	4941      	ldr	r1, [pc, #260]	; (8001258 <resfriar+0x120>)
 8001154:	4841      	ldr	r0, [pc, #260]	; (800125c <resfriar+0x124>)
 8001156:	f001 fb43 	bl	80027e0 <HAL_ADC_Start_DMA>
			while(!flag);
 800115a:	bf00      	nop
 800115c:	4b40      	ldr	r3, [pc, #256]	; (8001260 <resfriar+0x128>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0fb      	beq.n	800115c <resfriar+0x24>
			flag = 1;
 8001164:	4b3e      	ldr	r3, [pc, #248]	; (8001260 <resfriar+0x128>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
			adc2=0;
 800116a:	2300      	movs	r3, #0
 800116c:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001174:	e00f      	b.n	8001196 <resfriar+0x5e>
				adc2+= adcData[i+8];
 8001176:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800117a:	3308      	adds	r3, #8
 800117c:	4a36      	ldr	r2, [pc, #216]	; (8001258 <resfriar+0x120>)
 800117e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001182:	6a3b      	ldr	r3, [r7, #32]
 8001184:	4413      	add	r3, r2
 8001186:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 8001188:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800118c:	b2db      	uxtb	r3, r3
 800118e:	3301      	adds	r3, #1
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001196:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800119a:	2b07      	cmp	r3, #7
 800119c:	ddeb      	ble.n	8001176 <resfriar+0x3e>
			}
			adc2/= (NUMBER_OF_CONVERSION/2);
 800119e:	6a3b      	ldr	r3, [r7, #32]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	da00      	bge.n	80011a6 <resfriar+0x6e>
 80011a4:	3307      	adds	r3, #7
 80011a6:	10db      	asrs	r3, r3, #3
 80011a8:	623b      	str	r3, [r7, #32]
			t2=adc2;
 80011aa:	6a3b      	ldr	r3, [r7, #32]
 80011ac:	61fb      	str	r3, [r7, #28]
		for(i=0; i<4; i++){
 80011ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	ddc5      	ble.n	8001150 <resfriar+0x18>
		}
		t2 /= 4;
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da00      	bge.n	80011cc <resfriar+0x94>
 80011ca:	3303      	adds	r3, #3
 80011cc:	109b      	asrs	r3, r3, #2
 80011ce:	61fb      	str	r3, [r7, #28]
		t2f = t2*graus+5; //testar o maximo
 80011d0:	69f8      	ldr	r0, [r7, #28]
 80011d2:	f7ff f90f 	bl	80003f4 <__aeabi_i2d>
 80011d6:	a31e      	add	r3, pc, #120	; (adr r3, 8001250 <resfriar+0x118>)
 80011d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011dc:	f7ff f974 	bl	80004c8 <__aeabi_dmul>
 80011e0:	4603      	mov	r3, r0
 80011e2:	460c      	mov	r4, r1
 80011e4:	4618      	mov	r0, r3
 80011e6:	4621      	mov	r1, r4
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <resfriar+0x12c>)
 80011ee:	f7fe ffb5 	bl	800015c <__adddf3>
 80011f2:	4603      	mov	r3, r0
 80011f4:	460c      	mov	r4, r1
 80011f6:	4618      	mov	r0, r3
 80011f8:	4621      	mov	r1, r4
 80011fa:	f7ff fb77 	bl	80008ec <__aeabi_d2iz>
 80011fe:	4603      	mov	r3, r0
 8001200:	61bb      	str	r3, [r7, #24]
		if(t2f>50)t2f = 50;
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2b32      	cmp	r3, #50	; 0x32
 8001206:	dd01      	ble.n	800120c <resfriar+0xd4>
 8001208:	2332      	movs	r3, #50	; 0x32
 800120a:	61bb      	str	r3, [r7, #24]
		erro = t2f - temperatura;
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	60fb      	str	r3, [r7, #12]
		if(erro > 0){
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	dd08      	ble.n	800122c <resfriar+0xf4>
			TIM2->CCR3 = pwm+(erro*kp);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	fb02 f203 	mul.w	r2, r2, r3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	441a      	add	r2, r3
 8001226:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800122a:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		HAL_Delay(50);
 800122c:	2032      	movs	r0, #50	; 0x32
 800122e:	f001 f9dd 	bl	80025ec <HAL_Delay>
	}while(t2f > temperatura);
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	429a      	cmp	r2, r3
 8001238:	dc86      	bgt.n	8001148 <resfriar+0x10>
	TIM2->CCR3 =0; //???
 800123a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800123e:	2200      	movs	r2, #0
 8001240:	63da      	str	r2, [r3, #60]	; 0x3c
	aquecido = 1;
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <resfriar+0x130>)
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
}
 8001248:	bf00      	nop
 800124a:	372c      	adds	r7, #44	; 0x2c
 800124c:	46bd      	mov	sp, r7
 800124e:	bd90      	pop	{r4, r7, pc}
 8001250:	14a14a15 	.word	0x14a14a15
 8001254:	3fc4a14a 	.word	0x3fc4a14a
 8001258:	200001f0 	.word	0x200001f0
 800125c:	20000068 	.word	0x20000068
 8001260:	20000066 	.word	0x20000066
 8001264:	40140000 	.word	0x40140000
 8001268:	20000065 	.word	0x20000065

0800126c <iniciar>:

void calibrar (void){
	  HAL_ADCEx_Calibration_Start(&hadc1);
}

void iniciar(void){
 800126c:	b490      	push	{r4, r7}
 800126e:	af00      	add	r7, sp, #0


	//Água natural em temperatura ambiente
	strcpy(capsula[0].nome, "água");
 8001270:	4b59      	ldr	r3, [pc, #356]	; (80013d8 <iniciar+0x16c>)
 8001272:	4a5a      	ldr	r2, [pc, #360]	; (80013dc <iniciar+0x170>)
 8001274:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001278:	6018      	str	r0, [r3, #0]
 800127a:	3304      	adds	r3, #4
 800127c:	8019      	strh	r1, [r3, #0]
	capsula[0].temperatura = 0;
 800127e:	4b56      	ldr	r3, [pc, #344]	; (80013d8 <iniciar+0x16c>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
	capsula[0].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 8001284:	4b54      	ldr	r3, [pc, #336]	; (80013d8 <iniciar+0x16c>)
 8001286:	4a56      	ldr	r2, [pc, #344]	; (80013e0 <iniciar+0x174>)
 8001288:	615a      	str	r2, [r3, #20]
	capsula[0].gas = 0;
 800128a:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <iniciar+0x16c>)
 800128c:	2200      	movs	r2, #0
 800128e:	761a      	strb	r2, [r3, #24]
	capsula[0].tipo = 0;
 8001290:	4b51      	ldr	r3, [pc, #324]	; (80013d8 <iniciar+0x16c>)
 8001292:	2200      	movs	r2, #0
 8001294:	835a      	strh	r2, [r3, #26]
	capsula[0].gast =0;
 8001296:	4b50      	ldr	r3, [pc, #320]	; (80013d8 <iniciar+0x16c>)
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	61da      	str	r2, [r3, #28]

	//Água natural aquecida
	strcpy(capsula[1].nome, "agua quente"); // nome da bebida
 800129e:	4b51      	ldr	r3, [pc, #324]	; (80013e4 <iniciar+0x178>)
 80012a0:	4a51      	ldr	r2, [pc, #324]	; (80013e8 <iniciar+0x17c>)
 80012a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[1].temperatura = 60; //temperatura desejada
 80012a8:	4b4b      	ldr	r3, [pc, #300]	; (80013d8 <iniciar+0x16c>)
 80012aa:	223c      	movs	r2, #60	; 0x3c
 80012ac:	631a      	str	r2, [r3, #48]	; 0x30
	capsula[1].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 80012ae:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <iniciar+0x16c>)
 80012b0:	4a4b      	ldr	r2, [pc, #300]	; (80013e0 <iniciar+0x174>)
 80012b2:	635a      	str	r2, [r3, #52]	; 0x34
	capsula[1].gas = 0; // sem gas
 80012b4:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <iniciar+0x16c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	capsula[1].tipo = 1; //aquecida
 80012bc:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <iniciar+0x16c>)
 80012be:	2201      	movs	r2, #1
 80012c0:	875a      	strh	r2, [r3, #58]	; 0x3a
	capsula[1].gast =0; // sem gas
 80012c2:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <iniciar+0x16c>)
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	63da      	str	r2, [r3, #60]	; 0x3c

	//Água natural resfriada
	strcpy(capsula[2].nome, "água gelada");
 80012ca:	4a48      	ldr	r2, [pc, #288]	; (80013ec <iniciar+0x180>)
 80012cc:	4b48      	ldr	r3, [pc, #288]	; (80013f0 <iniciar+0x184>)
 80012ce:	4614      	mov	r4, r2
 80012d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d2:	c407      	stmia	r4!, {r0, r1, r2}
 80012d4:	7023      	strb	r3, [r4, #0]
	capsula[2].temperatura = 15;
 80012d6:	4b40      	ldr	r3, [pc, #256]	; (80013d8 <iniciar+0x16c>)
 80012d8:	220f      	movs	r2, #15
 80012da:	651a      	str	r2, [r3, #80]	; 0x50
	capsula[2].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 80012dc:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <iniciar+0x16c>)
 80012de:	4a40      	ldr	r2, [pc, #256]	; (80013e0 <iniciar+0x174>)
 80012e0:	655a      	str	r2, [r3, #84]	; 0x54
	capsula[2].gas = 0; //sem gas
 80012e2:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <iniciar+0x16c>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	capsula[2].tipo = 2; //Gelada
 80012ea:	4b3b      	ldr	r3, [pc, #236]	; (80013d8 <iniciar+0x16c>)
 80012ec:	2202      	movs	r2, #2
 80012ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	capsula[2].gast =0; // sem gas
 80012f2:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <iniciar+0x16c>)
 80012f4:	f04f 0200 	mov.w	r2, #0
 80012f8:	65da      	str	r2, [r3, #92]	; 0x5c

	//Água com gás
	strcpy(capsula[3].nome, "água com gás");
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <iniciar+0x16c>)
 80012fc:	4a3d      	ldr	r2, [pc, #244]	; (80013f4 <iniciar+0x188>)
 80012fe:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8001302:	4613      	mov	r3, r2
 8001304:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001306:	c407      	stmia	r4!, {r0, r1, r2}
 8001308:	8023      	strh	r3, [r4, #0]
 800130a:	3402      	adds	r4, #2
 800130c:	0c1b      	lsrs	r3, r3, #16
 800130e:	7023      	strb	r3, [r4, #0]
	capsula[3].temperatura = 15;
 8001310:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <iniciar+0x16c>)
 8001312:	220f      	movs	r2, #15
 8001314:	671a      	str	r2, [r3, #112]	; 0x70
	capsula[3].tempo = 1050; //tempo em ms com o tempo da bomba diminuido
 8001316:	4b30      	ldr	r3, [pc, #192]	; (80013d8 <iniciar+0x16c>)
 8001318:	4a37      	ldr	r2, [pc, #220]	; (80013f8 <iniciar+0x18c>)
 800131a:	675a      	str	r2, [r3, #116]	; 0x74
	capsula[3].gas = 1; //COM GAS
 800131c:	4b2e      	ldr	r3, [pc, #184]	; (80013d8 <iniciar+0x16c>)
 800131e:	2201      	movs	r2, #1
 8001320:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	capsula[3].tipo = 2; // GELADA
 8001324:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <iniciar+0x16c>)
 8001326:	2202      	movs	r2, #2
 8001328:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
	capsula[3].gast =1300; //1,5 SEGUNDOS - 200 MS DA BOMBA
 800132c:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <iniciar+0x16c>)
 800132e:	4a33      	ldr	r2, [pc, #204]	; (80013fc <iniciar+0x190>)
 8001330:	67da      	str	r2, [r3, #124]	; 0x7c

	//Chá gelado
	strcpy(capsula[4].nome, "chá gelado");
 8001332:	4b33      	ldr	r3, [pc, #204]	; (8001400 <iniciar+0x194>)
 8001334:	4a33      	ldr	r2, [pc, #204]	; (8001404 <iniciar+0x198>)
 8001336:	ca07      	ldmia	r2, {r0, r1, r2}
 8001338:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[4].temperatura = 20;
 800133c:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <iniciar+0x16c>)
 800133e:	2214      	movs	r2, #20
 8001340:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	capsula[4].tempo = 2250; //2,7 segundos - 450 ms da bomba
 8001344:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <iniciar+0x16c>)
 8001346:	4a30      	ldr	r2, [pc, #192]	; (8001408 <iniciar+0x19c>)
 8001348:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	capsula[4].gas = 0; //SEM GAS
 800134c:	4b22      	ldr	r3, [pc, #136]	; (80013d8 <iniciar+0x16c>)
 800134e:	2200      	movs	r2, #0
 8001350:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	capsula[4].tipo = 2; // GELADA
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <iniciar+0x16c>)
 8001356:	2202      	movs	r2, #2
 8001358:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	capsula[4].gast =0; // SEM GAS
 800135c:	4b1e      	ldr	r3, [pc, #120]	; (80013d8 <iniciar+0x16c>)
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//Chá quente
	strcpy(capsula[5].nome, "chá quente");
 8001366:	4b29      	ldr	r3, [pc, #164]	; (800140c <iniciar+0x1a0>)
 8001368:	4a29      	ldr	r2, [pc, #164]	; (8001410 <iniciar+0x1a4>)
 800136a:	ca07      	ldmia	r2, {r0, r1, r2}
 800136c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[5].temperatura = 60;
 8001370:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <iniciar+0x16c>)
 8001372:	223c      	movs	r2, #60	; 0x3c
 8001374:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	capsula[5].tempo = 2250; //2,7S -450 MS DA BOMBA
 8001378:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <iniciar+0x16c>)
 800137a:	4a23      	ldr	r2, [pc, #140]	; (8001408 <iniciar+0x19c>)
 800137c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	capsula[5].gas = 0;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <iniciar+0x16c>)
 8001382:	2200      	movs	r2, #0
 8001384:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	capsula[5].tipo = 1;// QUENTE
 8001388:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <iniciar+0x16c>)
 800138a:	2201      	movs	r2, #1
 800138c:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
	capsula[5].gast =0;
 8001390:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <iniciar+0x16c>)
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	//Refrigerante
	strcpy(capsula[6].nome, "refrigerante");
 800139a:	4a1e      	ldr	r2, [pc, #120]	; (8001414 <iniciar+0x1a8>)
 800139c:	4b1e      	ldr	r3, [pc, #120]	; (8001418 <iniciar+0x1ac>)
 800139e:	4614      	mov	r4, r2
 80013a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a2:	c407      	stmia	r4!, {r0, r1, r2}
 80013a4:	7023      	strb	r3, [r4, #0]
	capsula[6].temperatura = 17;
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <iniciar+0x16c>)
 80013a8:	2211      	movs	r2, #17
 80013aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	capsula[6].tempo = (3550-2360); //4S - 450 MS DA BOMBA - TEMPO DO GAS
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <iniciar+0x16c>)
 80013b0:	4a1a      	ldr	r2, [pc, #104]	; (800141c <iniciar+0x1b0>)
 80013b2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	capsula[6].gas = 0;
 80013b6:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <iniciar+0x16c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	capsula[6].tipo = 2;
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <iniciar+0x16c>)
 80013c0:	2202      	movs	r2, #2
 80013c2:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
	capsula[6].gast =2360;
 80013c6:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <iniciar+0x16c>)
 80013c8:	4a15      	ldr	r2, [pc, #84]	; (8001420 <iniciar+0x1b4>)
 80013ca:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc90      	pop	{r4, r7}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200000ec 	.word	0x200000ec
 80013dc:	08004fc4 	.word	0x08004fc4
 80013e0:	451f6000 	.word	0x451f6000
 80013e4:	2000010c 	.word	0x2000010c
 80013e8:	08004fcc 	.word	0x08004fcc
 80013ec:	2000012c 	.word	0x2000012c
 80013f0:	08004fd8 	.word	0x08004fd8
 80013f4:	08004fe8 	.word	0x08004fe8
 80013f8:	44834000 	.word	0x44834000
 80013fc:	44a28000 	.word	0x44a28000
 8001400:	2000016c 	.word	0x2000016c
 8001404:	08004ff8 	.word	0x08004ff8
 8001408:	450ca000 	.word	0x450ca000
 800140c:	2000018c 	.word	0x2000018c
 8001410:	08005004 	.word	0x08005004
 8001414:	200001ac 	.word	0x200001ac
 8001418:	08005010 	.word	0x08005010
 800141c:	4494c000 	.word	0x4494c000
 8001420:	45138000 	.word	0x45138000

08001424 <botoes>:
			HAL_Delay(1);
		}
		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_RESET);
	}

uint8_t botoes(void){
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
	while(1){
		if(HAL_GPIO_ReadPin(GPIOA, canc)==0){
 800142a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800142e:	4815      	ldr	r0, [pc, #84]	; (8001484 <botoes+0x60>)
 8001430:	f002 f906 	bl	8003640 <HAL_GPIO_ReadPin>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <botoes+0x1a>
			return 1;
 800143a:	2301      	movs	r3, #1
 800143c:	e01e      	b.n	800147c <botoes+0x58>
		}
		if(HAL_GPIO_ReadPin(GPIOA, mais)==0){
 800143e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001442:	4810      	ldr	r0, [pc, #64]	; (8001484 <botoes+0x60>)
 8001444:	f002 f8fc 	bl	8003640 <HAL_GPIO_ReadPin>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d103      	bne.n	8001456 <botoes+0x32>
			int teste = 14;
 800144e:	230e      	movs	r3, #14
 8001450:	607b      	str	r3, [r7, #4]
			return 2;
 8001452:	2302      	movs	r3, #2
 8001454:	e012      	b.n	800147c <botoes+0x58>
		}
		if(HAL_GPIO_ReadPin(GPIOA, menos)==0){
 8001456:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800145a:	480a      	ldr	r0, [pc, #40]	; (8001484 <botoes+0x60>)
 800145c:	f002 f8f0 	bl	8003640 <HAL_GPIO_ReadPin>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <botoes+0x46>
			return 3;
 8001466:	2303      	movs	r3, #3
 8001468:	e008      	b.n	800147c <botoes+0x58>
		}
		if(HAL_GPIO_ReadPin(GPIOA, sair)==0){
 800146a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <botoes+0x60>)
 8001470:	f002 f8e6 	bl	8003640 <HAL_GPIO_ReadPin>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1d7      	bne.n	800142a <botoes+0x6>
			return 4;
 800147a:	2304      	movs	r3, #4
		}
	}
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40010800 	.word	0x40010800

08001488 <lerBits>:

void lerBits(void){
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
	int bit1Temporario, bit2Temporario, bit3Temporario;
	bit1Temporario= HAL_GPIO_ReadPin(GPIOB, Bit1);
 800148e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001492:	4812      	ldr	r0, [pc, #72]	; (80014dc <lerBits+0x54>)
 8001494:	f002 f8d4 	bl	8003640 <HAL_GPIO_ReadPin>
 8001498:	4603      	mov	r3, r0
 800149a:	60fb      	str	r3, [r7, #12]
	bit2Temporario= HAL_GPIO_ReadPin(GPIOB, Bit2);
 800149c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a0:	480e      	ldr	r0, [pc, #56]	; (80014dc <lerBits+0x54>)
 80014a2:	f002 f8cd 	bl	8003640 <HAL_GPIO_ReadPin>
 80014a6:	4603      	mov	r3, r0
 80014a8:	60bb      	str	r3, [r7, #8]
	bit3Temporario= HAL_GPIO_ReadPin(GPIOB, Bit3);
 80014aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ae:	480b      	ldr	r0, [pc, #44]	; (80014dc <lerBits+0x54>)
 80014b0:	f002 f8c6 	bl	8003640 <HAL_GPIO_ReadPin>
 80014b4:	4603      	mov	r3, r0
 80014b6:	607b      	str	r3, [r7, #4]
	bn1 = bit1Temporario*4+ bit2Temporario*2+ bit3Temporario;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	005a      	lsls	r2, r3, #1
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	4413      	add	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4413      	add	r3, r2
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	b25a      	sxtb	r2, r3
 80014d0:	4b03      	ldr	r3, [pc, #12]	; (80014e0 <lerBits+0x58>)
 80014d2:	701a      	strb	r2, [r3, #0]
}
 80014d4:	bf00      	nop
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40010c00 	.word	0x40010c00
 80014e0:	200000e1 	.word	0x200000e1

080014e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e8:	f001 f81e 	bl	8002528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ec:	f000 f82e 	bl	800154c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014f0:	f000 faa2 	bl	8001a38 <MX_GPIO_Init>
  MX_DMA_Init();
 80014f4:	f000 fa82 	bl	80019fc <MX_DMA_Init>
  MX_ADC1_Init();
 80014f8:	f000 f880 	bl	80015fc <MX_ADC1_Init>
  MX_TIM2_Init();
 80014fc:	f000 f974 	bl	80017e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001500:	f000 f9e0 	bl	80018c4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001504:	f000 fa2c 	bl	8001960 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001508:	2100      	movs	r1, #0
 800150a:	480d      	ldr	r0, [pc, #52]	; (8001540 <main+0x5c>)
 800150c:	f002 fe72 	bl	80041f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001510:	2104      	movs	r1, #4
 8001512:	480b      	ldr	r0, [pc, #44]	; (8001540 <main+0x5c>)
 8001514:	f002 fe6e 	bl	80041f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001518:	2108      	movs	r1, #8
 800151a:	4809      	ldr	r0, [pc, #36]	; (8001540 <main+0x5c>)
 800151c:	f002 fe6a 	bl	80041f4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001520:	4808      	ldr	r0, [pc, #32]	; (8001544 <main+0x60>)
 8001522:	f002 fdc5 	bl	80040b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001526:	4808      	ldr	r0, [pc, #32]	; (8001548 <main+0x64>)
 8001528:	f002 fdc2 	bl	80040b0 <HAL_TIM_Base_Start_IT>
  inicializa();
 800152c:	f7ff faae 	bl	8000a8c <inicializa>
  iniciar();
 8001530:	f7ff fe9c 	bl	800126c <iniciar>
  limpar();
 8001534:	f7ff fbc4 	bl	8000cc0 <limpar>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 relogio();
 8001538:	f000 ff1c 	bl	8002374 <relogio>
  {
 800153c:	e7fc      	b.n	8001538 <main+0x54>
 800153e:	bf00      	nop
 8001540:	200002c0 	.word	0x200002c0
 8001544:	20000278 	.word	0x20000278
 8001548:	20000230 	.word	0x20000230

0800154c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b094      	sub	sp, #80	; 0x50
 8001550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001552:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001556:	2228      	movs	r2, #40	; 0x28
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f003 fce0 	bl	8004f20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800157c:	2302      	movs	r3, #2
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001580:	2301      	movs	r3, #1
 8001582:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001584:	2310      	movs	r3, #16
 8001586:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001588:	2302      	movs	r3, #2
 800158a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800158c:	2300      	movs	r3, #0
 800158e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL14;
 8001590:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8001594:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001596:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800159a:	4618      	mov	r0, r3
 800159c:	f002 f898 	bl	80036d0 <HAL_RCC_OscConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80015a6:	f000 fb47 	bl	8001c38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015aa:	230f      	movs	r3, #15
 80015ac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ae:	2302      	movs	r3, #2
 80015b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f002 fb02 	bl	8003bd0 <HAL_RCC_ClockConfig>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80015d2:	f000 fb31 	bl	8001c38 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015d6:	2302      	movs	r3, #2
 80015d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80015da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015de:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 fc5e 	bl	8003ea4 <HAL_RCCEx_PeriphCLKConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015ee:	f000 fb23 	bl	8001c38 <Error_Handler>
  }
}
 80015f2:	bf00      	nop
 80015f4:	3750      	adds	r7, #80	; 0x50
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800160c:	4b74      	ldr	r3, [pc, #464]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 800160e:	4a75      	ldr	r2, [pc, #468]	; (80017e4 <MX_ADC1_Init+0x1e8>)
 8001610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001612:	4b73      	ldr	r3, [pc, #460]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001614:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001618:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800161a:	4b71      	ldr	r3, [pc, #452]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 800161c:	2200      	movs	r2, #0
 800161e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001620:	4b6f      	ldr	r3, [pc, #444]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001622:	2200      	movs	r2, #0
 8001624:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001626:	4b6e      	ldr	r3, [pc, #440]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001628:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800162c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800162e:	4b6c      	ldr	r3, [pc, #432]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001630:	2200      	movs	r2, #0
 8001632:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 16;
 8001634:	4b6a      	ldr	r3, [pc, #424]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001636:	2210      	movs	r2, #16
 8001638:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800163a:	4869      	ldr	r0, [pc, #420]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 800163c:	f000 fff8 	bl	8002630 <HAL_ADC_Init>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001646:	f000 faf7 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800164e:	2301      	movs	r3, #1
 8001650:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	4619      	mov	r1, r3
 800165a:	4861      	ldr	r0, [pc, #388]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 800165c:	f001 f9b0 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001666:	f000 fae7 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800166a:	2302      	movs	r3, #2
 800166c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	4619      	mov	r1, r3
 8001672:	485b      	ldr	r0, [pc, #364]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001674:	f001 f9a4 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800167e:	f000 fadb 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001682:	2303      	movs	r3, #3
 8001684:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4619      	mov	r1, r3
 800168a:	4855      	ldr	r0, [pc, #340]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 800168c:	f001 f998 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001696:	f000 facf 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800169a:	2304      	movs	r3, #4
 800169c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	4619      	mov	r1, r3
 80016a2:	484f      	ldr	r0, [pc, #316]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80016a4:	f001 f98c 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80016ae:	f000 fac3 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80016b2:	2305      	movs	r3, #5
 80016b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	1d3b      	adds	r3, r7, #4
 80016b8:	4619      	mov	r1, r3
 80016ba:	4849      	ldr	r0, [pc, #292]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80016bc:	f001 f980 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80016c6:	f000 fab7 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80016ca:	2306      	movs	r3, #6
 80016cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	4619      	mov	r1, r3
 80016d2:	4843      	ldr	r0, [pc, #268]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80016d4:	f001 f974 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80016de:	f000 faab 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80016e2:	2307      	movs	r3, #7
 80016e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	4619      	mov	r1, r3
 80016ea:	483d      	ldr	r0, [pc, #244]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80016ec:	f001 f968 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80016f6:	f000 fa9f 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80016fa:	2308      	movs	r3, #8
 80016fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	4619      	mov	r1, r3
 8001702:	4837      	ldr	r0, [pc, #220]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001704:	f001 f95c 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800170e:	f000 fa93 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001712:	2301      	movs	r3, #1
 8001714:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001716:	2309      	movs	r3, #9
 8001718:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	4619      	mov	r1, r3
 800171e:	4830      	ldr	r0, [pc, #192]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001720:	f001 f94e 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800172a:	f000 fa85 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800172e:	230a      	movs	r3, #10
 8001730:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	4619      	mov	r1, r3
 8001736:	482a      	ldr	r0, [pc, #168]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001738:	f001 f942 	bl	80029c0 <HAL_ADC_ConfigChannel>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8001742:	f000 fa79 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001746:	230b      	movs	r3, #11
 8001748:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	4619      	mov	r1, r3
 800174e:	4824      	ldr	r0, [pc, #144]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001750:	f001 f936 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_ADC1_Init+0x162>
  {
    Error_Handler();
 800175a:	f000 fa6d 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 800175e:	230c      	movs	r3, #12
 8001760:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	4619      	mov	r1, r3
 8001766:	481e      	ldr	r0, [pc, #120]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001768:	f001 f92a 	bl	80029c0 <HAL_ADC_ConfigChannel>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8001772:	f000 fa61 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8001776:	230d      	movs	r3, #13
 8001778:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	4619      	mov	r1, r3
 800177e:	4818      	ldr	r0, [pc, #96]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001780:	f001 f91e 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 800178a:	f000 fa55 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 800178e:	230e      	movs	r3, #14
 8001790:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	4619      	mov	r1, r3
 8001796:	4812      	ldr	r0, [pc, #72]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 8001798:	f001 f912 	bl	80029c0 <HAL_ADC_ConfigChannel>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 80017a2:	f000 fa49 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 80017a6:	230f      	movs	r3, #15
 80017a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	4619      	mov	r1, r3
 80017ae:	480c      	ldr	r0, [pc, #48]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80017b0:	f001 f906 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_ADC1_Init+0x1c2>
  {
    Error_Handler();
 80017ba:	f000 fa3d 	bl	8001c38 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 80017be:	2310      	movs	r3, #16
 80017c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	4619      	mov	r1, r3
 80017c6:	4806      	ldr	r0, [pc, #24]	; (80017e0 <MX_ADC1_Init+0x1e4>)
 80017c8:	f001 f8fa 	bl	80029c0 <HAL_ADC_ConfigChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_ADC1_Init+0x1da>
  {
    Error_Handler();
 80017d2:	f000 fa31 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000068 	.word	0x20000068
 80017e4:	40012400 	.word	0x40012400

080017e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	; 0x28
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_TIM2_Init+0xd8>)
 800180c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001810:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001812:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001814:	2200      	movs	r2, #0
 8001816:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <MX_TIM2_Init+0xd8>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001820:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001824:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <MX_TIM2_Init+0xd8>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001832:	4823      	ldr	r0, [pc, #140]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001834:	f002 fc8e 	bl	8004154 <HAL_TIM_PWM_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800183e:	f000 f9fb 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800184a:	f107 0320 	add.w	r3, r7, #32
 800184e:	4619      	mov	r1, r3
 8001850:	481b      	ldr	r0, [pc, #108]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001852:	f003 fab7 	bl	8004dc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800185c:	f000 f9ec 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001860:	2360      	movs	r3, #96	; 0x60
 8001862:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	2200      	movs	r2, #0
 8001874:	4619      	mov	r1, r3
 8001876:	4812      	ldr	r0, [pc, #72]	; (80018c0 <MX_TIM2_Init+0xd8>)
 8001878:	f002 fe66 	bl	8004548 <HAL_TIM_PWM_ConfigChannel>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001882:	f000 f9d9 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2204      	movs	r2, #4
 800188a:	4619      	mov	r1, r3
 800188c:	480c      	ldr	r0, [pc, #48]	; (80018c0 <MX_TIM2_Init+0xd8>)
 800188e:	f002 fe5b 	bl	8004548 <HAL_TIM_PWM_ConfigChannel>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001898:	f000 f9ce 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	2208      	movs	r2, #8
 80018a0:	4619      	mov	r1, r3
 80018a2:	4807      	ldr	r0, [pc, #28]	; (80018c0 <MX_TIM2_Init+0xd8>)
 80018a4:	f002 fe50 	bl	8004548 <HAL_TIM_PWM_ConfigChannel>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80018ae:	f000 f9c3 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018b2:	4803      	ldr	r0, [pc, #12]	; (80018c0 <MX_TIM2_Init+0xd8>)
 80018b4:	f000 fabe 	bl	8001e34 <HAL_TIM_MspPostInit>

}
 80018b8:	bf00      	nop
 80018ba:	3728      	adds	r7, #40	; 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200002c0 	.word	0x200002c0

080018c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ca:	f107 0308 	add.w	r3, r7, #8
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d8:	463b      	mov	r3, r7
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018e0:	4b1d      	ldr	r3, [pc, #116]	; (8001958 <MX_TIM3_Init+0x94>)
 80018e2:	4a1e      	ldr	r2, [pc, #120]	; (800195c <MX_TIM3_Init+0x98>)
 80018e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5600-1;
 80018e6:	4b1c      	ldr	r3, [pc, #112]	; (8001958 <MX_TIM3_Init+0x94>)
 80018e8:	f241 52df 	movw	r2, #5599	; 0x15df
 80018ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <MX_TIM3_Init+0x94>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80018f4:	4b18      	ldr	r3, [pc, #96]	; (8001958 <MX_TIM3_Init+0x94>)
 80018f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80018fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fc:	4b16      	ldr	r3, [pc, #88]	; (8001958 <MX_TIM3_Init+0x94>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <MX_TIM3_Init+0x94>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001908:	4813      	ldr	r0, [pc, #76]	; (8001958 <MX_TIM3_Init+0x94>)
 800190a:	f002 fb81 	bl	8004010 <HAL_TIM_Base_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001914:	f000 f990 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800191c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	4619      	mov	r1, r3
 8001924:	480c      	ldr	r0, [pc, #48]	; (8001958 <MX_TIM3_Init+0x94>)
 8001926:	f002 fecd 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001930:	f000 f982 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001934:	2300      	movs	r3, #0
 8001936:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001938:	2300      	movs	r3, #0
 800193a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800193c:	463b      	mov	r3, r7
 800193e:	4619      	mov	r1, r3
 8001940:	4805      	ldr	r0, [pc, #20]	; (8001958 <MX_TIM3_Init+0x94>)
 8001942:	f003 fa3f 	bl	8004dc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800194c:	f000 f974 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000278 	.word	0x20000278
 800195c:	40000400 	.word	0x40000400

08001960 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001974:	463b      	mov	r3, r7
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <MX_TIM4_Init+0x94>)
 800197e:	4a1e      	ldr	r2, [pc, #120]	; (80019f8 <MX_TIM4_Init+0x98>)
 8001980:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5600;
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <MX_TIM4_Init+0x94>)
 8001984:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 8001988:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800198a:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <MX_TIM4_Init+0x94>)
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 8001990:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <MX_TIM4_Init+0x94>)
 8001992:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001996:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001998:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <MX_TIM4_Init+0x94>)
 800199a:	2200      	movs	r2, #0
 800199c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_TIM4_Init+0x94>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019a4:	4813      	ldr	r0, [pc, #76]	; (80019f4 <MX_TIM4_Init+0x94>)
 80019a6:	f002 fb33 	bl	8004010 <HAL_TIM_Base_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80019b0:	f000 f942 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019ba:	f107 0308 	add.w	r3, r7, #8
 80019be:	4619      	mov	r1, r3
 80019c0:	480c      	ldr	r0, [pc, #48]	; (80019f4 <MX_TIM4_Init+0x94>)
 80019c2:	f002 fe7f 	bl	80046c4 <HAL_TIM_ConfigClockSource>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80019cc:	f000 f934 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d0:	2300      	movs	r3, #0
 80019d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019d8:	463b      	mov	r3, r7
 80019da:	4619      	mov	r1, r3
 80019dc:	4805      	ldr	r0, [pc, #20]	; (80019f4 <MX_TIM4_Init+0x94>)
 80019de:	f003 f9f1 	bl	8004dc4 <HAL_TIMEx_MasterConfigSynchronization>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80019e8:	f000 f926 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019ec:	bf00      	nop
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000230 	.word	0x20000230
 80019f8:	40000800 	.word	0x40000800

080019fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a02:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <MX_DMA_Init+0x38>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	4a0b      	ldr	r2, [pc, #44]	; (8001a34 <MX_DMA_Init+0x38>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6153      	str	r3, [r2, #20]
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <MX_DMA_Init+0x38>)
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	200b      	movs	r0, #11
 8001a20:	f001 fa8f 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a24:	200b      	movs	r0, #11
 8001a26:	f001 faa8 	bl	8002f7a <HAL_NVIC_EnableIRQ>

}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40021000 	.word	0x40021000

08001a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 0310 	add.w	r3, r7, #16
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4c:	4b45      	ldr	r3, [pc, #276]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a44      	ldr	r2, [pc, #272]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a52:	f043 0310 	orr.w	r3, r3, #16
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b42      	ldr	r3, [pc, #264]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f003 0310 	and.w	r3, r3, #16
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a64:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a3e      	ldr	r2, [pc, #248]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a6a:	f043 0320 	orr.w	r3, r3, #32
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b3c      	ldr	r3, [pc, #240]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f003 0320 	and.w	r3, r3, #32
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7c:	4b39      	ldr	r3, [pc, #228]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	4a38      	ldr	r2, [pc, #224]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	6193      	str	r3, [r2, #24]
 8001a88:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	4b33      	ldr	r3, [pc, #204]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001a9a:	f043 0308 	orr.w	r3, r3, #8
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b30      	ldr	r3, [pc, #192]	; (8001b64 <MX_GPIO_Init+0x12c>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ab2:	482d      	ldr	r0, [pc, #180]	; (8001b68 <MX_GPIO_Init+0x130>)
 8001ab4:	f001 fddb 	bl	800366e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	21b8      	movs	r1, #184	; 0xb8
 8001abc:	482b      	ldr	r0, [pc, #172]	; (8001b6c <MX_GPIO_Init+0x134>)
 8001abe:	f001 fdd6 	bl	800366e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8001ac8:	4829      	ldr	r0, [pc, #164]	; (8001b70 <MX_GPIO_Init+0x138>)
 8001aca:	f001 fdd0 	bl	800366e <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ace:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ad2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001adc:	2302      	movs	r3, #2
 8001ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4820      	ldr	r0, [pc, #128]	; (8001b68 <MX_GPIO_Init+0x130>)
 8001ae8:	f001 fc50 	bl	800338c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001aec:	23b8      	movs	r3, #184	; 0xb8
 8001aee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af0:	2301      	movs	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2302      	movs	r3, #2
 8001afa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	4619      	mov	r1, r3
 8001b02:	481a      	ldr	r0, [pc, #104]	; (8001b6c <MX_GPIO_Init+0x134>)
 8001b04:	f001 fc42 	bl	800338c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b08:	f44f 53f2 	mov.w	r3, #7744	; 0x1e40
 8001b0c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4813      	ldr	r0, [pc, #76]	; (8001b6c <MX_GPIO_Init+0x134>)
 8001b1e:	f001 fc35 	bl	800338c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001b22:	f44f 63fe 	mov.w	r3, #2032	; 0x7f0
 8001b26:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2302      	movs	r3, #2
 8001b32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b34:	f107 0310 	add.w	r3, r7, #16
 8001b38:	4619      	mov	r1, r3
 8001b3a:	480d      	ldr	r0, [pc, #52]	; (8001b70 <MX_GPIO_Init+0x138>)
 8001b3c:	f001 fc26 	bl	800338c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001b40:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4e:	f107 0310 	add.w	r3, r7, #16
 8001b52:	4619      	mov	r1, r3
 8001b54:	4806      	ldr	r0, [pc, #24]	; (8001b70 <MX_GPIO_Init+0x138>)
 8001b56:	f001 fc19 	bl	800338c <HAL_GPIO_Init>

}
 8001b5a:	bf00      	nop
 8001b5c:	3720      	adds	r7, #32
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40011000 	.word	0x40011000
 8001b6c:	40010800 	.word	0x40010800
 8001b70:	40010c00 	.word	0x40010c00

08001b74 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]

	if(htim == &htim3){
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a21      	ldr	r2, [pc, #132]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d132      	bne.n	8001bea <HAL_TIM_PeriodElapsedCallback+0x76>
		segundos++;
 8001b84:	4b20      	ldr	r3, [pc, #128]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b86:	f993 3000 	ldrsb.w	r3, [r3]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	b25a      	sxtb	r2, r3
 8001b92:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b94:	701a      	strb	r2, [r3, #0]
		if(segundos == 60){
 8001b96:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b98:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9c:	2b3c      	cmp	r3, #60	; 0x3c
 8001b9e:	d10b      	bne.n	8001bb8 <HAL_TIM_PeriodElapsedCallback+0x44>
			minutos++;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001ba2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	3301      	adds	r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	b25a      	sxtb	r2, r3
 8001bae:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001bb0:	701a      	strb	r2, [r3, #0]
			segundos=0;
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
		}
		if(minutos==60){
 8001bb8:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001bba:	f993 3000 	ldrsb.w	r3, [r3]
 8001bbe:	2b3c      	cmp	r3, #60	; 0x3c
 8001bc0:	d10b      	bne.n	8001bda <HAL_TIM_PeriodElapsedCallback+0x66>
			horas++;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	b25a      	sxtb	r2, r3
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001bd2:	701a      	strb	r2, [r3, #0]
			minutos=0;
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
		}
		if(horas==24){
 8001bda:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001bdc:	f993 3000 	ldrsb.w	r3, [r3]
 8001be0:	2b18      	cmp	r3, #24
 8001be2:	d102      	bne.n	8001bea <HAL_TIM_PeriodElapsedCallback+0x76>
			horas=00;
 8001be4:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
		}
	}
	if(htim == &htim4){
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a09      	ldr	r2, [pc, #36]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d104      	bne.n	8001bfc <HAL_TIM_PeriodElapsedCallback+0x88>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001bf2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bf6:	4808      	ldr	r0, [pc, #32]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001bf8:	f001 fd51 	bl	800369e <HAL_GPIO_TogglePin>
	}
}
 8001bfc:	bf00      	nop
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000278 	.word	0x20000278
 8001c08:	20000067 	.word	0x20000067
 8001c0c:	200001ec 	.word	0x200001ec
 8001c10:	20000064 	.word	0x20000064
 8001c14:	20000230 	.word	0x20000230
 8001c18:	40011000 	.word	0x40011000

08001c1c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	flag=1;
 8001c24:	4b03      	ldr	r3, [pc, #12]	; (8001c34 <HAL_ADC_ConvCpltCallback+0x18>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	20000066 	.word	0x20000066

08001c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr

08001c44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c4a:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6193      	str	r3, [r2, #24]
 8001c56:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c62:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	4a0e      	ldr	r2, [pc, #56]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	61d3      	str	r3, [r2, #28]
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <HAL_MspInit+0x5c>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	607b      	str	r3, [r7, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <HAL_MspInit+0x60>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	4a04      	ldr	r2, [pc, #16]	; (8001ca4 <HAL_MspInit+0x60>)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	40010000 	.word	0x40010000

08001ca8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a28      	ldr	r2, [pc, #160]	; (8001d64 <HAL_ADC_MspInit+0xbc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d149      	bne.n	8001d5c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cc8:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a26      	ldr	r2, [pc, #152]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a20      	ldr	r2, [pc, #128]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001ce6:	f043 0304 	orr.w	r3, r3, #4
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_ADC_MspInit+0xc0>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	4619      	mov	r1, r3
 8001d06:	4819      	ldr	r0, [pc, #100]	; (8001d6c <HAL_ADC_MspInit+0xc4>)
 8001d08:	f001 fb40 	bl	800338c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001d0c:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d0e:	4a19      	ldr	r2, [pc, #100]	; (8001d74 <HAL_ADC_MspInit+0xcc>)
 8001d10:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d12:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d18:	4b15      	ldr	r3, [pc, #84]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d1e:	4b14      	ldr	r3, [pc, #80]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d20:	2280      	movs	r2, #128	; 0x80
 8001d22:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d24:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d2a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d2c:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d32:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d34:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d36:	2220      	movs	r2, #32
 8001d38:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d40:	480b      	ldr	r0, [pc, #44]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d42:	f001 f935 	bl	8002fb0 <HAL_DMA_Init>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001d4c:	f7ff ff74 	bl	8001c38 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a07      	ldr	r2, [pc, #28]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d54:	621a      	str	r2, [r3, #32]
 8001d56:	4a06      	ldr	r2, [pc, #24]	; (8001d70 <HAL_ADC_MspInit+0xc8>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3720      	adds	r7, #32
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40012400 	.word	0x40012400
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	2000009c 	.word	0x2000009c
 8001d74:	40020008 	.word	0x40020008

08001d78 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d88:	d10b      	bne.n	8001da2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_TIM_PWM_MspInit+0x34>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	4a07      	ldr	r2, [pc, #28]	; (8001dac <HAL_TIM_PWM_MspInit+0x34>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	61d3      	str	r3, [r2, #28]
 8001d96:	4b05      	ldr	r3, [pc, #20]	; (8001dac <HAL_TIM_PWM_MspInit+0x34>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001da2:	bf00      	nop
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	40021000 	.word	0x40021000

08001db0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1a      	ldr	r2, [pc, #104]	; (8001e28 <HAL_TIM_Base_MspInit+0x78>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d114      	bne.n	8001dec <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	4a19      	ldr	r2, [pc, #100]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	61d3      	str	r3, [r2, #28]
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	201d      	movs	r0, #29
 8001de0:	f001 f8af 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001de4:	201d      	movs	r0, #29
 8001de6:	f001 f8c8 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001dea:	e018      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <HAL_TIM_Base_MspInit+0x80>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d113      	bne.n	8001e1e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001df6:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	4a0c      	ldr	r2, [pc, #48]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	61d3      	str	r3, [r2, #28]
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_TIM_Base_MspInit+0x7c>)
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	201e      	movs	r0, #30
 8001e14:	f001 f895 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e18:	201e      	movs	r0, #30
 8001e1a:	f001 f8ae 	bl	8002f7a <HAL_NVIC_EnableIRQ>
}
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40000400 	.word	0x40000400
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40000800 	.word	0x40000800

08001e34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	; 0x28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e52:	d142      	bne.n	8001eda <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e54:	4b23      	ldr	r3, [pc, #140]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a22      	ldr	r2, [pc, #136]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b20      	ldr	r3, [pc, #128]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a1c      	ldr	r2, [pc, #112]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b1a      	ldr	r3, [pc, #104]	; (8001ee4 <HAL_TIM_MspPostInit+0xb0>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0308 	and.w	r3, r3, #8
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001e84:	f248 0304 	movw	r3, #32772	; 0x8004
 8001e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	4813      	ldr	r0, [pc, #76]	; (8001ee8 <HAL_TIM_MspPostInit+0xb4>)
 8001e9a:	f001 fa77 	bl	800338c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e9e:	2308      	movs	r3, #8
 8001ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	480e      	ldr	r0, [pc, #56]	; (8001eec <HAL_TIM_MspPostInit+0xb8>)
 8001eb2:	f001 fa6b 	bl	800338c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <HAL_TIM_MspPostInit+0xbc>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed4:	4a06      	ldr	r2, [pc, #24]	; (8001ef0 <HAL_TIM_MspPostInit+0xbc>)
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001eda:	bf00      	nop
 8001edc:	3728      	adds	r7, #40	; 0x28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40010800 	.word	0x40010800
 8001eec:	40010c00 	.word	0x40010c00
 8001ef0:	40010000 	.word	0x40010000

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <HardFault_Handler+0x4>

08001f06 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <MemManage_Handler+0x4>

08001f0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <BusFault_Handler+0x4>

08001f12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f16:	e7fe      	b.n	8001f16 <UsageFault_Handler+0x4>

08001f18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f40:	f000 fb38 	bl	80025b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <DMA1_Channel1_IRQHandler+0x10>)
 8001f4e:	f001 f8e9 	bl	8003124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000009c 	.word	0x2000009c

08001f5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <TIM3_IRQHandler+0x10>)
 8001f62:	f002 f9e9 	bl	8004338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000278 	.word	0x20000278

08001f70 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <TIM4_IRQHandler+0x10>)
 8001f76:	f002 f9df 	bl	8004338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000230 	.word	0x20000230

08001f84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <menuAgua>:
	escreve_string(0x80, "Resfriando...");
	escreve_string(0xC0, "Temp. atual:0");

}

void menuAgua(void){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
	int8_t valor, aux, aux2;
	limpar();
 8001f96:	f7fe fe93 	bl	8000cc0 <limpar>
	escreve_string(0x80, "Natural");
 8001f9a:	4932      	ldr	r1, [pc, #200]	; (8002064 <menuAgua+0xd4>)
 8001f9c:	2080      	movs	r0, #128	; 0x80
 8001f9e:	f7fe ff09 	bl	8000db4 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8001fa2:	4931      	ldr	r1, [pc, #196]	; (8002068 <menuAgua+0xd8>)
 8001fa4:	20c0      	movs	r0, #192	; 0xc0
 8001fa6:	f7fe ff05 	bl	8000db4 <escreve_string>
	aux=aux2=0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	71fb      	strb	r3, [r7, #7]
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	71bb      	strb	r3, [r7, #6]
	while(1){
		valor = botoes();
 8001fb2:	f7ff fa37 	bl	8001424 <botoes>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	717b      	strb	r3, [r7, #5]
		switch(valor){
 8001fba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d002      	beq.n	8001fc8 <menuAgua+0x38>
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d013      	beq.n	8001fee <menuAgua+0x5e>
 8001fc6:	e017      	b.n	8001ff8 <menuAgua+0x68>
		case 1:
			if(aux2 == 0 ) aguaNatural();
 8001fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d101      	bne.n	8001fd4 <menuAgua+0x44>
 8001fd0:	f7fe fcd4 	bl	800097c <aguaNatural>
			if(aux2 == 1 ) aguaQuente();
 8001fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <menuAgua+0x50>
 8001fdc:	f7fe fcf0 	bl	80009c0 <aguaQuente>
			if(aux2 == 2 ) aguaGelada();
 8001fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d13b      	bne.n	8002060 <menuAgua+0xd0>
 8001fe8:	f7fe fd10 	bl	8000a0c <aguaGelada>
			break;
 8001fec:	e038      	b.n	8002060 <menuAgua+0xd0>
		case 4:
			sairEscrever();
 8001fee:	f000 fa53 	bl	8002498 <sairEscrever>
			relogio();
 8001ff2:	f000 f9bf 	bl	8002374 <relogio>
			break;
 8001ff6:	e034      	b.n	8002062 <menuAgua+0xd2>
		default:
			if(valor == 2)aux2++;
 8001ff8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d105      	bne.n	800200c <menuAgua+0x7c>
 8002000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	3301      	adds	r3, #1
 8002008:	b2db      	uxtb	r3, r3
 800200a:	71fb      	strb	r3, [r7, #7]
			if(valor == 3)aux2--;
 800200c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002010:	2b03      	cmp	r3, #3
 8002012:	d105      	bne.n	8002020 <menuAgua+0x90>
 8002014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002018:	b2db      	uxtb	r3, r3
 800201a:	3b01      	subs	r3, #1
 800201c:	b2db      	uxtb	r3, r3
 800201e:	71fb      	strb	r3, [r7, #7]
			if(aux2== 3)aux2=0;
 8002020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002024:	2b03      	cmp	r3, #3
 8002026:	d101      	bne.n	800202c <menuAgua+0x9c>
 8002028:	2300      	movs	r3, #0
 800202a:	71fb      	strb	r3, [r7, #7]
			if(aux2== -1)aux2=2;
 800202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002034:	d101      	bne.n	800203a <menuAgua+0xaa>
 8002036:	2302      	movs	r3, #2
 8002038:	71fb      	strb	r3, [r7, #7]
			if(aux2==0)aguanEscrita();
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <menuAgua+0xb6>
 8002042:	f000 fa39 	bl	80024b8 <aguanEscrita>
			if(aux2==2)aguagEscrita();
 8002046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d101      	bne.n	8002052 <menuAgua+0xc2>
 800204e:	f000 f9ff 	bl	8002450 <aguagEscrita>
			if(aux2==1)aguaqEscrita();
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d1ab      	bne.n	8001fb2 <menuAgua+0x22>
 800205a:	f000 fa0b 	bl	8002474 <aguaqEscrita>
 800205e:	e7a8      	b.n	8001fb2 <menuAgua+0x22>
			break;
 8002060:	bf00      	nop
		valor = botoes();
 8002062:	e7a6      	b.n	8001fb2 <menuAgua+0x22>
 8002064:	08005060 	.word	0x08005060
 8002068:	08005068 	.word	0x08005068

0800206c <confirmacao>:
	limpar();
	escreve_string(0x80, "Misturando gás");
	escreve_string(0xc0, capsula[num].nome);
}

void confirmacao(void){
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
	escreve_string(0xc0, " Conf=C | Sair=S");
 8002070:	4902      	ldr	r1, [pc, #8]	; (800207c <confirmacao+0x10>)
 8002072:	20c0      	movs	r0, #192	; 0xc0
 8002074:	f7fe fe9e 	bl	8000db4 <escreve_string>
}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	0800508c 	.word	0x0800508c

08002080 <capsulaEscolhida>:

void capsulaEscolhida(int8_t tipo){
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
	int8_t valor;
	switch (tipo){
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	3b01      	subs	r3, #1
 8002090:	2b05      	cmp	r3, #5
 8002092:	f200 810d 	bhi.w	80022b0 <capsulaEscolhida+0x230>
 8002096:	a201      	add	r2, pc, #4	; (adr r2, 800209c <capsulaEscolhida+0x1c>)
 8002098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800209c:	080020b5 	.word	0x080020b5
 80020a0:	0800212b 	.word	0x0800212b
 80020a4:	0800218d 	.word	0x0800218d
 80020a8:	080021ef 	.word	0x080021ef
 80020ac:	08002249 	.word	0x08002249
 80020b0:	080022a3 	.word	0x080022a3
	case 1:
		limpar();
 80020b4:	f7fe fe04 	bl	8000cc0 <limpar>
		escreve_string(0x86, capsula[0].nome);
 80020b8:	497f      	ldr	r1, [pc, #508]	; (80022b8 <capsulaEscolhida+0x238>)
 80020ba:	2086      	movs	r0, #134	; 0x86
 80020bc:	f7fe fe7a 	bl	8000db4 <escreve_string>
		HAL_Delay(1000);
 80020c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020c4:	f000 fa92 	bl	80025ec <HAL_Delay>

		limpar();
 80020c8:	f7fe fdfa 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 80020cc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80020d0:	f000 fa8c 	bl	80025ec <HAL_Delay>
		escreve_string(0x86, capsula[0].nome);
 80020d4:	4978      	ldr	r1, [pc, #480]	; (80022b8 <capsulaEscolhida+0x238>)
 80020d6:	2086      	movs	r0, #134	; 0x86
 80020d8:	f7fe fe6c 	bl	8000db4 <escreve_string>
		HAL_Delay(1000);
 80020dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020e0:	f000 fa84 	bl	80025ec <HAL_Delay>

		limpar();
 80020e4:	f7fe fdec 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 80020e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80020ec:	f000 fa7e 	bl	80025ec <HAL_Delay>
		escreve_string(0x86, capsula[0].nome);
 80020f0:	4971      	ldr	r1, [pc, #452]	; (80022b8 <capsulaEscolhida+0x238>)
 80020f2:	2086      	movs	r0, #134	; 0x86
 80020f4:	f7fe fe5e 	bl	8000db4 <escreve_string>
		confirmacao();
 80020f8:	f7ff ffb8 	bl	800206c <confirmacao>
		valor = botoes();
 80020fc:	f7ff f992 	bl	8001424 <botoes>
 8002100:	4603      	mov	r3, r0
 8002102:	73fb      	strb	r3, [r7, #15]
		if(valor == 1){
 8002104:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d102      	bne.n	8002112 <capsulaEscolhida+0x92>
			menuAgua();
 800210c:	f7ff ff40 	bl	8001f90 <menuAgua>
			relogio();
		}else{
			valor = botoes();
		}

		break;
 8002110:	e0ce      	b.n	80022b0 <capsulaEscolhida+0x230>
		}else if(valor==4){
 8002112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002116:	2b04      	cmp	r3, #4
 8002118:	d102      	bne.n	8002120 <capsulaEscolhida+0xa0>
			relogio();
 800211a:	f000 f92b 	bl	8002374 <relogio>
		break;
 800211e:	e0c7      	b.n	80022b0 <capsulaEscolhida+0x230>
			valor = botoes();
 8002120:	f7ff f980 	bl	8001424 <botoes>
 8002124:	4603      	mov	r3, r0
 8002126:	73fb      	strb	r3, [r7, #15]
		break;
 8002128:	e0c2      	b.n	80022b0 <capsulaEscolhida+0x230>
	case 2:
		limpar();
 800212a:	f7fe fdc9 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 800212e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002132:	f000 fa5b 	bl	80025ec <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 8002136:	4961      	ldr	r1, [pc, #388]	; (80022bc <capsulaEscolhida+0x23c>)
 8002138:	2082      	movs	r0, #130	; 0x82
 800213a:	f7fe fe3b 	bl	8000db4 <escreve_string>
		confirmacao();
 800213e:	f7ff ff95 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 8002142:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002146:	f000 fa51 	bl	80025ec <HAL_Delay>

		limpar();
 800214a:	f7fe fdb9 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 800214e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002152:	f000 fa4b 	bl	80025ec <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 8002156:	4959      	ldr	r1, [pc, #356]	; (80022bc <capsulaEscolhida+0x23c>)
 8002158:	2082      	movs	r0, #130	; 0x82
 800215a:	f7fe fe2b 	bl	8000db4 <escreve_string>
		confirmacao();
 800215e:	f7ff ff85 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 8002162:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002166:	f000 fa41 	bl	80025ec <HAL_Delay>

		limpar();
 800216a:	f7fe fda9 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 800216e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002172:	f000 fa3b 	bl	80025ec <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 8002176:	4951      	ldr	r1, [pc, #324]	; (80022bc <capsulaEscolhida+0x23c>)
 8002178:	2082      	movs	r0, #130	; 0x82
 800217a:	f7fe fe1b 	bl	8000db4 <escreve_string>
		confirmacao();
 800217e:	f7ff ff75 	bl	800206c <confirmacao>
		HAL_Delay(4000);
 8002182:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002186:	f000 fa31 	bl	80025ec <HAL_Delay>

		//confirmacao();
		break;
 800218a:	e091      	b.n	80022b0 <capsulaEscolhida+0x230>
	case 3:
		limpar();
 800218c:	f7fe fd98 	bl	8000cc0 <limpar>
		escreve_string(0x83, capsula[4].nome);
 8002190:	494b      	ldr	r1, [pc, #300]	; (80022c0 <capsulaEscolhida+0x240>)
 8002192:	2083      	movs	r0, #131	; 0x83
 8002194:	f7fe fe0e 	bl	8000db4 <escreve_string>
		confirmacao();
 8002198:	f7ff ff68 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 800219c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021a0:	f000 fa24 	bl	80025ec <HAL_Delay>

		limpar();
 80021a4:	f7fe fd8c 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 80021a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80021ac:	f000 fa1e 	bl	80025ec <HAL_Delay>
		escreve_string(0x83, capsula[4].nome);
 80021b0:	4943      	ldr	r1, [pc, #268]	; (80022c0 <capsulaEscolhida+0x240>)
 80021b2:	2083      	movs	r0, #131	; 0x83
 80021b4:	f7fe fdfe 	bl	8000db4 <escreve_string>
		confirmacao();
 80021b8:	f7ff ff58 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 80021bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021c0:	f000 fa14 	bl	80025ec <HAL_Delay>

		limpar();
 80021c4:	f7fe fd7c 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 80021c8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80021cc:	f000 fa0e 	bl	80025ec <HAL_Delay>
		escreve_string(0x83, capsula[4].nome);
 80021d0:	493b      	ldr	r1, [pc, #236]	; (80022c0 <capsulaEscolhida+0x240>)
 80021d2:	2083      	movs	r0, #131	; 0x83
 80021d4:	f7fe fdee 	bl	8000db4 <escreve_string>
		confirmacao();
 80021d8:	f7ff ff48 	bl	800206c <confirmacao>
		HAL_Delay(4000);
 80021dc:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80021e0:	f000 fa04 	bl	80025ec <HAL_Delay>

		valor = botoes();
 80021e4:	f7ff f91e 	bl	8001424 <botoes>
 80021e8:	4603      	mov	r3, r0
 80021ea:	73fb      	strb	r3, [r7, #15]
		break;
 80021ec:	e060      	b.n	80022b0 <capsulaEscolhida+0x230>
	case 4:
		limpar();
 80021ee:	f7fe fd67 	bl	8000cc0 <limpar>
		escreve_string(0x83, capsula[5].nome);
 80021f2:	4934      	ldr	r1, [pc, #208]	; (80022c4 <capsulaEscolhida+0x244>)
 80021f4:	2083      	movs	r0, #131	; 0x83
 80021f6:	f7fe fddd 	bl	8000db4 <escreve_string>
		confirmacao();
 80021fa:	f7ff ff37 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 80021fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002202:	f000 f9f3 	bl	80025ec <HAL_Delay>

		limpar();
 8002206:	f7fe fd5b 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 800220a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800220e:	f000 f9ed 	bl	80025ec <HAL_Delay>
		escreve_string(0x83, capsula[5].nome);
 8002212:	492c      	ldr	r1, [pc, #176]	; (80022c4 <capsulaEscolhida+0x244>)
 8002214:	2083      	movs	r0, #131	; 0x83
 8002216:	f7fe fdcd 	bl	8000db4 <escreve_string>
		confirmacao();
 800221a:	f7ff ff27 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 800221e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002222:	f000 f9e3 	bl	80025ec <HAL_Delay>

		limpar();
 8002226:	f7fe fd4b 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 800222a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800222e:	f000 f9dd 	bl	80025ec <HAL_Delay>
		escreve_string(0x83, capsula[5].nome);
 8002232:	4924      	ldr	r1, [pc, #144]	; (80022c4 <capsulaEscolhida+0x244>)
 8002234:	2083      	movs	r0, #131	; 0x83
 8002236:	f7fe fdbd 	bl	8000db4 <escreve_string>
		confirmacao();
 800223a:	f7ff ff17 	bl	800206c <confirmacao>
		HAL_Delay(4000);
 800223e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002242:	f000 f9d3 	bl	80025ec <HAL_Delay>

		break;
 8002246:	e033      	b.n	80022b0 <capsulaEscolhida+0x230>
	case 5:
		limpar();
 8002248:	f7fe fd3a 	bl	8000cc0 <limpar>
		escreve_string(0x82, capsula[6].nome);
 800224c:	491e      	ldr	r1, [pc, #120]	; (80022c8 <capsulaEscolhida+0x248>)
 800224e:	2082      	movs	r0, #130	; 0x82
 8002250:	f7fe fdb0 	bl	8000db4 <escreve_string>
		confirmacao();
 8002254:	f7ff ff0a 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 8002258:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800225c:	f000 f9c6 	bl	80025ec <HAL_Delay>

		limpar();
 8002260:	f7fe fd2e 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 8002264:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002268:	f000 f9c0 	bl	80025ec <HAL_Delay>
		escreve_string(0x82, capsula[6].nome);
 800226c:	4916      	ldr	r1, [pc, #88]	; (80022c8 <capsulaEscolhida+0x248>)
 800226e:	2082      	movs	r0, #130	; 0x82
 8002270:	f7fe fda0 	bl	8000db4 <escreve_string>
		confirmacao();
 8002274:	f7ff fefa 	bl	800206c <confirmacao>
		HAL_Delay(1000);
 8002278:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800227c:	f000 f9b6 	bl	80025ec <HAL_Delay>

		limpar();
 8002280:	f7fe fd1e 	bl	8000cc0 <limpar>
		HAL_Delay(300);
 8002284:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002288:	f000 f9b0 	bl	80025ec <HAL_Delay>
		escreve_string(0x82, capsula[6].nome);
 800228c:	490e      	ldr	r1, [pc, #56]	; (80022c8 <capsulaEscolhida+0x248>)
 800228e:	2082      	movs	r0, #130	; 0x82
 8002290:	f7fe fd90 	bl	8000db4 <escreve_string>
		confirmacao();
 8002294:	f7ff feea 	bl	800206c <confirmacao>
		HAL_Delay(4000);
 8002298:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800229c:	f000 f9a6 	bl	80025ec <HAL_Delay>

		break;
 80022a0:	e006      	b.n	80022b0 <capsulaEscolhida+0x230>
	case 6:
		limpar();
 80022a2:	f7fe fd0d 	bl	8000cc0 <limpar>
		escreve_string(0x80, "Capsula vazia");
 80022a6:	4909      	ldr	r1, [pc, #36]	; (80022cc <capsulaEscolhida+0x24c>)
 80022a8:	2080      	movs	r0, #128	; 0x80
 80022aa:	f7fe fd83 	bl	8000db4 <escreve_string>
		break;
 80022ae:	bf00      	nop
	}
}
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	200000ec 	.word	0x200000ec
 80022bc:	2000014c 	.word	0x2000014c
 80022c0:	2000016c 	.word	0x2000016c
 80022c4:	2000018c 	.word	0x2000018c
 80022c8:	200001ac 	.word	0x200001ac
 80022cc:	080050a0 	.word	0x080050a0

080022d0 <filtroSaturado>:

void filtroSaturado(void){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	limpar();
 80022d4:	f7fe fcf4 	bl	8000cc0 <limpar>
	escreve_string(0x80, "Filtro saturado");
 80022d8:	4919      	ldr	r1, [pc, #100]	; (8002340 <filtroSaturado+0x70>)
 80022da:	2080      	movs	r0, #128	; 0x80
 80022dc:	f7fe fd6a 	bl	8000db4 <escreve_string>
	HAL_Delay(1000);
 80022e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022e4:	f000 f982 	bl	80025ec <HAL_Delay>

	limpar();
 80022e8:	f7fe fcea 	bl	8000cc0 <limpar>
	HAL_Delay(300);
 80022ec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80022f0:	f000 f97c 	bl	80025ec <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 80022f4:	4912      	ldr	r1, [pc, #72]	; (8002340 <filtroSaturado+0x70>)
 80022f6:	2080      	movs	r0, #128	; 0x80
 80022f8:	f7fe fd5c 	bl	8000db4 <escreve_string>
	HAL_Delay(1000);
 80022fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002300:	f000 f974 	bl	80025ec <HAL_Delay>

	limpar();
 8002304:	f7fe fcdc 	bl	8000cc0 <limpar>
	HAL_Delay(300);
 8002308:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800230c:	f000 f96e 	bl	80025ec <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 8002310:	490b      	ldr	r1, [pc, #44]	; (8002340 <filtroSaturado+0x70>)
 8002312:	2080      	movs	r0, #128	; 0x80
 8002314:	f7fe fd4e 	bl	8000db4 <escreve_string>
	HAL_Delay(1000);
 8002318:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800231c:	f000 f966 	bl	80025ec <HAL_Delay>

	limpar();
 8002320:	f7fe fcce 	bl	8000cc0 <limpar>
	HAL_Delay(300);
 8002324:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002328:	f000 f960 	bl	80025ec <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 800232c:	4904      	ldr	r1, [pc, #16]	; (8002340 <filtroSaturado+0x70>)
 800232e:	2080      	movs	r0, #128	; 0x80
 8002330:	f7fe fd40 	bl	8000db4 <escreve_string>
	HAL_Delay(1000);
 8002334:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002338:	f000 f958 	bl	80025ec <HAL_Delay>
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	080050b0 	.word	0x080050b0

08002344 <final>:
	HAL_Delay(300);
	escreve_string(0x80, "CO2 vazio");
	HAL_Delay(1000);
}

void final(void){
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	limpar();
 8002348:	f7fe fcba 	bl	8000cc0 <limpar>
	escreve_string(0x80, "Sua bebida esta");
 800234c:	4907      	ldr	r1, [pc, #28]	; (800236c <final+0x28>)
 800234e:	2080      	movs	r0, #128	; 0x80
 8002350:	f7fe fd30 	bl	8000db4 <escreve_string>
	escreve_string(0xc5, "pronta!");
 8002354:	4906      	ldr	r1, [pc, #24]	; (8002370 <final+0x2c>)
 8002356:	20c5      	movs	r0, #197	; 0xc5
 8002358:	f7fe fd2c 	bl	8000db4 <escreve_string>
	HAL_Delay(5000);
 800235c:	f241 3088 	movw	r0, #5000	; 0x1388
 8002360:	f000 f944 	bl	80025ec <HAL_Delay>
	relogio();
 8002364:	f000 f806 	bl	8002374 <relogio>
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}
 800236c:	080050cc 	.word	0x080050cc
 8002370:	080050dc 	.word	0x080050dc

08002374 <relogio>:

void relogio(void){
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
	while (1){
		lerBits();
 8002378:	f7ff f886 	bl	8001488 <lerBits>
		if(bn1 !=0){
 800237c:	4b2e      	ldr	r3, [pc, #184]	; (8002438 <relogio+0xc4>)
 800237e:	f993 3000 	ldrsb.w	r3, [r3]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d006      	beq.n	8002394 <relogio+0x20>
			capsulaEscolhida(bn1);
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <relogio+0xc4>)
 8002388:	f993 3000 	ldrsb.w	r3, [r3]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fe77 	bl	8002080 <capsulaEscolhida>
 8002392:	e7f1      	b.n	8002378 <relogio+0x4>
		}else{
			if(horas < 10){
 8002394:	4b29      	ldr	r3, [pc, #164]	; (800243c <relogio+0xc8>)
 8002396:	f993 3000 	ldrsb.w	r3, [r3]
 800239a:	2b09      	cmp	r3, #9
 800239c:	dc0b      	bgt.n	80023b6 <relogio+0x42>
				escreve_string(0x84, "0");
 800239e:	4928      	ldr	r1, [pc, #160]	; (8002440 <relogio+0xcc>)
 80023a0:	2084      	movs	r0, #132	; 0x84
 80023a2:	f7fe fd07 	bl	8000db4 <escreve_string>
				variaveis(0x85, horas);
 80023a6:	4b25      	ldr	r3, [pc, #148]	; (800243c <relogio+0xc8>)
 80023a8:	f993 3000 	ldrsb.w	r3, [r3]
 80023ac:	4619      	mov	r1, r3
 80023ae:	2085      	movs	r0, #133	; 0x85
 80023b0:	f7fe fd7a 	bl	8000ea8 <variaveis>
 80023b4:	e006      	b.n	80023c4 <relogio+0x50>

			}else{
				variaveis(0x84, horas);
 80023b6:	4b21      	ldr	r3, [pc, #132]	; (800243c <relogio+0xc8>)
 80023b8:	f993 3000 	ldrsb.w	r3, [r3]
 80023bc:	4619      	mov	r1, r3
 80023be:	2084      	movs	r0, #132	; 0x84
 80023c0:	f7fe fd72 	bl	8000ea8 <variaveis>
			}
			escreve_string(0x86, ":");
 80023c4:	491f      	ldr	r1, [pc, #124]	; (8002444 <relogio+0xd0>)
 80023c6:	2086      	movs	r0, #134	; 0x86
 80023c8:	f7fe fcf4 	bl	8000db4 <escreve_string>
			if(minutos < 10){
 80023cc:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <relogio+0xd4>)
 80023ce:	f993 3000 	ldrsb.w	r3, [r3]
 80023d2:	2b09      	cmp	r3, #9
 80023d4:	dc0b      	bgt.n	80023ee <relogio+0x7a>
				escreve_string(0x87, "0");
 80023d6:	491a      	ldr	r1, [pc, #104]	; (8002440 <relogio+0xcc>)
 80023d8:	2087      	movs	r0, #135	; 0x87
 80023da:	f7fe fceb 	bl	8000db4 <escreve_string>
				variaveis(0x88, minutos);
 80023de:	4b1a      	ldr	r3, [pc, #104]	; (8002448 <relogio+0xd4>)
 80023e0:	f993 3000 	ldrsb.w	r3, [r3]
 80023e4:	4619      	mov	r1, r3
 80023e6:	2088      	movs	r0, #136	; 0x88
 80023e8:	f7fe fd5e 	bl	8000ea8 <variaveis>
 80023ec:	e006      	b.n	80023fc <relogio+0x88>
			}else{
				variaveis(0x87, minutos);
 80023ee:	4b16      	ldr	r3, [pc, #88]	; (8002448 <relogio+0xd4>)
 80023f0:	f993 3000 	ldrsb.w	r3, [r3]
 80023f4:	4619      	mov	r1, r3
 80023f6:	2087      	movs	r0, #135	; 0x87
 80023f8:	f7fe fd56 	bl	8000ea8 <variaveis>
			}
			escreve_string(0x89, ":");
 80023fc:	4911      	ldr	r1, [pc, #68]	; (8002444 <relogio+0xd0>)
 80023fe:	2089      	movs	r0, #137	; 0x89
 8002400:	f7fe fcd8 	bl	8000db4 <escreve_string>
			if(segundos < 10){
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <relogio+0xd8>)
 8002406:	f993 3000 	ldrsb.w	r3, [r3]
 800240a:	2b09      	cmp	r3, #9
 800240c:	dc0b      	bgt.n	8002426 <relogio+0xb2>
				escreve_string(0x8A, "0");
 800240e:	490c      	ldr	r1, [pc, #48]	; (8002440 <relogio+0xcc>)
 8002410:	208a      	movs	r0, #138	; 0x8a
 8002412:	f7fe fccf 	bl	8000db4 <escreve_string>
				variaveis(0x8B, segundos);
 8002416:	4b0d      	ldr	r3, [pc, #52]	; (800244c <relogio+0xd8>)
 8002418:	f993 3000 	ldrsb.w	r3, [r3]
 800241c:	4619      	mov	r1, r3
 800241e:	208b      	movs	r0, #139	; 0x8b
 8002420:	f7fe fd42 	bl	8000ea8 <variaveis>
 8002424:	e7a8      	b.n	8002378 <relogio+0x4>
			}else{
				variaveis(0x8A, segundos);
 8002426:	4b09      	ldr	r3, [pc, #36]	; (800244c <relogio+0xd8>)
 8002428:	f993 3000 	ldrsb.w	r3, [r3]
 800242c:	4619      	mov	r1, r3
 800242e:	208a      	movs	r0, #138	; 0x8a
 8002430:	f7fe fd3a 	bl	8000ea8 <variaveis>
	while (1){
 8002434:	e7a0      	b.n	8002378 <relogio+0x4>
 8002436:	bf00      	nop
 8002438:	200000e1 	.word	0x200000e1
 800243c:	20000064 	.word	0x20000064
 8002440:	080050e4 	.word	0x080050e4
 8002444:	080050e8 	.word	0x080050e8
 8002448:	200001ec 	.word	0x200001ec
 800244c:	20000067 	.word	0x20000067

08002450 <aguagEscrita>:
			}
		}
	}
}
void aguagEscrita(void){
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
	limpar();
 8002454:	f7fe fc34 	bl	8000cc0 <limpar>
	escreve_string(0x80, "agua gelada  ");
 8002458:	4904      	ldr	r1, [pc, #16]	; (800246c <aguagEscrita+0x1c>)
 800245a:	2080      	movs	r0, #128	; 0x80
 800245c:	f7fe fcaa 	bl	8000db4 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8002460:	4903      	ldr	r1, [pc, #12]	; (8002470 <aguagEscrita+0x20>)
 8002462:	20c0      	movs	r0, #192	; 0xc0
 8002464:	f7fe fca6 	bl	8000db4 <escreve_string>
}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	080050ec 	.word	0x080050ec
 8002470:	08005068 	.word	0x08005068

08002474 <aguaqEscrita>:

void aguaqEscrita(void){
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	limpar();
 8002478:	f7fe fc22 	bl	8000cc0 <limpar>
	escreve_string(0x80, "agua quente   ");
 800247c:	4904      	ldr	r1, [pc, #16]	; (8002490 <aguaqEscrita+0x1c>)
 800247e:	2080      	movs	r0, #128	; 0x80
 8002480:	f7fe fc98 	bl	8000db4 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8002484:	4903      	ldr	r1, [pc, #12]	; (8002494 <aguaqEscrita+0x20>)
 8002486:	20c0      	movs	r0, #192	; 0xc0
 8002488:	f7fe fc94 	bl	8000db4 <escreve_string>
	}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	080050fc 	.word	0x080050fc
 8002494:	08005068 	.word	0x08005068

08002498 <sairEscrever>:

void sairEscrever(void){
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
	limpar();
 800249c:	f7fe fc10 	bl	8000cc0 <limpar>
	escreve_string(0x80, "Retire a capsula");
 80024a0:	4904      	ldr	r1, [pc, #16]	; (80024b4 <sairEscrever+0x1c>)
 80024a2:	2080      	movs	r0, #128	; 0x80
 80024a4:	f7fe fc86 	bl	8000db4 <escreve_string>
	HAL_Delay(5000);
 80024a8:	f241 3088 	movw	r0, #5000	; 0x1388
 80024ac:	f000 f89e 	bl	80025ec <HAL_Delay>
}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	0800510c 	.word	0x0800510c

080024b8 <aguanEscrita>:

void aguanEscrita(void){
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
	limpar();
 80024bc:	f7fe fc00 	bl	8000cc0 <limpar>
	escreve_string(0x80, "agua natural    ");
 80024c0:	4904      	ldr	r1, [pc, #16]	; (80024d4 <aguanEscrita+0x1c>)
 80024c2:	2080      	movs	r0, #128	; 0x80
 80024c4:	f7fe fc76 	bl	8000db4 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 80024c8:	4903      	ldr	r1, [pc, #12]	; (80024d8 <aguanEscrita+0x20>)
 80024ca:	20c0      	movs	r0, #192	; 0xc0
 80024cc:	f7fe fc72 	bl	8000db4 <escreve_string>
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	08005120 	.word	0x08005120
 80024d8:	08005068 	.word	0x08005068

080024dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80024dc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80024de:	e003      	b.n	80024e8 <LoopCopyDataInit>

080024e0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80024e0:	4b0b      	ldr	r3, [pc, #44]	; (8002510 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80024e2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80024e4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80024e6:	3104      	adds	r1, #4

080024e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80024e8:	480a      	ldr	r0, [pc, #40]	; (8002514 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80024ea:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80024ec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80024ee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80024f0:	d3f6      	bcc.n	80024e0 <CopyDataInit>
  ldr r2, =_sbss
 80024f2:	4a0a      	ldr	r2, [pc, #40]	; (800251c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80024f4:	e002      	b.n	80024fc <LoopFillZerobss>

080024f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80024f6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80024f8:	f842 3b04 	str.w	r3, [r2], #4

080024fc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80024fc:	4b08      	ldr	r3, [pc, #32]	; (8002520 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80024fe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002500:	d3f9      	bcc.n	80024f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002502:	f7ff fd3f 	bl	8001f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002506:	f002 fccd 	bl	8004ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800250a:	f7fe ffeb 	bl	80014e4 <main>
  bx lr
 800250e:	4770      	bx	lr
  ldr r3, =_sidata
 8002510:	08005188 	.word	0x08005188
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002518:	20000048 	.word	0x20000048
  ldr r2, =_sbss
 800251c:	20000048 	.word	0x20000048
  ldr r3, = _ebss
 8002520:	2000030c 	.word	0x2000030c

08002524 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002524:	e7fe      	b.n	8002524 <ADC1_2_IRQHandler>
	...

08002528 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <HAL_Init+0x28>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a07      	ldr	r2, [pc, #28]	; (8002550 <HAL_Init+0x28>)
 8002532:	f043 0310 	orr.w	r3, r3, #16
 8002536:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002538:	2003      	movs	r0, #3
 800253a:	f000 fcf7 	bl	8002f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800253e:	2000      	movs	r0, #0
 8002540:	f000 f808 	bl	8002554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002544:	f7ff fb7e 	bl	8001c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40022000 	.word	0x40022000

08002554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800255c:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_InitTick+0x54>)
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	4b12      	ldr	r3, [pc, #72]	; (80025ac <HAL_InitTick+0x58>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	4619      	mov	r1, r3
 8002566:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800256a:	fbb3 f3f1 	udiv	r3, r3, r1
 800256e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002572:	4618      	mov	r0, r3
 8002574:	f000 fd0f 	bl	8002f96 <HAL_SYSTICK_Config>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e00e      	b.n	80025a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b0f      	cmp	r3, #15
 8002586:	d80a      	bhi.n	800259e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002588:	2200      	movs	r2, #0
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	f04f 30ff 	mov.w	r0, #4294967295
 8002590:	f000 fcd7 	bl	8002f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002594:	4a06      	ldr	r2, [pc, #24]	; (80025b0 <HAL_InitTick+0x5c>)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800259a:	2300      	movs	r3, #0
 800259c:	e000      	b.n	80025a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	2000003c 	.word	0x2000003c
 80025ac:	20000044 	.word	0x20000044
 80025b0:	20000040 	.word	0x20000040

080025b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <HAL_IncTick+0x1c>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <HAL_IncTick+0x20>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4413      	add	r3, r2
 80025c4:	4a03      	ldr	r2, [pc, #12]	; (80025d4 <HAL_IncTick+0x20>)
 80025c6:	6013      	str	r3, [r2, #0]
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr
 80025d0:	20000044 	.word	0x20000044
 80025d4:	20000308 	.word	0x20000308

080025d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return uwTick;
 80025dc:	4b02      	ldr	r3, [pc, #8]	; (80025e8 <HAL_GetTick+0x10>)
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	20000308 	.word	0x20000308

080025ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f4:	f7ff fff0 	bl	80025d8 <HAL_GetTick>
 80025f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002604:	d005      	beq.n	8002612 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002606:	4b09      	ldr	r3, [pc, #36]	; (800262c <HAL_Delay+0x40>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	461a      	mov	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4413      	add	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002612:	bf00      	nop
 8002614:	f7ff ffe0 	bl	80025d8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	429a      	cmp	r2, r3
 8002622:	d8f7      	bhi.n	8002614 <HAL_Delay+0x28>
  {
  }
}
 8002624:	bf00      	nop
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20000044 	.word	0x20000044

08002630 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e0be      	b.n	80027d0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	2b00      	cmp	r3, #0
 800265e:	d109      	bne.n	8002674 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff fb1a 	bl	8001ca8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 faed 	bl	8002c54 <ADC_ConversionStop_Disable>
 800267a:	4603      	mov	r3, r0
 800267c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	f040 8099 	bne.w	80027be <HAL_ADC_Init+0x18e>
 800268c:	7dfb      	ldrb	r3, [r7, #23]
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 8095 	bne.w	80027be <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002698:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800269c:	f023 0302 	bic.w	r3, r3, #2
 80026a0:	f043 0202 	orr.w	r2, r3, #2
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026b0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7b1b      	ldrb	r3, [r3, #12]
 80026b6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026b8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	4313      	orrs	r3, r2
 80026be:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026c8:	d003      	beq.n	80026d2 <HAL_ADC_Init+0xa2>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d102      	bne.n	80026d8 <HAL_ADC_Init+0xa8>
 80026d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d6:	e000      	b.n	80026da <HAL_ADC_Init+0xaa>
 80026d8:	2300      	movs	r3, #0
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	7d1b      	ldrb	r3, [r3, #20]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d119      	bne.n	800271c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	7b1b      	ldrb	r3, [r3, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d109      	bne.n	8002704 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	035a      	lsls	r2, r3, #13
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	e00b      	b.n	800271c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f043 0220 	orr.w	r2, r3, #32
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002714:	f043 0201 	orr.w	r2, r3, #1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	430a      	orrs	r2, r1
 800272e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689a      	ldr	r2, [r3, #8]
 8002736:	4b28      	ldr	r3, [pc, #160]	; (80027d8 <HAL_ADC_Init+0x1a8>)
 8002738:	4013      	ands	r3, r2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6812      	ldr	r2, [r2, #0]
 800273e:	68b9      	ldr	r1, [r7, #8]
 8002740:	430b      	orrs	r3, r1
 8002742:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800274c:	d003      	beq.n	8002756 <HAL_ADC_Init+0x126>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d104      	bne.n	8002760 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	3b01      	subs	r3, #1
 800275c:	051b      	lsls	r3, r3, #20
 800275e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	430a      	orrs	r2, r1
 8002772:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689a      	ldr	r2, [r3, #8]
 800277a:	4b18      	ldr	r3, [pc, #96]	; (80027dc <HAL_ADC_Init+0x1ac>)
 800277c:	4013      	ands	r3, r2
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	429a      	cmp	r2, r3
 8002782:	d10b      	bne.n	800279c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278e:	f023 0303 	bic.w	r3, r3, #3
 8002792:	f043 0201 	orr.w	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800279a:	e018      	b.n	80027ce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a0:	f023 0312 	bic.w	r3, r3, #18
 80027a4:	f043 0210 	orr.w	r2, r3, #16
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027bc:	e007      	b.n	80027ce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c2:	f043 0210 	orr.w	r2, r3, #16
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	ffe1f7fd 	.word	0xffe1f7fd
 80027dc:	ff1f0efe 	.word	0xff1f0efe

080027e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ec:	2300      	movs	r3, #0
 80027ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a64      	ldr	r2, [pc, #400]	; (8002988 <HAL_ADC_Start_DMA+0x1a8>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d004      	beq.n	8002804 <HAL_ADC_Start_DMA+0x24>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a63      	ldr	r2, [pc, #396]	; (800298c <HAL_ADC_Start_DMA+0x1ac>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d106      	bne.n	8002812 <HAL_ADC_Start_DMA+0x32>
 8002804:	4b60      	ldr	r3, [pc, #384]	; (8002988 <HAL_ADC_Start_DMA+0x1a8>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f040 80b3 	bne.w	8002978 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002818:	2b01      	cmp	r3, #1
 800281a:	d101      	bne.n	8002820 <HAL_ADC_Start_DMA+0x40>
 800281c:	2302      	movs	r3, #2
 800281e:	e0ae      	b.n	800297e <HAL_ADC_Start_DMA+0x19e>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	f000 f9c1 	bl	8002bb0 <ADC_Enable>
 800282e:	4603      	mov	r3, r0
 8002830:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002832:	7dfb      	ldrb	r3, [r7, #23]
 8002834:	2b00      	cmp	r3, #0
 8002836:	f040 809a 	bne.w	800296e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a4e      	ldr	r2, [pc, #312]	; (800298c <HAL_ADC_Start_DMA+0x1ac>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d105      	bne.n	8002864 <HAL_ADC_Start_DMA+0x84>
 8002858:	4b4b      	ldr	r3, [pc, #300]	; (8002988 <HAL_ADC_Start_DMA+0x1a8>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d115      	bne.n	8002890 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002868:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287a:	2b00      	cmp	r3, #0
 800287c:	d026      	beq.n	80028cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002886:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800288e:	e01d      	b.n	80028cc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a39      	ldr	r2, [pc, #228]	; (8002988 <HAL_ADC_Start_DMA+0x1a8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d004      	beq.n	80028b0 <HAL_ADC_Start_DMA+0xd0>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a38      	ldr	r2, [pc, #224]	; (800298c <HAL_ADC_Start_DMA+0x1ac>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d10d      	bne.n	80028cc <HAL_ADC_Start_DMA+0xec>
 80028b0:	4b35      	ldr	r3, [pc, #212]	; (8002988 <HAL_ADC_Start_DMA+0x1a8>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d007      	beq.n	80028cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	f023 0206 	bic.w	r2, r3, #6
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80028e4:	e002      	b.n	80028ec <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4a25      	ldr	r2, [pc, #148]	; (8002990 <HAL_ADC_Start_DMA+0x1b0>)
 80028fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	4a24      	ldr	r2, [pc, #144]	; (8002994 <HAL_ADC_Start_DMA+0x1b4>)
 8002902:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	4a23      	ldr	r2, [pc, #140]	; (8002998 <HAL_ADC_Start_DMA+0x1b8>)
 800290a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0202 	mvn.w	r2, #2
 8002914:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002924:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a18      	ldr	r0, [r3, #32]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	334c      	adds	r3, #76	; 0x4c
 8002930:	4619      	mov	r1, r3
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f000 fb95 	bl	8003064 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002944:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002948:	d108      	bne.n	800295c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002958:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800295a:	e00f      	b.n	800297c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800296a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800296c:	e006      	b.n	800297c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002976:	e001      	b.n	800297c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800297c:	7dfb      	ldrb	r3, [r7, #23]
}
 800297e:	4618      	mov	r0, r3
 8002980:	3718      	adds	r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40012400 	.word	0x40012400
 800298c:	40012800 	.word	0x40012800
 8002990:	08002cc9 	.word	0x08002cc9
 8002994:	08002d45 	.word	0x08002d45
 8002998:	08002d61 	.word	0x08002d61

0800299c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr

080029ae <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x20>
 80029dc:	2302      	movs	r3, #2
 80029de:	e0dc      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x1da>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b06      	cmp	r3, #6
 80029ee:	d81c      	bhi.n	8002a2a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4413      	add	r3, r2
 8002a00:	3b05      	subs	r3, #5
 8002a02:	221f      	movs	r2, #31
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	4019      	ands	r1, r3
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	3b05      	subs	r3, #5
 8002a1c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	635a      	str	r2, [r3, #52]	; 0x34
 8002a28:	e03c      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	d81c      	bhi.n	8002a6c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	3b23      	subs	r3, #35	; 0x23
 8002a44:	221f      	movs	r2, #31
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	4019      	ands	r1, r3
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3b23      	subs	r3, #35	; 0x23
 8002a5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	631a      	str	r2, [r3, #48]	; 0x30
 8002a6a:	e01b      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4413      	add	r3, r2
 8002a7c:	3b41      	subs	r3, #65	; 0x41
 8002a7e:	221f      	movs	r2, #31
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43db      	mvns	r3, r3
 8002a86:	4019      	ands	r1, r3
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	6818      	ldr	r0, [r3, #0]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	4613      	mov	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	3b41      	subs	r3, #65	; 0x41
 8002a98:	fa00 f203 	lsl.w	r2, r0, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b09      	cmp	r3, #9
 8002aaa:	d91c      	bls.n	8002ae6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68d9      	ldr	r1, [r3, #12]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	3b1e      	subs	r3, #30
 8002abe:	2207      	movs	r2, #7
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	4019      	ands	r1, r3
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	6898      	ldr	r0, [r3, #8]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3b1e      	subs	r3, #30
 8002ad8:	fa00 f203 	lsl.w	r2, r0, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	60da      	str	r2, [r3, #12]
 8002ae4:	e019      	b.n	8002b1a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6919      	ldr	r1, [r3, #16]
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4613      	mov	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	2207      	movs	r2, #7
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	4019      	ands	r1, r3
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	6898      	ldr	r0, [r3, #8]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b10      	cmp	r3, #16
 8002b20:	d003      	beq.n	8002b2a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b26:	2b11      	cmp	r3, #17
 8002b28:	d132      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a1d      	ldr	r2, [pc, #116]	; (8002ba4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d125      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d126      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b50:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b10      	cmp	r3, #16
 8002b58:	d11a      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b5a:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a13      	ldr	r2, [pc, #76]	; (8002bac <HAL_ADC_ConfigChannel+0x1ec>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	0c9a      	lsrs	r2, r3, #18
 8002b66:	4613      	mov	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b70:	e002      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	3b01      	subs	r3, #1
 8002b76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f9      	bne.n	8002b72 <HAL_ADC_ConfigChannel+0x1b2>
 8002b7e:	e007      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b84:	f043 0220 	orr.w	r2, r3, #32
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr
 8002ba4:	40012400 	.word	0x40012400
 8002ba8:	2000003c 	.word	0x2000003c
 8002bac:	431bde83 	.word	0x431bde83

08002bb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d039      	beq.n	8002c42 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 0201 	orr.w	r2, r2, #1
 8002bdc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002bde:	4b1b      	ldr	r3, [pc, #108]	; (8002c4c <ADC_Enable+0x9c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <ADC_Enable+0xa0>)
 8002be4:	fba2 2303 	umull	r2, r3, r2, r3
 8002be8:	0c9b      	lsrs	r3, r3, #18
 8002bea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bec:	e002      	b.n	8002bf4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f9      	bne.n	8002bee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bfa:	f7ff fced 	bl	80025d8 <HAL_GetTick>
 8002bfe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c00:	e018      	b.n	8002c34 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c02:	f7ff fce9 	bl	80025d8 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d911      	bls.n	8002c34 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c14:	f043 0210 	orr.w	r2, r3, #16
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c20:	f043 0201 	orr.w	r2, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e007      	b.n	8002c44 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d1df      	bne.n	8002c02 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	2000003c 	.word	0x2000003c
 8002c50:	431bde83 	.word	0x431bde83

08002c54 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d127      	bne.n	8002cbe <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c7e:	f7ff fcab 	bl	80025d8 <HAL_GetTick>
 8002c82:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c84:	e014      	b.n	8002cb0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c86:	f7ff fca7 	bl	80025d8 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d90d      	bls.n	8002cb0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c98:	f043 0210 	orr.w	r2, r3, #16
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	f043 0201 	orr.w	r2, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e007      	b.n	8002cc0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d0e3      	beq.n	8002c86 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cda:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d127      	bne.n	8002d32 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cf8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cfc:	d115      	bne.n	8002d2a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d111      	bne.n	8002d2a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d105      	bne.n	8002d2a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d22:	f043 0201 	orr.w	r2, r3, #1
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f7fe ff76 	bl	8001c1c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d30:	e004      	b.n	8002d3c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4798      	blx	r3
}
 8002d3c:	bf00      	nop
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7ff fe22 	bl	800299c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d58:	bf00      	nop
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7e:	f043 0204 	orr.w	r2, r3, #4
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	f7ff fe11 	bl	80029ae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d8c:	bf00      	nop
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002db0:	4013      	ands	r3, r2
 8002db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dc6:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	60d3      	str	r3, [r2, #12]
}
 8002dcc:	bf00      	nop
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002de0:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <__NVIC_GetPriorityGrouping+0x18>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	0a1b      	lsrs	r3, r3, #8
 8002de6:	f003 0307 	and.w	r3, r3, #7
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	e000ed00 	.word	0xe000ed00

08002df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	db0b      	blt.n	8002e22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	f003 021f 	and.w	r2, r3, #31
 8002e10:	4906      	ldr	r1, [pc, #24]	; (8002e2c <__NVIC_EnableIRQ+0x34>)
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	095b      	lsrs	r3, r3, #5
 8002e18:	2001      	movs	r0, #1
 8002e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	e000e100 	.word	0xe000e100

08002e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	6039      	str	r1, [r7, #0]
 8002e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	db0a      	blt.n	8002e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	490c      	ldr	r1, [pc, #48]	; (8002e7c <__NVIC_SetPriority+0x4c>)
 8002e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4e:	0112      	lsls	r2, r2, #4
 8002e50:	b2d2      	uxtb	r2, r2
 8002e52:	440b      	add	r3, r1
 8002e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e58:	e00a      	b.n	8002e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	4908      	ldr	r1, [pc, #32]	; (8002e80 <__NVIC_SetPriority+0x50>)
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	3b04      	subs	r3, #4
 8002e68:	0112      	lsls	r2, r2, #4
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	761a      	strb	r2, [r3, #24]
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	e000e100 	.word	0xe000e100
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b089      	sub	sp, #36	; 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f1c3 0307 	rsb	r3, r3, #7
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	bf28      	it	cs
 8002ea2:	2304      	movcs	r3, #4
 8002ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d902      	bls.n	8002eb4 <NVIC_EncodePriority+0x30>
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3b03      	subs	r3, #3
 8002eb2:	e000      	b.n	8002eb6 <NVIC_EncodePriority+0x32>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	401a      	ands	r2, r3
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed6:	43d9      	mvns	r1, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002edc:	4313      	orrs	r3, r2
         );
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3724      	adds	r7, #36	; 0x24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ef8:	d301      	bcc.n	8002efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efa:	2301      	movs	r3, #1
 8002efc:	e00f      	b.n	8002f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <SysTick_Config+0x40>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3b01      	subs	r3, #1
 8002f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f06:	210f      	movs	r1, #15
 8002f08:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0c:	f7ff ff90 	bl	8002e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f10:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <SysTick_Config+0x40>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f16:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <SysTick_Config+0x40>)
 8002f18:	2207      	movs	r2, #7
 8002f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	e000e010 	.word	0xe000e010

08002f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ff2d 	bl	8002d94 <__NVIC_SetPriorityGrouping>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b086      	sub	sp, #24
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f54:	f7ff ff42 	bl	8002ddc <__NVIC_GetPriorityGrouping>
 8002f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	6978      	ldr	r0, [r7, #20]
 8002f60:	f7ff ff90 	bl	8002e84 <NVIC_EncodePriority>
 8002f64:	4602      	mov	r2, r0
 8002f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff5f 	bl	8002e30 <__NVIC_SetPriority>
}
 8002f72:	bf00      	nop
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	4603      	mov	r3, r0
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff35 	bl	8002df8 <__NVIC_EnableIRQ>
}
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff ffa2 	bl	8002ee8 <SysTick_Config>
 8002fa4:	4603      	mov	r3, r0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
	...

08002fb0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e043      	b.n	800304e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4b22      	ldr	r3, [pc, #136]	; (8003058 <HAL_DMA_Init+0xa8>)
 8002fce:	4413      	add	r3, r2
 8002fd0:	4a22      	ldr	r2, [pc, #136]	; (800305c <HAL_DMA_Init+0xac>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	091b      	lsrs	r3, r3, #4
 8002fd8:	009a      	lsls	r2, r3, #2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a1f      	ldr	r2, [pc, #124]	; (8003060 <HAL_DMA_Init+0xb0>)
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ffa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ffe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003008:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003014:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003020:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr
 8003058:	bffdfff8 	.word	0xbffdfff8
 800305c:	cccccccd 	.word	0xcccccccd
 8003060:	40020000 	.word	0x40020000

08003064 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
 8003070:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f893 3020 	ldrb.w	r3, [r3, #32]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_DMA_Start_IT+0x20>
 8003080:	2302      	movs	r3, #2
 8003082:	e04a      	b.n	800311a <HAL_DMA_Start_IT+0xb6>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003092:	2b01      	cmp	r3, #1
 8003094:	d13a      	bne.n	800310c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2202      	movs	r2, #2
 800309a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f938 	bl	8003330 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d008      	beq.n	80030da <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 020e 	orr.w	r2, r2, #14
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	e00f      	b.n	80030fa <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0204 	bic.w	r2, r2, #4
 80030e8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 020a 	orr.w	r2, r2, #10
 80030f8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	e005      	b.n	8003118 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003114:	2302      	movs	r3, #2
 8003116:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003118:	7dfb      	ldrb	r3, [r7, #23]
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	2204      	movs	r2, #4
 8003142:	409a      	lsls	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4013      	ands	r3, r2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d04f      	beq.n	80031ec <HAL_DMA_IRQHandler+0xc8>
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b00      	cmp	r3, #0
 8003154:	d04a      	beq.n	80031ec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0320 	and.w	r3, r3, #32
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0204 	bic.w	r2, r2, #4
 8003172:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a66      	ldr	r2, [pc, #408]	; (8003314 <HAL_DMA_IRQHandler+0x1f0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d029      	beq.n	80031d2 <HAL_DMA_IRQHandler+0xae>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a65      	ldr	r2, [pc, #404]	; (8003318 <HAL_DMA_IRQHandler+0x1f4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d022      	beq.n	80031ce <HAL_DMA_IRQHandler+0xaa>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a63      	ldr	r2, [pc, #396]	; (800331c <HAL_DMA_IRQHandler+0x1f8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d01a      	beq.n	80031c8 <HAL_DMA_IRQHandler+0xa4>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a62      	ldr	r2, [pc, #392]	; (8003320 <HAL_DMA_IRQHandler+0x1fc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d012      	beq.n	80031c2 <HAL_DMA_IRQHandler+0x9e>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a60      	ldr	r2, [pc, #384]	; (8003324 <HAL_DMA_IRQHandler+0x200>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00a      	beq.n	80031bc <HAL_DMA_IRQHandler+0x98>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a5f      	ldr	r2, [pc, #380]	; (8003328 <HAL_DMA_IRQHandler+0x204>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d102      	bne.n	80031b6 <HAL_DMA_IRQHandler+0x92>
 80031b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031b4:	e00e      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80031ba:	e00b      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80031c0:	e008      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031c6:	e005      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031cc:	e002      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031ce:	2340      	movs	r3, #64	; 0x40
 80031d0:	e000      	b.n	80031d4 <HAL_DMA_IRQHandler+0xb0>
 80031d2:	2304      	movs	r3, #4
 80031d4:	4a55      	ldr	r2, [pc, #340]	; (800332c <HAL_DMA_IRQHandler+0x208>)
 80031d6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8094 	beq.w	800330a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80031ea:	e08e      	b.n	800330a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2202      	movs	r2, #2
 80031f2:	409a      	lsls	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4013      	ands	r3, r2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d056      	beq.n	80032aa <HAL_DMA_IRQHandler+0x186>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d051      	beq.n	80032aa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0320 	and.w	r3, r3, #32
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10b      	bne.n	800322c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 020a 	bic.w	r2, r2, #10
 8003222:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a38      	ldr	r2, [pc, #224]	; (8003314 <HAL_DMA_IRQHandler+0x1f0>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d029      	beq.n	800328a <HAL_DMA_IRQHandler+0x166>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a37      	ldr	r2, [pc, #220]	; (8003318 <HAL_DMA_IRQHandler+0x1f4>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d022      	beq.n	8003286 <HAL_DMA_IRQHandler+0x162>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a35      	ldr	r2, [pc, #212]	; (800331c <HAL_DMA_IRQHandler+0x1f8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d01a      	beq.n	8003280 <HAL_DMA_IRQHandler+0x15c>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a34      	ldr	r2, [pc, #208]	; (8003320 <HAL_DMA_IRQHandler+0x1fc>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d012      	beq.n	800327a <HAL_DMA_IRQHandler+0x156>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a32      	ldr	r2, [pc, #200]	; (8003324 <HAL_DMA_IRQHandler+0x200>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00a      	beq.n	8003274 <HAL_DMA_IRQHandler+0x150>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a31      	ldr	r2, [pc, #196]	; (8003328 <HAL_DMA_IRQHandler+0x204>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d102      	bne.n	800326e <HAL_DMA_IRQHandler+0x14a>
 8003268:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800326c:	e00e      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 800326e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003272:	e00b      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 8003274:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003278:	e008      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 800327a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800327e:	e005      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 8003280:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003284:	e002      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 8003286:	2320      	movs	r3, #32
 8003288:	e000      	b.n	800328c <HAL_DMA_IRQHandler+0x168>
 800328a:	2302      	movs	r3, #2
 800328c:	4a27      	ldr	r2, [pc, #156]	; (800332c <HAL_DMA_IRQHandler+0x208>)
 800328e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329c:	2b00      	cmp	r3, #0
 800329e:	d034      	beq.n	800330a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80032a8:	e02f      	b.n	800330a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	2208      	movs	r2, #8
 80032b0:	409a      	lsls	r2, r3
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d028      	beq.n	800330c <HAL_DMA_IRQHandler+0x1e8>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d023      	beq.n	800330c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 020e 	bic.w	r2, r2, #14
 80032d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032dc:	2101      	movs	r1, #1
 80032de:	fa01 f202 	lsl.w	r2, r1, r2
 80032e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d004      	beq.n	800330c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	4798      	blx	r3
    }
  }
  return;
 800330a:	bf00      	nop
 800330c:	bf00      	nop
}
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40020008 	.word	0x40020008
 8003318:	4002001c 	.word	0x4002001c
 800331c:	40020030 	.word	0x40020030
 8003320:	40020044 	.word	0x40020044
 8003324:	40020058 	.word	0x40020058
 8003328:	4002006c 	.word	0x4002006c
 800332c:	40020000 	.word	0x40020000

08003330 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003346:	2101      	movs	r1, #1
 8003348:	fa01 f202 	lsl.w	r2, r1, r2
 800334c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b10      	cmp	r3, #16
 800335c:	d108      	bne.n	8003370 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800336e:	e007      	b.n	8003380 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	60da      	str	r2, [r3, #12]
}
 8003380:	bf00      	nop
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr
	...

0800338c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800338c:	b480      	push	{r7}
 800338e:	b08b      	sub	sp, #44	; 0x2c
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003396:	2300      	movs	r3, #0
 8003398:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800339a:	2300      	movs	r3, #0
 800339c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800339e:	e127      	b.n	80035f0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033a0:	2201      	movs	r2, #1
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	f040 8116 	bne.w	80035ea <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b12      	cmp	r3, #18
 80033c4:	d034      	beq.n	8003430 <HAL_GPIO_Init+0xa4>
 80033c6:	2b12      	cmp	r3, #18
 80033c8:	d80d      	bhi.n	80033e6 <HAL_GPIO_Init+0x5a>
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d02b      	beq.n	8003426 <HAL_GPIO_Init+0x9a>
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d804      	bhi.n	80033dc <HAL_GPIO_Init+0x50>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d031      	beq.n	800343a <HAL_GPIO_Init+0xae>
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d01c      	beq.n	8003414 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033da:	e048      	b.n	800346e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80033dc:	2b03      	cmp	r3, #3
 80033de:	d043      	beq.n	8003468 <HAL_GPIO_Init+0xdc>
 80033e0:	2b11      	cmp	r3, #17
 80033e2:	d01b      	beq.n	800341c <HAL_GPIO_Init+0x90>
          break;
 80033e4:	e043      	b.n	800346e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80033e6:	4a89      	ldr	r2, [pc, #548]	; (800360c <HAL_GPIO_Init+0x280>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d026      	beq.n	800343a <HAL_GPIO_Init+0xae>
 80033ec:	4a87      	ldr	r2, [pc, #540]	; (800360c <HAL_GPIO_Init+0x280>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d806      	bhi.n	8003400 <HAL_GPIO_Init+0x74>
 80033f2:	4a87      	ldr	r2, [pc, #540]	; (8003610 <HAL_GPIO_Init+0x284>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d020      	beq.n	800343a <HAL_GPIO_Init+0xae>
 80033f8:	4a86      	ldr	r2, [pc, #536]	; (8003614 <HAL_GPIO_Init+0x288>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d01d      	beq.n	800343a <HAL_GPIO_Init+0xae>
          break;
 80033fe:	e036      	b.n	800346e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003400:	4a85      	ldr	r2, [pc, #532]	; (8003618 <HAL_GPIO_Init+0x28c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d019      	beq.n	800343a <HAL_GPIO_Init+0xae>
 8003406:	4a85      	ldr	r2, [pc, #532]	; (800361c <HAL_GPIO_Init+0x290>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d016      	beq.n	800343a <HAL_GPIO_Init+0xae>
 800340c:	4a84      	ldr	r2, [pc, #528]	; (8003620 <HAL_GPIO_Init+0x294>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d013      	beq.n	800343a <HAL_GPIO_Init+0xae>
          break;
 8003412:	e02c      	b.n	800346e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	623b      	str	r3, [r7, #32]
          break;
 800341a:	e028      	b.n	800346e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	3304      	adds	r3, #4
 8003422:	623b      	str	r3, [r7, #32]
          break;
 8003424:	e023      	b.n	800346e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	3308      	adds	r3, #8
 800342c:	623b      	str	r3, [r7, #32]
          break;
 800342e:	e01e      	b.n	800346e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	330c      	adds	r3, #12
 8003436:	623b      	str	r3, [r7, #32]
          break;
 8003438:	e019      	b.n	800346e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d102      	bne.n	8003448 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003442:	2304      	movs	r3, #4
 8003444:	623b      	str	r3, [r7, #32]
          break;
 8003446:	e012      	b.n	800346e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d105      	bne.n	800345c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003450:	2308      	movs	r3, #8
 8003452:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	611a      	str	r2, [r3, #16]
          break;
 800345a:	e008      	b.n	800346e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800345c:	2308      	movs	r3, #8
 800345e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69fa      	ldr	r2, [r7, #28]
 8003464:	615a      	str	r2, [r3, #20]
          break;
 8003466:	e002      	b.n	800346e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003468:	2300      	movs	r3, #0
 800346a:	623b      	str	r3, [r7, #32]
          break;
 800346c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	2bff      	cmp	r3, #255	; 0xff
 8003472:	d801      	bhi.n	8003478 <HAL_GPIO_Init+0xec>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	e001      	b.n	800347c <HAL_GPIO_Init+0xf0>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3304      	adds	r3, #4
 800347c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	2bff      	cmp	r3, #255	; 0xff
 8003482:	d802      	bhi.n	800348a <HAL_GPIO_Init+0xfe>
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	e002      	b.n	8003490 <HAL_GPIO_Init+0x104>
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	3b08      	subs	r3, #8
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	210f      	movs	r1, #15
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	401a      	ands	r2, r3
 80034a2:	6a39      	ldr	r1, [r7, #32]
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	fa01 f303 	lsl.w	r3, r1, r3
 80034aa:	431a      	orrs	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 8096 	beq.w	80035ea <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034be:	4b59      	ldr	r3, [pc, #356]	; (8003624 <HAL_GPIO_Init+0x298>)
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	4a58      	ldr	r2, [pc, #352]	; (8003624 <HAL_GPIO_Init+0x298>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6193      	str	r3, [r2, #24]
 80034ca:	4b56      	ldr	r3, [pc, #344]	; (8003624 <HAL_GPIO_Init+0x298>)
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034d6:	4a54      	ldr	r2, [pc, #336]	; (8003628 <HAL_GPIO_Init+0x29c>)
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	089b      	lsrs	r3, r3, #2
 80034dc:	3302      	adds	r3, #2
 80034de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	220f      	movs	r2, #15
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43db      	mvns	r3, r3
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4013      	ands	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a4b      	ldr	r2, [pc, #300]	; (800362c <HAL_GPIO_Init+0x2a0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_GPIO_Init+0x19e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a4a      	ldr	r2, [pc, #296]	; (8003630 <HAL_GPIO_Init+0x2a4>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00d      	beq.n	8003526 <HAL_GPIO_Init+0x19a>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a49      	ldr	r2, [pc, #292]	; (8003634 <HAL_GPIO_Init+0x2a8>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d007      	beq.n	8003522 <HAL_GPIO_Init+0x196>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a48      	ldr	r2, [pc, #288]	; (8003638 <HAL_GPIO_Init+0x2ac>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d101      	bne.n	800351e <HAL_GPIO_Init+0x192>
 800351a:	2303      	movs	r3, #3
 800351c:	e006      	b.n	800352c <HAL_GPIO_Init+0x1a0>
 800351e:	2304      	movs	r3, #4
 8003520:	e004      	b.n	800352c <HAL_GPIO_Init+0x1a0>
 8003522:	2302      	movs	r3, #2
 8003524:	e002      	b.n	800352c <HAL_GPIO_Init+0x1a0>
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_GPIO_Init+0x1a0>
 800352a:	2300      	movs	r3, #0
 800352c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800352e:	f002 0203 	and.w	r2, r2, #3
 8003532:	0092      	lsls	r2, r2, #2
 8003534:	4093      	lsls	r3, r2
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800353c:	493a      	ldr	r1, [pc, #232]	; (8003628 <HAL_GPIO_Init+0x29c>)
 800353e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	3302      	adds	r3, #2
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d006      	beq.n	8003564 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003556:	4b39      	ldr	r3, [pc, #228]	; (800363c <HAL_GPIO_Init+0x2b0>)
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	4938      	ldr	r1, [pc, #224]	; (800363c <HAL_GPIO_Init+0x2b0>)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	600b      	str	r3, [r1, #0]
 8003562:	e006      	b.n	8003572 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003564:	4b35      	ldr	r3, [pc, #212]	; (800363c <HAL_GPIO_Init+0x2b0>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	43db      	mvns	r3, r3
 800356c:	4933      	ldr	r1, [pc, #204]	; (800363c <HAL_GPIO_Init+0x2b0>)
 800356e:	4013      	ands	r3, r2
 8003570:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d006      	beq.n	800358c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800357e:	4b2f      	ldr	r3, [pc, #188]	; (800363c <HAL_GPIO_Init+0x2b0>)
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	492e      	ldr	r1, [pc, #184]	; (800363c <HAL_GPIO_Init+0x2b0>)
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
 800358a:	e006      	b.n	800359a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800358c:	4b2b      	ldr	r3, [pc, #172]	; (800363c <HAL_GPIO_Init+0x2b0>)
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	43db      	mvns	r3, r3
 8003594:	4929      	ldr	r1, [pc, #164]	; (800363c <HAL_GPIO_Init+0x2b0>)
 8003596:	4013      	ands	r3, r2
 8003598:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d006      	beq.n	80035b4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035a6:	4b25      	ldr	r3, [pc, #148]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	4924      	ldr	r1, [pc, #144]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	608b      	str	r3, [r1, #8]
 80035b2:	e006      	b.n	80035c2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035b4:	4b21      	ldr	r3, [pc, #132]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	43db      	mvns	r3, r3
 80035bc:	491f      	ldr	r1, [pc, #124]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035be:	4013      	ands	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d006      	beq.n	80035dc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80035ce:	4b1b      	ldr	r3, [pc, #108]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	491a      	ldr	r1, [pc, #104]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	60cb      	str	r3, [r1, #12]
 80035da:	e006      	b.n	80035ea <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80035dc:	4b17      	ldr	r3, [pc, #92]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035de:	68da      	ldr	r2, [r3, #12]
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	43db      	mvns	r3, r3
 80035e4:	4915      	ldr	r1, [pc, #84]	; (800363c <HAL_GPIO_Init+0x2b0>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80035ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ec:	3301      	adds	r3, #1
 80035ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f6:	fa22 f303 	lsr.w	r3, r2, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f47f aed0 	bne.w	80033a0 <HAL_GPIO_Init+0x14>
  }
}
 8003600:	bf00      	nop
 8003602:	372c      	adds	r7, #44	; 0x2c
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	10210000 	.word	0x10210000
 8003610:	10110000 	.word	0x10110000
 8003614:	10120000 	.word	0x10120000
 8003618:	10310000 	.word	0x10310000
 800361c:	10320000 	.word	0x10320000
 8003620:	10220000 	.word	0x10220000
 8003624:	40021000 	.word	0x40021000
 8003628:	40010000 	.word	0x40010000
 800362c:	40010800 	.word	0x40010800
 8003630:	40010c00 	.word	0x40010c00
 8003634:	40011000 	.word	0x40011000
 8003638:	40011400 	.word	0x40011400
 800363c:	40010400 	.word	0x40010400

08003640 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	887b      	ldrh	r3, [r7, #2]
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
 800365c:	e001      	b.n	8003662 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003662:	7bfb      	ldrb	r3, [r7, #15]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr

0800366e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	460b      	mov	r3, r1
 8003678:	807b      	strh	r3, [r7, #2]
 800367a:	4613      	mov	r3, r2
 800367c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800367e:	787b      	ldrb	r3, [r7, #1]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003684:	887a      	ldrh	r2, [r7, #2]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800368a:	e003      	b.n	8003694 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800368c:	887b      	ldrh	r3, [r7, #2]
 800368e:	041a      	lsls	r2, r3, #16
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	611a      	str	r2, [r3, #16]
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr

0800369e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800369e:	b480      	push	{r7}
 80036a0:	b085      	sub	sp, #20
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
 80036a6:	460b      	mov	r3, r1
 80036a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036b0:	887a      	ldrh	r2, [r7, #2]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4013      	ands	r3, r2
 80036b6:	041a      	lsls	r2, r3, #16
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	43d9      	mvns	r1, r3
 80036bc:	887b      	ldrh	r3, [r7, #2]
 80036be:	400b      	ands	r3, r1
 80036c0:	431a      	orrs	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	611a      	str	r2, [r3, #16]
}
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e26c      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 8087 	beq.w	80037fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036f0:	4b92      	ldr	r3, [pc, #584]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 030c 	and.w	r3, r3, #12
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d00c      	beq.n	8003716 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036fc:	4b8f      	ldr	r3, [pc, #572]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f003 030c 	and.w	r3, r3, #12
 8003704:	2b08      	cmp	r3, #8
 8003706:	d112      	bne.n	800372e <HAL_RCC_OscConfig+0x5e>
 8003708:	4b8c      	ldr	r3, [pc, #560]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003714:	d10b      	bne.n	800372e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003716:	4b89      	ldr	r3, [pc, #548]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d06c      	beq.n	80037fc <HAL_RCC_OscConfig+0x12c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d168      	bne.n	80037fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e246      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003736:	d106      	bne.n	8003746 <HAL_RCC_OscConfig+0x76>
 8003738:	4b80      	ldr	r3, [pc, #512]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a7f      	ldr	r2, [pc, #508]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800373e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003742:	6013      	str	r3, [r2, #0]
 8003744:	e02e      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10c      	bne.n	8003768 <HAL_RCC_OscConfig+0x98>
 800374e:	4b7b      	ldr	r3, [pc, #492]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7a      	ldr	r2, [pc, #488]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003754:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	4b78      	ldr	r3, [pc, #480]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a77      	ldr	r2, [pc, #476]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003760:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	e01d      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003770:	d10c      	bne.n	800378c <HAL_RCC_OscConfig+0xbc>
 8003772:	4b72      	ldr	r3, [pc, #456]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a71      	ldr	r2, [pc, #452]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	4b6f      	ldr	r3, [pc, #444]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a6e      	ldr	r2, [pc, #440]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	e00b      	b.n	80037a4 <HAL_RCC_OscConfig+0xd4>
 800378c:	4b6b      	ldr	r3, [pc, #428]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6a      	ldr	r2, [pc, #424]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b68      	ldr	r3, [pc, #416]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a67      	ldr	r2, [pc, #412]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800379e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ac:	f7fe ff14 	bl	80025d8 <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b4:	f7fe ff10 	bl	80025d8 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b64      	cmp	r3, #100	; 0x64
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e1fa      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c6:	4b5d      	ldr	r3, [pc, #372]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0xe4>
 80037d2:	e014      	b.n	80037fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d4:	f7fe ff00 	bl	80025d8 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037dc:	f7fe fefc 	bl	80025d8 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b64      	cmp	r3, #100	; 0x64
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e1e6      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ee:	4b53      	ldr	r3, [pc, #332]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x10c>
 80037fa:	e000      	b.n	80037fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d063      	beq.n	80038d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800380a:	4b4c      	ldr	r3, [pc, #304]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003816:	4b49      	ldr	r3, [pc, #292]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b08      	cmp	r3, #8
 8003820:	d11c      	bne.n	800385c <HAL_RCC_OscConfig+0x18c>
 8003822:	4b46      	ldr	r3, [pc, #280]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d116      	bne.n	800385c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	4b43      	ldr	r3, [pc, #268]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_RCC_OscConfig+0x176>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d001      	beq.n	8003846 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e1ba      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b3d      	ldr	r3, [pc, #244]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4939      	ldr	r1, [pc, #228]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	e03a      	b.n	80038d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d020      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003864:	4b36      	ldr	r3, [pc, #216]	; (8003940 <HAL_RCC_OscConfig+0x270>)
 8003866:	2201      	movs	r2, #1
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386a:	f7fe feb5 	bl	80025d8 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003872:	f7fe feb1 	bl	80025d8 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e19b      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003884:	4b2d      	ldr	r3, [pc, #180]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b2a      	ldr	r3, [pc, #168]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4927      	ldr	r1, [pc, #156]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	600b      	str	r3, [r1, #0]
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038a6:	4b26      	ldr	r3, [pc, #152]	; (8003940 <HAL_RCC_OscConfig+0x270>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ac:	f7fe fe94 	bl	80025d8 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b4:	f7fe fe90 	bl	80025d8 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e17a      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038c6:	4b1d      	ldr	r3, [pc, #116]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d03a      	beq.n	8003954 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d019      	beq.n	800391a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e6:	4b17      	ldr	r3, [pc, #92]	; (8003944 <HAL_RCC_OscConfig+0x274>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ec:	f7fe fe74 	bl	80025d8 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f4:	f7fe fe70 	bl	80025d8 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e15a      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003906:	4b0d      	ldr	r3, [pc, #52]	; (800393c <HAL_RCC_OscConfig+0x26c>)
 8003908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003912:	2001      	movs	r0, #1
 8003914:	f000 faa8 	bl	8003e68 <RCC_Delay>
 8003918:	e01c      	b.n	8003954 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391a:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <HAL_RCC_OscConfig+0x274>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003920:	f7fe fe5a 	bl	80025d8 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003926:	e00f      	b.n	8003948 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003928:	f7fe fe56 	bl	80025d8 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d908      	bls.n	8003948 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e140      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
 800393a:	bf00      	nop
 800393c:	40021000 	.word	0x40021000
 8003940:	42420000 	.word	0x42420000
 8003944:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003948:	4b9e      	ldr	r3, [pc, #632]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1e9      	bne.n	8003928 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 80a6 	beq.w	8003aae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003962:	2300      	movs	r3, #0
 8003964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003966:	4b97      	ldr	r3, [pc, #604]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10d      	bne.n	800398e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003972:	4b94      	ldr	r3, [pc, #592]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	4a93      	ldr	r2, [pc, #588]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800397c:	61d3      	str	r3, [r2, #28]
 800397e:	4b91      	ldr	r3, [pc, #580]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398a:	2301      	movs	r3, #1
 800398c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398e:	4b8e      	ldr	r3, [pc, #568]	; (8003bc8 <HAL_RCC_OscConfig+0x4f8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003996:	2b00      	cmp	r3, #0
 8003998:	d118      	bne.n	80039cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800399a:	4b8b      	ldr	r3, [pc, #556]	; (8003bc8 <HAL_RCC_OscConfig+0x4f8>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a8a      	ldr	r2, [pc, #552]	; (8003bc8 <HAL_RCC_OscConfig+0x4f8>)
 80039a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a6:	f7fe fe17 	bl	80025d8 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ae:	f7fe fe13 	bl	80025d8 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b64      	cmp	r3, #100	; 0x64
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e0fd      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c0:	4b81      	ldr	r3, [pc, #516]	; (8003bc8 <HAL_RCC_OscConfig+0x4f8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d106      	bne.n	80039e2 <HAL_RCC_OscConfig+0x312>
 80039d4:	4b7b      	ldr	r3, [pc, #492]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	4a7a      	ldr	r2, [pc, #488]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039da:	f043 0301 	orr.w	r3, r3, #1
 80039de:	6213      	str	r3, [r2, #32]
 80039e0:	e02d      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x334>
 80039ea:	4b76      	ldr	r3, [pc, #472]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4a75      	ldr	r2, [pc, #468]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039f0:	f023 0301 	bic.w	r3, r3, #1
 80039f4:	6213      	str	r3, [r2, #32]
 80039f6:	4b73      	ldr	r3, [pc, #460]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	4a72      	ldr	r2, [pc, #456]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 80039fc:	f023 0304 	bic.w	r3, r3, #4
 8003a00:	6213      	str	r3, [r2, #32]
 8003a02:	e01c      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	2b05      	cmp	r3, #5
 8003a0a:	d10c      	bne.n	8003a26 <HAL_RCC_OscConfig+0x356>
 8003a0c:	4b6d      	ldr	r3, [pc, #436]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4a6c      	ldr	r2, [pc, #432]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a12:	f043 0304 	orr.w	r3, r3, #4
 8003a16:	6213      	str	r3, [r2, #32]
 8003a18:	4b6a      	ldr	r3, [pc, #424]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	4a69      	ldr	r2, [pc, #420]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a1e:	f043 0301 	orr.w	r3, r3, #1
 8003a22:	6213      	str	r3, [r2, #32]
 8003a24:	e00b      	b.n	8003a3e <HAL_RCC_OscConfig+0x36e>
 8003a26:	4b67      	ldr	r3, [pc, #412]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	4a66      	ldr	r2, [pc, #408]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a2c:	f023 0301 	bic.w	r3, r3, #1
 8003a30:	6213      	str	r3, [r2, #32]
 8003a32:	4b64      	ldr	r3, [pc, #400]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	4a63      	ldr	r2, [pc, #396]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a38:	f023 0304 	bic.w	r3, r3, #4
 8003a3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d015      	beq.n	8003a72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a46:	f7fe fdc7 	bl	80025d8 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4c:	e00a      	b.n	8003a64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4e:	f7fe fdc3 	bl	80025d8 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e0ab      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a64:	4b57      	ldr	r3, [pc, #348]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ee      	beq.n	8003a4e <HAL_RCC_OscConfig+0x37e>
 8003a70:	e014      	b.n	8003a9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a72:	f7fe fdb1 	bl	80025d8 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fe fdad 	bl	80025d8 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e095      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a90:	4b4c      	ldr	r3, [pc, #304]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1ee      	bne.n	8003a7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a9c:	7dfb      	ldrb	r3, [r7, #23]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d105      	bne.n	8003aae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa2:	4b48      	ldr	r3, [pc, #288]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4a47      	ldr	r2, [pc, #284]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 8081 	beq.w	8003bba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ab8:	4b42      	ldr	r3, [pc, #264]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 030c 	and.w	r3, r3, #12
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d061      	beq.n	8003b88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d146      	bne.n	8003b5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003acc:	4b3f      	ldr	r3, [pc, #252]	; (8003bcc <HAL_RCC_OscConfig+0x4fc>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad2:	f7fe fd81 	bl	80025d8 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ada:	f7fe fd7d 	bl	80025d8 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e067      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aec:	4b35      	ldr	r3, [pc, #212]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1f0      	bne.n	8003ada <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b00:	d108      	bne.n	8003b14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b02:	4b30      	ldr	r3, [pc, #192]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	492d      	ldr	r1, [pc, #180]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b14:	4b2b      	ldr	r3, [pc, #172]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a19      	ldr	r1, [r3, #32]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b24:	430b      	orrs	r3, r1
 8003b26:	4927      	ldr	r1, [pc, #156]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b2c:	4b27      	ldr	r3, [pc, #156]	; (8003bcc <HAL_RCC_OscConfig+0x4fc>)
 8003b2e:	2201      	movs	r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b32:	f7fe fd51 	bl	80025d8 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3a:	f7fe fd4d 	bl	80025d8 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e037      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b4c:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x46a>
 8003b58:	e02f      	b.n	8003bba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b5a:	4b1c      	ldr	r3, [pc, #112]	; (8003bcc <HAL_RCC_OscConfig+0x4fc>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b60:	f7fe fd3a 	bl	80025d8 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b68:	f7fe fd36 	bl	80025d8 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e020      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b7a:	4b12      	ldr	r3, [pc, #72]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <HAL_RCC_OscConfig+0x498>
 8003b86:	e018      	b.n	8003bba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e013      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b94:	4b0b      	ldr	r3, [pc, #44]	; (8003bc4 <HAL_RCC_OscConfig+0x4f4>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a1b      	ldr	r3, [r3, #32]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d106      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d001      	beq.n	8003bba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	40007000 	.word	0x40007000
 8003bcc:	42420060 	.word	0x42420060

08003bd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0d0      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003be4:	4b6a      	ldr	r3, [pc, #424]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d910      	bls.n	8003c14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf2:	4b67      	ldr	r3, [pc, #412]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 0207 	bic.w	r2, r3, #7
 8003bfa:	4965      	ldr	r1, [pc, #404]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c02:	4b63      	ldr	r3, [pc, #396]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0b8      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d020      	beq.n	8003c62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c2c:	4b59      	ldr	r3, [pc, #356]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a58      	ldr	r2, [pc, #352]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0308 	and.w	r3, r3, #8
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c44:	4b53      	ldr	r3, [pc, #332]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	4a52      	ldr	r2, [pc, #328]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003c4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c50:	4b50      	ldr	r3, [pc, #320]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	494d      	ldr	r1, [pc, #308]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d040      	beq.n	8003cf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c76:	4b47      	ldr	r3, [pc, #284]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d115      	bne.n	8003cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e07f      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d107      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c8e:	4b41      	ldr	r3, [pc, #260]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d109      	bne.n	8003cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e073      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c9e:	4b3d      	ldr	r3, [pc, #244]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e06b      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cae:	4b39      	ldr	r3, [pc, #228]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f023 0203 	bic.w	r2, r3, #3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	4936      	ldr	r1, [pc, #216]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cc0:	f7fe fc8a 	bl	80025d8 <HAL_GetTick>
 8003cc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	e00a      	b.n	8003cde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc8:	f7fe fc86 	bl	80025d8 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e053      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cde:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 020c 	and.w	r2, r3, #12
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d1eb      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cf0:	4b27      	ldr	r3, [pc, #156]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d210      	bcs.n	8003d20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfe:	4b24      	ldr	r3, [pc, #144]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 0207 	bic.w	r2, r3, #7
 8003d06:	4922      	ldr	r1, [pc, #136]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d0e:	4b20      	ldr	r3, [pc, #128]	; (8003d90 <HAL_RCC_ClockConfig+0x1c0>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e032      	b.n	8003d86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d008      	beq.n	8003d3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d2c:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	4916      	ldr	r1, [pc, #88]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d009      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d4a:	4b12      	ldr	r3, [pc, #72]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	490e      	ldr	r1, [pc, #56]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d5e:	f000 f821 	bl	8003da4 <HAL_RCC_GetSysClockFreq>
 8003d62:	4601      	mov	r1, r0
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <HAL_RCC_ClockConfig+0x1c4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	; (8003d98 <HAL_RCC_ClockConfig+0x1c8>)
 8003d70:	5cd3      	ldrb	r3, [r2, r3]
 8003d72:	fa21 f303 	lsr.w	r3, r1, r3
 8003d76:	4a09      	ldr	r2, [pc, #36]	; (8003d9c <HAL_RCC_ClockConfig+0x1cc>)
 8003d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d7a:	4b09      	ldr	r3, [pc, #36]	; (8003da0 <HAL_RCC_ClockConfig+0x1d0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fe fbe8 	bl	8002554 <HAL_InitTick>

  return HAL_OK;
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	40022000 	.word	0x40022000
 8003d94:	40021000 	.word	0x40021000
 8003d98:	08005148 	.word	0x08005148
 8003d9c:	2000003c 	.word	0x2000003c
 8003da0:	20000040 	.word	0x20000040

08003da4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da4:	b490      	push	{r4, r7}
 8003da6:	b08a      	sub	sp, #40	; 0x28
 8003da8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003daa:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003dac:	1d3c      	adds	r4, r7, #4
 8003dae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003db0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003db4:	4b28      	ldr	r3, [pc, #160]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61fb      	str	r3, [r7, #28]
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61bb      	str	r3, [r7, #24]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dce:	4b23      	ldr	r3, [pc, #140]	; (8003e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d002      	beq.n	8003de4 <HAL_RCC_GetSysClockFreq+0x40>
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d003      	beq.n	8003dea <HAL_RCC_GetSysClockFreq+0x46>
 8003de2:	e02d      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003de4:	4b1e      	ldr	r3, [pc, #120]	; (8003e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003de6:	623b      	str	r3, [r7, #32]
      break;
 8003de8:	e02d      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	0c9b      	lsrs	r3, r3, #18
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003df6:	4413      	add	r3, r2
 8003df8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003dfc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d013      	beq.n	8003e30 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e08:	4b14      	ldr	r3, [pc, #80]	; (8003e5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	0c5b      	lsrs	r3, r3, #17
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003e16:	4413      	add	r3, r2
 8003e18:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003e1c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	4a0f      	ldr	r2, [pc, #60]	; (8003e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e22:	fb02 f203 	mul.w	r2, r2, r3
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e2e:	e004      	b.n	8003e3a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	4a0c      	ldr	r2, [pc, #48]	; (8003e64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e34:	fb02 f303 	mul.w	r3, r2, r3
 8003e38:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3c:	623b      	str	r3, [r7, #32]
      break;
 8003e3e:	e002      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e40:	4b07      	ldr	r3, [pc, #28]	; (8003e60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e42:	623b      	str	r3, [r7, #32]
      break;
 8003e44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e46:	6a3b      	ldr	r3, [r7, #32]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3728      	adds	r7, #40	; 0x28
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc90      	pop	{r4, r7}
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	08005134 	.word	0x08005134
 8003e58:	08005144 	.word	0x08005144
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	007a1200 	.word	0x007a1200
 8003e64:	003d0900 	.word	0x003d0900

08003e68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e70:	4b0a      	ldr	r3, [pc, #40]	; (8003e9c <RCC_Delay+0x34>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a0a      	ldr	r2, [pc, #40]	; (8003ea0 <RCC_Delay+0x38>)
 8003e76:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7a:	0a5b      	lsrs	r3, r3, #9
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	fb02 f303 	mul.w	r3, r2, r3
 8003e82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e84:	bf00      	nop
  }
  while (Delay --);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1e5a      	subs	r2, r3, #1
 8003e8a:	60fa      	str	r2, [r7, #12]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1f9      	bne.n	8003e84 <RCC_Delay+0x1c>
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bc80      	pop	{r7}
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	2000003c 	.word	0x2000003c
 8003ea0:	10624dd3 	.word	0x10624dd3

08003ea4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003eac:	2300      	movs	r3, #0
 8003eae:	613b      	str	r3, [r7, #16]
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d07d      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ec4:	4b4f      	ldr	r3, [pc, #316]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10d      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ed0:	4b4c      	ldr	r3, [pc, #304]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	4a4b      	ldr	r2, [pc, #300]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eda:	61d3      	str	r3, [r2, #28]
 8003edc:	4b49      	ldr	r3, [pc, #292]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eec:	4b46      	ldr	r3, [pc, #280]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d118      	bne.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ef8:	4b43      	ldr	r3, [pc, #268]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a42      	ldr	r2, [pc, #264]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f04:	f7fe fb68 	bl	80025d8 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0a:	e008      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0c:	f7fe fb64 	bl	80025d8 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b64      	cmp	r3, #100	; 0x64
 8003f18:	d901      	bls.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e06d      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1e:	4b3a      	ldr	r3, [pc, #232]	; (8004008 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f2a:	4b36      	ldr	r3, [pc, #216]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f32:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d02e      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d027      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f48:	4b2e      	ldr	r3, [pc, #184]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f52:	4b2e      	ldr	r3, [pc, #184]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f58:	4b2c      	ldr	r3, [pc, #176]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f5e:	4a29      	ldr	r2, [pc, #164]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d014      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f6e:	f7fe fb33 	bl	80025d8 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f74:	e00a      	b.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f76:	f7fe fb2f 	bl	80025d8 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e036      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8c:	4b1d      	ldr	r3, [pc, #116]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0ee      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f98:	4b1a      	ldr	r3, [pc, #104]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	4917      	ldr	r1, [pc, #92]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003faa:	7dfb      	ldrb	r3, [r7, #23]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d105      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb0:	4b14      	ldr	r3, [pc, #80]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	4a13      	ldr	r2, [pc, #76]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d008      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fc8:	4b0e      	ldr	r3, [pc, #56]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	490b      	ldr	r1, [pc, #44]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0310 	and.w	r3, r3, #16
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d008      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fe6:	4b07      	ldr	r3, [pc, #28]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	4904      	ldr	r1, [pc, #16]	; (8004004 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40021000 	.word	0x40021000
 8004008:	40007000 	.word	0x40007000
 800400c:	42420440 	.word	0x42420440

08004010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e041      	b.n	80040a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d106      	bne.n	800403c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7fd feba 	bl	8001db0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f000 fc14 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d001      	beq.n	80040c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e03a      	b.n	800413e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2202      	movs	r2, #2
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a18      	ldr	r2, [pc, #96]	; (8004148 <HAL_TIM_Base_Start_IT+0x98>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d00e      	beq.n	8004108 <HAL_TIM_Base_Start_IT+0x58>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f2:	d009      	beq.n	8004108 <HAL_TIM_Base_Start_IT+0x58>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a14      	ldr	r2, [pc, #80]	; (800414c <HAL_TIM_Base_Start_IT+0x9c>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d004      	beq.n	8004108 <HAL_TIM_Base_Start_IT+0x58>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a13      	ldr	r2, [pc, #76]	; (8004150 <HAL_TIM_Base_Start_IT+0xa0>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d111      	bne.n	800412c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b06      	cmp	r3, #6
 8004118:	d010      	beq.n	800413c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412a:	e007      	b.n	800413c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3714      	adds	r7, #20
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr
 8004148:	40012c00 	.word	0x40012c00
 800414c:	40000400 	.word	0x40000400
 8004150:	40000800 	.word	0x40000800

08004154 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e041      	b.n	80041ea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d106      	bne.n	8004180 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7fd fdfc 	bl	8001d78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3304      	adds	r3, #4
 8004190:	4619      	mov	r1, r3
 8004192:	4610      	mov	r0, r2
 8004194:	f000 fb72 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
	...

080041f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d109      	bne.n	8004218 <HAL_TIM_PWM_Start+0x24>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b01      	cmp	r3, #1
 800420e:	bf14      	ite	ne
 8004210:	2301      	movne	r3, #1
 8004212:	2300      	moveq	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e022      	b.n	800425e <HAL_TIM_PWM_Start+0x6a>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2b04      	cmp	r3, #4
 800421c:	d109      	bne.n	8004232 <HAL_TIM_PWM_Start+0x3e>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b01      	cmp	r3, #1
 8004228:	bf14      	ite	ne
 800422a:	2301      	movne	r3, #1
 800422c:	2300      	moveq	r3, #0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	e015      	b.n	800425e <HAL_TIM_PWM_Start+0x6a>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b08      	cmp	r3, #8
 8004236:	d109      	bne.n	800424c <HAL_TIM_PWM_Start+0x58>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b01      	cmp	r3, #1
 8004242:	bf14      	ite	ne
 8004244:	2301      	movne	r3, #1
 8004246:	2300      	moveq	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	e008      	b.n	800425e <HAL_TIM_PWM_Start+0x6a>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	bf14      	ite	ne
 8004258:	2301      	movne	r3, #1
 800425a:	2300      	moveq	r3, #0
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e05e      	b.n	8004324 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d104      	bne.n	8004276 <HAL_TIM_PWM_Start+0x82>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004274:	e013      	b.n	800429e <HAL_TIM_PWM_Start+0xaa>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b04      	cmp	r3, #4
 800427a:	d104      	bne.n	8004286 <HAL_TIM_PWM_Start+0x92>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004284:	e00b      	b.n	800429e <HAL_TIM_PWM_Start+0xaa>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b08      	cmp	r3, #8
 800428a:	d104      	bne.n	8004296 <HAL_TIM_PWM_Start+0xa2>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004294:	e003      	b.n	800429e <HAL_TIM_PWM_Start+0xaa>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2202      	movs	r2, #2
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2201      	movs	r2, #1
 80042a4:	6839      	ldr	r1, [r7, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fd68 	bl	8004d7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1e      	ldr	r2, [pc, #120]	; (800432c <HAL_TIM_PWM_Start+0x138>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d107      	bne.n	80042c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a18      	ldr	r2, [pc, #96]	; (800432c <HAL_TIM_PWM_Start+0x138>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d00e      	beq.n	80042ee <HAL_TIM_PWM_Start+0xfa>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d8:	d009      	beq.n	80042ee <HAL_TIM_PWM_Start+0xfa>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a14      	ldr	r2, [pc, #80]	; (8004330 <HAL_TIM_PWM_Start+0x13c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d004      	beq.n	80042ee <HAL_TIM_PWM_Start+0xfa>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a12      	ldr	r2, [pc, #72]	; (8004334 <HAL_TIM_PWM_Start+0x140>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d111      	bne.n	8004312 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b06      	cmp	r3, #6
 80042fe:	d010      	beq.n	8004322 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004310:	e007      	b.n	8004322 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0201 	orr.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40012c00 	.word	0x40012c00
 8004330:	40000400 	.word	0x40000400
 8004334:	40000800 	.word	0x40000800

08004338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b02      	cmp	r3, #2
 800434c:	d122      	bne.n	8004394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b02      	cmp	r3, #2
 800435a:	d11b      	bne.n	8004394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f06f 0202 	mvn.w	r2, #2
 8004364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d003      	beq.n	8004382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 fa62 	bl	8004844 <HAL_TIM_IC_CaptureCallback>
 8004380:	e005      	b.n	800438e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 fa55 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 fa64 	bl	8004856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	f003 0304 	and.w	r3, r3, #4
 800439e:	2b04      	cmp	r3, #4
 80043a0:	d122      	bne.n	80043e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d11b      	bne.n	80043e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f06f 0204 	mvn.w	r2, #4
 80043b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fa38 	bl	8004844 <HAL_TIM_IC_CaptureCallback>
 80043d4:	e005      	b.n	80043e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 fa2b 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 fa3a 	bl	8004856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b08      	cmp	r3, #8
 80043f4:	d122      	bne.n	800443c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	2b08      	cmp	r3, #8
 8004402:	d11b      	bne.n	800443c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f06f 0208 	mvn.w	r2, #8
 800440c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2204      	movs	r2, #4
 8004412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fa0e 	bl	8004844 <HAL_TIM_IC_CaptureCallback>
 8004428:	e005      	b.n	8004436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 fa01 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 fa10 	bl	8004856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f003 0310 	and.w	r3, r3, #16
 8004446:	2b10      	cmp	r3, #16
 8004448:	d122      	bne.n	8004490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f003 0310 	and.w	r3, r3, #16
 8004454:	2b10      	cmp	r3, #16
 8004456:	d11b      	bne.n	8004490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f06f 0210 	mvn.w	r2, #16
 8004460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2208      	movs	r2, #8
 8004466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9e4 	bl	8004844 <HAL_TIM_IC_CaptureCallback>
 800447c:	e005      	b.n	800448a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f9d7 	bl	8004832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f9e6 	bl	8004856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b01      	cmp	r3, #1
 800449c:	d10e      	bne.n	80044bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d107      	bne.n	80044bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0201 	mvn.w	r2, #1
 80044b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fd fb5c 	bl	8001b74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c6:	2b80      	cmp	r3, #128	; 0x80
 80044c8:	d10e      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d4:	2b80      	cmp	r3, #128	; 0x80
 80044d6:	d107      	bne.n	80044e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fcd5 	bl	8004e92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f2:	2b40      	cmp	r3, #64	; 0x40
 80044f4:	d10e      	bne.n	8004514 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004500:	2b40      	cmp	r3, #64	; 0x40
 8004502:	d107      	bne.n	8004514 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800450c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f9aa 	bl	8004868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b20      	cmp	r3, #32
 8004520:	d10e      	bne.n	8004540 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b20      	cmp	r3, #32
 800452e:	d107      	bne.n	8004540 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0220 	mvn.w	r2, #32
 8004538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 fca0 	bl	8004e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800455e:	2302      	movs	r3, #2
 8004560:	e0ac      	b.n	80046bc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b0c      	cmp	r3, #12
 800456e:	f200 809f 	bhi.w	80046b0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004572:	a201      	add	r2, pc, #4	; (adr r2, 8004578 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004578:	080045ad 	.word	0x080045ad
 800457c:	080046b1 	.word	0x080046b1
 8004580:	080046b1 	.word	0x080046b1
 8004584:	080046b1 	.word	0x080046b1
 8004588:	080045ed 	.word	0x080045ed
 800458c:	080046b1 	.word	0x080046b1
 8004590:	080046b1 	.word	0x080046b1
 8004594:	080046b1 	.word	0x080046b1
 8004598:	0800462f 	.word	0x0800462f
 800459c:	080046b1 	.word	0x080046b1
 80045a0:	080046b1 	.word	0x080046b1
 80045a4:	080046b1 	.word	0x080046b1
 80045a8:	0800466f 	.word	0x0800466f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 f9c4 	bl	8004940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0208 	orr.w	r2, r2, #8
 80045c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0204 	bic.w	r2, r2, #4
 80045d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6999      	ldr	r1, [r3, #24]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	619a      	str	r2, [r3, #24]
      break;
 80045ea:	e062      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68b9      	ldr	r1, [r7, #8]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fa0a 	bl	8004a0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699a      	ldr	r2, [r3, #24]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6999      	ldr	r1, [r3, #24]
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	021a      	lsls	r2, r3, #8
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	619a      	str	r2, [r3, #24]
      break;
 800462c:	e041      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fa53 	bl	8004ae0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69da      	ldr	r2, [r3, #28]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f042 0208 	orr.w	r2, r2, #8
 8004648:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	69da      	ldr	r2, [r3, #28]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0204 	bic.w	r2, r2, #4
 8004658:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	69d9      	ldr	r1, [r3, #28]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	61da      	str	r2, [r3, #28]
      break;
 800466c:	e021      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68b9      	ldr	r1, [r7, #8]
 8004674:	4618      	mov	r0, r3
 8004676:	f000 fa9d 	bl	8004bb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	69da      	ldr	r2, [r3, #28]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	69d9      	ldr	r1, [r3, #28]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	021a      	lsls	r2, r3, #8
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	61da      	str	r2, [r3, #28]
      break;
 80046ae:	e000      	b.n	80046b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80046b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <HAL_TIM_ConfigClockSource+0x18>
 80046d8:	2302      	movs	r3, #2
 80046da:	e0a6      	b.n	800482a <HAL_TIM_ConfigClockSource+0x166>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2202      	movs	r2, #2
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004702:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b40      	cmp	r3, #64	; 0x40
 8004712:	d067      	beq.n	80047e4 <HAL_TIM_ConfigClockSource+0x120>
 8004714:	2b40      	cmp	r3, #64	; 0x40
 8004716:	d80b      	bhi.n	8004730 <HAL_TIM_ConfigClockSource+0x6c>
 8004718:	2b10      	cmp	r3, #16
 800471a:	d073      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0x140>
 800471c:	2b10      	cmp	r3, #16
 800471e:	d802      	bhi.n	8004726 <HAL_TIM_ConfigClockSource+0x62>
 8004720:	2b00      	cmp	r3, #0
 8004722:	d06f      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004724:	e078      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004726:	2b20      	cmp	r3, #32
 8004728:	d06c      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0x140>
 800472a:	2b30      	cmp	r3, #48	; 0x30
 800472c:	d06a      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800472e:	e073      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004730:	2b70      	cmp	r3, #112	; 0x70
 8004732:	d00d      	beq.n	8004750 <HAL_TIM_ConfigClockSource+0x8c>
 8004734:	2b70      	cmp	r3, #112	; 0x70
 8004736:	d804      	bhi.n	8004742 <HAL_TIM_ConfigClockSource+0x7e>
 8004738:	2b50      	cmp	r3, #80	; 0x50
 800473a:	d033      	beq.n	80047a4 <HAL_TIM_ConfigClockSource+0xe0>
 800473c:	2b60      	cmp	r3, #96	; 0x60
 800473e:	d041      	beq.n	80047c4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004740:	e06a      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004746:	d066      	beq.n	8004816 <HAL_TIM_ConfigClockSource+0x152>
 8004748:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800474c:	d017      	beq.n	800477e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800474e:	e063      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6818      	ldr	r0, [r3, #0]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	6899      	ldr	r1, [r3, #8]
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f000 faed 	bl	8004d3e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004772:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	609a      	str	r2, [r3, #8]
      break;
 800477c:	e04c      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6818      	ldr	r0, [r3, #0]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	6899      	ldr	r1, [r3, #8]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	f000 fad6 	bl	8004d3e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047a0:	609a      	str	r2, [r3, #8]
      break;
 80047a2:	e039      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6818      	ldr	r0, [r3, #0]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	6859      	ldr	r1, [r3, #4]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	461a      	mov	r2, r3
 80047b2:	f000 fa4d 	bl	8004c50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2150      	movs	r1, #80	; 0x50
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 faa4 	bl	8004d0a <TIM_ITRx_SetConfig>
      break;
 80047c2:	e029      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	6859      	ldr	r1, [r3, #4]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	461a      	mov	r2, r3
 80047d2:	f000 fa6b 	bl	8004cac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2160      	movs	r1, #96	; 0x60
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 fa94 	bl	8004d0a <TIM_ITRx_SetConfig>
      break;
 80047e2:	e019      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	6859      	ldr	r1, [r3, #4]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	461a      	mov	r2, r3
 80047f2:	f000 fa2d 	bl	8004c50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2140      	movs	r1, #64	; 0x40
 80047fc:	4618      	mov	r0, r3
 80047fe:	f000 fa84 	bl	8004d0a <TIM_ITRx_SetConfig>
      break;
 8004802:	e009      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4619      	mov	r1, r3
 800480e:	4610      	mov	r0, r2
 8004810:	f000 fa7b 	bl	8004d0a <TIM_ITRx_SetConfig>
        break;
 8004814:	e000      	b.n	8004818 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr

08004856 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr
	...

0800487c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a29      	ldr	r2, [pc, #164]	; (8004934 <TIM_Base_SetConfig+0xb8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d00b      	beq.n	80048ac <TIM_Base_SetConfig+0x30>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800489a:	d007      	beq.n	80048ac <TIM_Base_SetConfig+0x30>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a26      	ldr	r2, [pc, #152]	; (8004938 <TIM_Base_SetConfig+0xbc>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d003      	beq.n	80048ac <TIM_Base_SetConfig+0x30>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a25      	ldr	r2, [pc, #148]	; (800493c <TIM_Base_SetConfig+0xc0>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d108      	bne.n	80048be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a1c      	ldr	r2, [pc, #112]	; (8004934 <TIM_Base_SetConfig+0xb8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00b      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048cc:	d007      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a19      	ldr	r2, [pc, #100]	; (8004938 <TIM_Base_SetConfig+0xbc>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d003      	beq.n	80048de <TIM_Base_SetConfig+0x62>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a18      	ldr	r2, [pc, #96]	; (800493c <TIM_Base_SetConfig+0xc0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a07      	ldr	r2, [pc, #28]	; (8004934 <TIM_Base_SetConfig+0xb8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d103      	bne.n	8004924 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	615a      	str	r2, [r3, #20]
}
 800492a:	bf00      	nop
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	40012c00 	.word	0x40012c00
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800

08004940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800496e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 0303 	bic.w	r3, r3, #3
 8004976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f023 0302 	bic.w	r3, r3, #2
 8004988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	4313      	orrs	r3, r2
 8004992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a1c      	ldr	r2, [pc, #112]	; (8004a08 <TIM_OC1_SetConfig+0xc8>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d10c      	bne.n	80049b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f023 0308 	bic.w	r3, r3, #8
 80049a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f023 0304 	bic.w	r3, r3, #4
 80049b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a13      	ldr	r2, [pc, #76]	; (8004a08 <TIM_OC1_SetConfig+0xc8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d111      	bne.n	80049e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00

08004a0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	f023 0210 	bic.w	r2, r3, #16
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	f023 0320 	bic.w	r3, r3, #32
 8004a56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a1d      	ldr	r2, [pc, #116]	; (8004adc <TIM_OC2_SetConfig+0xd0>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d10d      	bne.n	8004a88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a14      	ldr	r2, [pc, #80]	; (8004adc <TIM_OC2_SetConfig+0xd0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d113      	bne.n	8004ab8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr
 8004adc:	40012c00 	.word	0x40012c00

08004ae0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0303 	bic.w	r3, r3, #3
 8004b16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	021b      	lsls	r3, r3, #8
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a1d      	ldr	r2, [pc, #116]	; (8004bb0 <TIM_OC3_SetConfig+0xd0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d10d      	bne.n	8004b5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	021b      	lsls	r3, r3, #8
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a14      	ldr	r2, [pc, #80]	; (8004bb0 <TIM_OC3_SetConfig+0xd0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d113      	bne.n	8004b8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	621a      	str	r2, [r3, #32]
}
 8004ba4:	bf00      	nop
 8004ba6:	371c      	adds	r7, #28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	40012c00 	.word	0x40012c00

08004bb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	031b      	lsls	r3, r3, #12
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a0f      	ldr	r2, [pc, #60]	; (8004c4c <TIM_OC4_SetConfig+0x98>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d109      	bne.n	8004c28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	019b      	lsls	r3, r3, #6
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	621a      	str	r2, [r3, #32]
}
 8004c42:	bf00      	nop
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr
 8004c4c:	40012c00 	.word	0x40012c00

08004c50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b087      	sub	sp, #28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	f023 0201 	bic.w	r2, r3, #1
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	699b      	ldr	r3, [r3, #24]
 8004c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f023 030a 	bic.w	r3, r3, #10
 8004c8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	621a      	str	r2, [r3, #32]
}
 8004ca2:	bf00      	nop
 8004ca4:	371c      	adds	r7, #28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr

08004cac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b087      	sub	sp, #28
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	f023 0210 	bic.w	r2, r3, #16
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004cd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	031b      	lsls	r3, r3, #12
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ce8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	621a      	str	r2, [r3, #32]
}
 8004d00:	bf00      	nop
 8004d02:	371c      	adds	r7, #28
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bc80      	pop	{r7}
 8004d08:	4770      	bx	lr

08004d0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	b085      	sub	sp, #20
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
 8004d12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d22:	683a      	ldr	r2, [r7, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	f043 0307 	orr.w	r3, r3, #7
 8004d2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	609a      	str	r2, [r3, #8]
}
 8004d34:	bf00      	nop
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bc80      	pop	{r7}
 8004d3c:	4770      	bx	lr

08004d3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b087      	sub	sp, #28
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	60f8      	str	r0, [r7, #12]
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	607a      	str	r2, [r7, #4]
 8004d4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	021a      	lsls	r2, r3, #8
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	609a      	str	r2, [r3, #8]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr

08004d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f003 031f 	and.w	r3, r3, #31
 8004d8e:	2201      	movs	r2, #1
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1a      	ldr	r2, [r3, #32]
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	401a      	ands	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6a1a      	ldr	r2, [r3, #32]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	f003 031f 	and.w	r3, r3, #31
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	fa01 f303 	lsl.w	r3, r1, r3
 8004db4:	431a      	orrs	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	bf00      	nop
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e046      	b.n	8004e6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a16      	ldr	r2, [pc, #88]	; (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d00e      	beq.n	8004e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e28:	d009      	beq.n	8004e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a12      	ldr	r2, [pc, #72]	; (8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d004      	beq.n	8004e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a10      	ldr	r2, [pc, #64]	; (8004e7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d10c      	bne.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bc80      	pop	{r7}
 8004e72:	4770      	bx	lr
 8004e74:	40012c00 	.word	0x40012c00
 8004e78:	40000400 	.word	0x40000400
 8004e7c:	40000800 	.word	0x40000800

08004e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr

08004e92 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <__libc_init_array>:
 8004ea4:	b570      	push	{r4, r5, r6, lr}
 8004ea6:	2500      	movs	r5, #0
 8004ea8:	4e0c      	ldr	r6, [pc, #48]	; (8004edc <__libc_init_array+0x38>)
 8004eaa:	4c0d      	ldr	r4, [pc, #52]	; (8004ee0 <__libc_init_array+0x3c>)
 8004eac:	1ba4      	subs	r4, r4, r6
 8004eae:	10a4      	asrs	r4, r4, #2
 8004eb0:	42a5      	cmp	r5, r4
 8004eb2:	d109      	bne.n	8004ec8 <__libc_init_array+0x24>
 8004eb4:	f000 f87a 	bl	8004fac <_init>
 8004eb8:	2500      	movs	r5, #0
 8004eba:	4e0a      	ldr	r6, [pc, #40]	; (8004ee4 <__libc_init_array+0x40>)
 8004ebc:	4c0a      	ldr	r4, [pc, #40]	; (8004ee8 <__libc_init_array+0x44>)
 8004ebe:	1ba4      	subs	r4, r4, r6
 8004ec0:	10a4      	asrs	r4, r4, #2
 8004ec2:	42a5      	cmp	r5, r4
 8004ec4:	d105      	bne.n	8004ed2 <__libc_init_array+0x2e>
 8004ec6:	bd70      	pop	{r4, r5, r6, pc}
 8004ec8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ecc:	4798      	blx	r3
 8004ece:	3501      	adds	r5, #1
 8004ed0:	e7ee      	b.n	8004eb0 <__libc_init_array+0xc>
 8004ed2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ed6:	4798      	blx	r3
 8004ed8:	3501      	adds	r5, #1
 8004eda:	e7f2      	b.n	8004ec2 <__libc_init_array+0x1e>
 8004edc:	08005180 	.word	0x08005180
 8004ee0:	08005180 	.word	0x08005180
 8004ee4:	08005180 	.word	0x08005180
 8004ee8:	08005184 	.word	0x08005184

08004eec <__itoa>:
 8004eec:	1e93      	subs	r3, r2, #2
 8004eee:	2b22      	cmp	r3, #34	; 0x22
 8004ef0:	b510      	push	{r4, lr}
 8004ef2:	460c      	mov	r4, r1
 8004ef4:	d904      	bls.n	8004f00 <__itoa+0x14>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	461c      	mov	r4, r3
 8004efa:	700b      	strb	r3, [r1, #0]
 8004efc:	4620      	mov	r0, r4
 8004efe:	bd10      	pop	{r4, pc}
 8004f00:	2a0a      	cmp	r2, #10
 8004f02:	d109      	bne.n	8004f18 <__itoa+0x2c>
 8004f04:	2800      	cmp	r0, #0
 8004f06:	da07      	bge.n	8004f18 <__itoa+0x2c>
 8004f08:	232d      	movs	r3, #45	; 0x2d
 8004f0a:	700b      	strb	r3, [r1, #0]
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4240      	negs	r0, r0
 8004f10:	4421      	add	r1, r4
 8004f12:	f000 f80d 	bl	8004f30 <__utoa>
 8004f16:	e7f1      	b.n	8004efc <__itoa+0x10>
 8004f18:	2100      	movs	r1, #0
 8004f1a:	e7f9      	b.n	8004f10 <__itoa+0x24>

08004f1c <itoa>:
 8004f1c:	f7ff bfe6 	b.w	8004eec <__itoa>

08004f20 <memset>:
 8004f20:	4603      	mov	r3, r0
 8004f22:	4402      	add	r2, r0
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d100      	bne.n	8004f2a <memset+0xa>
 8004f28:	4770      	bx	lr
 8004f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f2e:	e7f9      	b.n	8004f24 <memset+0x4>

08004f30 <__utoa>:
 8004f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f32:	b08b      	sub	sp, #44	; 0x2c
 8004f34:	4605      	mov	r5, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	466e      	mov	r6, sp
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	; (8004fa8 <__utoa+0x78>)
 8004f3c:	f103 0c20 	add.w	ip, r3, #32
 8004f40:	4637      	mov	r7, r6
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
 8004f46:	3308      	adds	r3, #8
 8004f48:	c703      	stmia	r7!, {r0, r1}
 8004f4a:	4563      	cmp	r3, ip
 8004f4c:	463e      	mov	r6, r7
 8004f4e:	d1f7      	bne.n	8004f40 <__utoa+0x10>
 8004f50:	6818      	ldr	r0, [r3, #0]
 8004f52:	791b      	ldrb	r3, [r3, #4]
 8004f54:	6038      	str	r0, [r7, #0]
 8004f56:	713b      	strb	r3, [r7, #4]
 8004f58:	1e93      	subs	r3, r2, #2
 8004f5a:	2b22      	cmp	r3, #34	; 0x22
 8004f5c:	f04f 0300 	mov.w	r3, #0
 8004f60:	d904      	bls.n	8004f6c <__utoa+0x3c>
 8004f62:	7023      	strb	r3, [r4, #0]
 8004f64:	461c      	mov	r4, r3
 8004f66:	4620      	mov	r0, r4
 8004f68:	b00b      	add	sp, #44	; 0x2c
 8004f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f6c:	1e66      	subs	r6, r4, #1
 8004f6e:	fbb5 f0f2 	udiv	r0, r5, r2
 8004f72:	fb02 5510 	mls	r5, r2, r0, r5
 8004f76:	af0a      	add	r7, sp, #40	; 0x28
 8004f78:	443d      	add	r5, r7
 8004f7a:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8004f7e:	1c59      	adds	r1, r3, #1
 8004f80:	f806 5f01 	strb.w	r5, [r6, #1]!
 8004f84:	4605      	mov	r5, r0
 8004f86:	b968      	cbnz	r0, 8004fa4 <__utoa+0x74>
 8004f88:	4622      	mov	r2, r4
 8004f8a:	5460      	strb	r0, [r4, r1]
 8004f8c:	4423      	add	r3, r4
 8004f8e:	1b19      	subs	r1, r3, r4
 8004f90:	1b10      	subs	r0, r2, r4
 8004f92:	4281      	cmp	r1, r0
 8004f94:	dde7      	ble.n	8004f66 <__utoa+0x36>
 8004f96:	7811      	ldrb	r1, [r2, #0]
 8004f98:	7818      	ldrb	r0, [r3, #0]
 8004f9a:	f802 0b01 	strb.w	r0, [r2], #1
 8004f9e:	f803 1901 	strb.w	r1, [r3], #-1
 8004fa2:	e7f4      	b.n	8004f8e <__utoa+0x5e>
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	e7e2      	b.n	8004f6e <__utoa+0x3e>
 8004fa8:	08005158 	.word	0x08005158

08004fac <_init>:
 8004fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fae:	bf00      	nop
 8004fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb2:	bc08      	pop	{r3}
 8004fb4:	469e      	mov	lr, r3
 8004fb6:	4770      	bx	lr

08004fb8 <_fini>:
 8004fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fba:	bf00      	nop
 8004fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fbe:	bc08      	pop	{r3}
 8004fc0:	469e      	mov	lr, r3
 8004fc2:	4770      	bx	lr
