// Seed: 1393278423
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign id_1 = (1);
  wire id_6;
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri1  id_4
    , id_13,
    output logic id_5,
    output uwire id_6,
    input  wor   id_7,
    output tri0  id_8,
    output wor   id_9,
    input  uwire id_10,
    input  tri1  id_11
);
  wire id_14;
  assign id_1#(
      .id_13(1),
      .id_13(1'b0),
      .id_10(1),
      .id_3 (1),
      .id_13(1),
      .id_11(id_13)
  ) = this;
  wire id_15;
  always id_5 <= 1'b0;
  module_0 modCall_1 ();
endmodule
