--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml nowyRXTX.twx nowyRXTX.ncd -o nowyRXTX.twr
nowyRXTX.pcf

Design file:              nowyRXTX.ncd
Physical constraint file: nowyRXTX.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    4.653(R)|   -0.776(R)|clk_BUFGP         |   0.000|
data_in<1>  |    4.661(R)|   -0.785(R)|clk_BUFGP         |   0.000|
data_in<2>  |    4.659(R)|   -0.783(R)|clk_BUFGP         |   0.000|
data_in<3>  |    4.678(R)|   -0.805(R)|clk_BUFGP         |   0.000|
data_in<4>  |    4.668(R)|   -0.794(R)|clk_BUFGP         |   0.000|
data_in<5>  |    4.666(R)|   -0.792(R)|clk_BUFGP         |   0.000|
data_in<6>  |    4.666(R)|   -0.792(R)|clk_BUFGP         |   0.000|
data_in<7>  |    4.664(R)|   -0.789(R)|clk_BUFGP         |   0.000|
data_in<8>  |    4.664(R)|   -0.789(R)|clk_BUFGP         |   0.000|
data_in<9>  |    4.663(R)|   -0.788(R)|clk_BUFGP         |   0.000|
data_in<10> |    4.663(R)|   -0.788(R)|clk_BUFGP         |   0.000|
data_in<11> |    4.663(R)|   -0.788(R)|clk_BUFGP         |   0.000|
data_in<12> |    4.665(R)|   -0.790(R)|clk_BUFGP         |   0.000|
data_in<13> |    4.665(R)|   -0.790(R)|clk_BUFGP         |   0.000|
data_in<14> |    4.668(R)|   -0.794(R)|clk_BUFGP         |   0.000|
data_in<15> |    4.668(R)|   -0.794(R)|clk_BUFGP         |   0.000|
phy_addr<0> |    0.818(R)|    0.557(R)|clk_BUFGP         |   0.000|
phy_addr<1> |    1.062(R)|    0.362(R)|clk_BUFGP         |   0.000|
phy_addr<2> |    0.795(R)|    0.576(R)|clk_BUFGP         |   0.000|
phy_addr<3> |    1.058(R)|    0.365(R)|clk_BUFGP         |   0.000|
phy_addr<4> |    1.140(R)|    0.295(R)|clk_BUFGP         |   0.000|
reg_addr<0> |    0.285(R)|    0.995(R)|clk_BUFGP         |   0.000|
reg_addr<1> |    0.439(R)|    0.871(R)|clk_BUFGP         |   0.000|
reg_addr<2> |    0.302(R)|    0.983(R)|clk_BUFGP         |   0.000|
reg_addr<3> |    0.506(R)|    0.819(R)|clk_BUFGP         |   0.000|
reg_addr<4> |    0.727(R)|    0.631(R)|clk_BUFGP         |   0.000|
reset       |    5.620(R)|   -0.549(R)|clk_BUFGP         |   0.000|
strt        |    5.795(R)|    1.283(R)|clk_BUFGP         |   0.000|
write_read  |    0.338(R)|    0.951(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MDC         |    7.194(R)|clk_BUFGP         |   0.000|
MDIO        |    7.488(R)|clk_BUFGP         |   0.000|
busy        |    6.136(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.773|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 13 17:04:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



