#  Zybo Z7-20 AXI-ALU with PetaLinux (Bare-metal Memory Access)

ì´ í”„ë¡œì íŠ¸ëŠ” **Zybo Z7-20 (Zynq-7020)** ë³´ë“œì—ì„œ Vivadoë¡œ ìƒì„±í•œ **AXI-Lite ê¸°ë°˜ ALU IP**ë¥¼  
**PetaLinux ì‚¬ìš©ì ê³µê°„(/dev/mem)** ì—ì„œ ì§ì ‘ ì ‘ê·¼í•˜ì—¬ í…ŒìŠ¤íŠ¸í•˜ëŠ” ì˜ˆì œì…ë‹ˆë‹¤.  
ì»¤ë„ ë“œë¼ì´ë²„ ì—†ì´, ë©”ëª¨ë¦¬ ë§¤í•‘ ë°©ì‹ìœ¼ë¡œ AXI ë ˆì§€ìŠ¤í„°ë¥¼ ì œì–´í•©ë‹ˆë‹¤.

---

## ğŸ“ í”„ë¡œì íŠ¸ êµ¬ì¡°

```
zybo_alu_project/
â”œâ”€â”€ vivado_ip/
â”‚   â”œâ”€â”€ alu_v1_0.v
â”‚   â”œâ”€â”€ alu_v1_0_S00_AXI.v      # ìˆ˜ì •ëœ AXI ìŠ¬ë ˆì´ë¸Œ íŒŒì¼ (ALU ì—°ê²° í¬í•¨)
â”‚   â””â”€â”€ alu.v                   # ê°„ë‹¨í•œ ì‚°ìˆ ì—°ì‚° ëª¨ë“ˆ
â”œâ”€â”€ petalinux_app/
â”‚   â”œâ”€â”€ alu_test.c              # /dev/mem ì ‘ê·¼ìš© C í…ŒìŠ¤íŠ¸ í”„ë¡œê·¸ë¨
â””â”€â”€ README.md                   # (í˜„ì¬ ë¬¸ì„œ)
```

---

##  1. Vivado Design ê°œìš”

### ğŸ”¹ Block Diagram êµ¬ì„±
- **Zynq Processing System (PS7)**  
  - M_AXI_GP0 ì¸í„°í˜ì´ìŠ¤ í™œì„±í™”  
- **ALU IP (axi_alu_v1_0)**  
  - S_AXI í¬íŠ¸ â†’ PS7 M_AXI_GP0 ì—°ê²°  
  - ì¸í„°ëŸ½íŠ¸ ë¶ˆí•„ìš”  
- **Address Editor**  
  - ALU IP Base Address: `0x43C0_0000`
  - Range: 64 KB
<img width="1355" height="565" alt="image" src="https://github.com/user-attachments/assets/5ae11f9b-8abe-4bab-b3d0-ffa6c564569f" />



### ğŸ”¹ AXI Slave ìˆ˜ì • í¬ì¸íŠ¸
`alu_v1_0_S00_AXI.v`ì˜ ì£¼ìš” ë³€ê²½:
- `ALU.result` â†’ ì¤‘ê°„ `wire`(`alu_result`)ë¡œ ì—°ê²°
- `slv_reg1`ì€ **ì½ê¸° ì „ìš©**ìœ¼ë¡œ ì§€ì •, `ena=1` ì‹œ ê²°ê³¼ ë˜ì¹˜
- ì½ê¸° MUXëŠ” ë¸”ë¡œí‚¹(`=`) í• ë‹¹ ì‚¬ìš©

---

##  2. Vivado â†’ Bitstream â†’ PetaLinux Flow

1. Vivadoì—ì„œ Block Design â†’ HDL Wrapper ìƒì„±  
2. Bitstream ìƒì„± (`Generate Bitstream`)  
3. `File â†’ Export â†’ Export Hardware (Include Bitstream)`  
4. PetaLinux í”„ë¡œì íŠ¸ ìƒì„± ë° í•˜ë“œì›¨ì–´ ê°€ì ¸ì˜¤ê¸°:
    ```bash
    cp /mnt/share/design_top_wrapper.xsa ~/projects/
    
    # PetaLinux í™˜ê²½ì´ í™œì„±í™”ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
    unzip -l design_top_wrapper.xsa
    
    # Unzip
    unzip design_top_wrapper.xsa -d design_top_wrapper
    
    # bit íŒŒì¼ ë³µì‚¬
    cp design_top_wrapper/design_top_wrapper.bit myprojec/image/linux
    
    cd ~/projects
    
    # PetaLinux í™˜ê²½ì´ í™œì„±í™”ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
    source ~/petalinux/2022.2/settings.sh
    
    # í”„ë¡œì íŠ¸ ë””ë ‰í† ë¦¬ë¡œ ì´ë™
    cd myproject
    
    # XSA íŒŒì¼ë¡œ í•˜ë“œì›¨ì–´ ì„¤ì •
    petalinux-config --get-hw-description=~/projects/

    petalinux-config -c rootfs
    ```
   
5. ë¹Œë“œ ë° ë¶€íŒ… ì´ë¯¸ì§€ ìƒì„±:
    ```bash
    petalinux-build -c fsbl-firmware -x cleansstate # ì—ëŸ¬ ë°œìƒì‹œ
    petalinux-build -c device-tree -x cleansstate  # ì—ëŸ¬ ë°œìƒì‹œ
    petalinux-build
    
    # ë¶€íŠ¸ ì´ë¯¸ì§€ ìƒì„± (BOOT.BIN)
    petalinux-package --boot \
    --fsbl images/linux/zynq_fsbl.elf \
    --fpga images/linux/design_1_wrapper.bit \
    --u-boot images/linux/u-boot.elf \
    --force
    
    # WIC ì´ë¯¸ì§€ ìƒì„±
    petalinux-package --wic \
    --bootfiles "BOOT.BIN image.ub boot.scr" \
    --images-dir images/linux/
    ```

---

##  3. ë ˆì§€ìŠ¤í„° ë§µ & ALU opcode
### ë ˆì§€ìŠ¤í„° ë§µ
| ì£¼ì†Œ(Offset) | ì´ë¦„ | ì„¤ëª… | ì ‘ê·¼ |
|---------------|-------|------|-------|
| 0x00 | **REG0** | `{a[31:24], b[23:16], â€¦, ena[3], opcode[2:0]}` | RW |
| 0x04 | **REG1** | `{16'h0, result[15:0]}` (ALU ê²°ê³¼) | **RO** |
| 0x08 | **REG2** | Reserved | RW | 
| 0x0C | **REG3** | Reserved | RW |

> âš ï¸ REG1ì€ AXI ì“°ê¸° ê¸ˆì§€. ALU enable(ena=1)ì¼ ë•Œë§Œ ê²°ê³¼ê°€ ë˜ì¹˜ë©ë‹ˆë‹¤.
> "ë˜ì¹˜(latch)ëœë‹¤"ëŠ” ê²ƒì€ íŠ¹ì • ì¡°ê±´ì´ ë§Œì¡±ë˜ì—ˆì„ ë•Œì˜ ê²°ê³¼ê°’ì„ 'ì°°ì¹µ'í•˜ê³  ì‚¬ì§„ ì°ë“¯ì´ ë¶™ì¡ì•„ì„œ ì €ì¥í•˜ê³ , ê·¸ ê°’ì„ ê³„ì† ìœ ì§€í•˜ëŠ” ê²ƒ

### ALU opcode

| opcode | ì—°ì‚° | ì„¤ëª… |
|--------:|------|------|
| 0 | ADD | a + b |
| 1 | SUB | a - b |
| 2 | MUL | a Ã— b |
| 3 | DIV | a Ã· b |
| 4 | AND | a & b |
| 5 | OR  | a \| b |
| 6 | XOR | a ^ b |
| 7 | NOT | ~a |

---

##  4. PetaLinux í…ŒìŠ¤íŠ¸ ì½”ë“œ

`alu_test.c` â€” `/dev/mem` ì ‘ê·¼ ì˜ˆì œ

```bash
# ì»´íŒŒì¼ (PC ì—ì„œ)
arm-linux-gnueabihf-gcc -o alu_test alu_test.c

# ì»´íŒŒì¼ (ë³´ë“œ ì•ˆì—ì„œ)
gcc -O2 -Wall -o alu_test alu_test.c
```

## 5. ALU IP Code
```Verilog
	// slave = wready,awready / master = WVALID , AWVALID
	// ë„¤ê°œê°€ ë‹¤ í™œì„±í™” ë¼ì•¼ write ê°€ëŠ¥
	assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready && S_AXI_AWVALID;   

	always @( posedge S_AXI_ACLK )
	begin
	  if ( S_AXI_ARESETN == 1'b0 )
	    begin
	      slv_reg0 <= 0;
	      slv_reg1 <= 0;
	      slv_reg2 <= 0;
	      slv_reg3 <= 0;
	    end 
	  else begin
	    if (slv_reg_wren)
	      begin
	        case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
	          2'h0:
	            for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
	              if ( S_AXI_WSTRB[byte_index] == 1 ) begin
	                // Respective byte enables are asserted as per write strobes 
	                // Slave register 0
	                slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
	              end  
	          2'h1: begin
                // slave(alu) reg 2ë²ˆì€ result ê°’ì„ ì €ì¥í•˜ëŠ”ê³³ / result ëœ ê²°ê³¼ë¥¼ read í•˜ëŠ”ê³³ì´ë‹ˆê¹Œ  writeëŠ” ë§‰ì•„ë‘”ë‹¤.
              end

	          2'h2: begin
	             for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
	               if ( S_AXI_WSTRB[byte_index] == 1 ) begin
	            	 Respective byte enables are asserted as per write strobes 
	                 Slave register 2
	                 slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
	               end
             
              end

	          2'h3:
	            for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
	              if ( S_AXI_WSTRB[byte_index] == 1 ) begin
	                 Respective byte enables are asserted as per write strobes 
	                 Slave register 3
	                slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
	              end  
	          default : begin
	                    //   slv_reg0 <= slv_reg0;
	                    //   slv_reg1 <= slv_reg1;
	                    //   slv_reg2 <= slv_reg2;
	                    //   slv_reg3 <= slv_reg3; 
                        //ì•ˆí•¨ ì™œ ì•ˆí•¨ ?  no-op
	                    end
	        endcase
            if (slv_reg0[3]) begin  // slv_reg0 ì´ inputê°’ì´ ì €ì¥ëœê³³ì´ê³  ê±°ê¸°ì•¼ slv_reg[3]ì´ input enable ê°’ì„ alu module ì½”ë“œì§¤ë•Œ enable 1ì¼ë–„ ì‹¤í–‰ë˜ê²Œí•´ì„œ check
                 slv_reg1 <= {16'h0000, alu_result}; //ì²˜ìŒ ì¸í’‹ì¤„ë–„ í™•ì¸í•˜ê³  ê²°ê³¼ì— ê°’ì ì–´ë†“ìŒ 
            end

	      end
	  end
	end    
```
- slv_reg0 : input ë“¤ì–´ì˜¤ëŠ”ê³³ìœ¼ë¡œ ìˆ˜ì • X
- slv_reg1 : alu ê³„ì‚°ëœ ê²°ê³¼ result ê°€ read ë˜ëŠ”ê³³ìœ¼ë¡œ writeê°€ ë˜ëŠ”ê±¸ ë°©ì§€ ì½”ë“œìˆ˜ì •
- enable == 1 ì´ë©´ slv_reg1 ì— result ê°’ update

---

## 6. ìŠ¤ìœ„ì¹˜ / LED ì¶”ê°€

*   REG2 (0x08): ìŠ¤ìœ„ì¹˜ ìƒíƒœ ì½ê¸° (ì½ê¸° ì „ìš©) â†’ REG2[3:0] = {SW3..SW0}
*   REG3 (0x0C): LED ì œì–´ (ì“°ê¸°/ì½ê¸° ê°€ëŠ¥) â†’ LED[3:0] = REG3[3:0]

1.  RTL ìˆ˜ì • (alu_v1_0_S00_AXI.v)
    -   1-1. í¬íŠ¸ ì¶”ê°€
        *   IPì˜ S00_AXI ëª¨ë“ˆ í¬íŠ¸ì— ìŠ¤ìœ„ì¹˜ ì…ë ¥/LED ì¶œë ¥ í¬íŠ¸ë¥¼ ì¶”ê°€

        ```verilog
        // Users to add ports here
        input  wire [3:0] sw_in,   // â˜… ì¶”ê°€: ë³´ë“œì˜ 4ê°œ ìŠ¤ìœ„ì¹˜ ì…ë ¥
        output wire [3:0] led_out  // â˜… ì¶”ê°€: ë³´ë“œì˜ 4ê°œ LED ì¶œë ¥
        // User ports ends
        ```

    -   1-2. ì…ë ¥ ë™ê¸°í™”(ê¶Œì¥) + ë””ë°”ìš´ìŠ¤(ì„ íƒ)
        *   ìŠ¤ìœ„ì¹˜ëŠ” ë¹„ë™ê¸°ì´ë¯€ë¡œ 2FF ë™ê¸°í™” ì •ë„ëŠ” í•´ë‘ëŠ” ê²Œ ì•ˆì „í•©ë‹ˆë‹¤.

        ```verilog
            //  ë™ê¸°í™” í”Œë¦½í”Œë¡­  => metastability(í´ëŸ­ì´ ì•ˆë§ì„ë–„ ë°œìƒí• ìˆ˜ìˆëŠ”ë¬¸ì œ) í•´ê²°   sw_ff1ìœ¼ë¡œ í•œë²ˆ ë§‰ê³  sw_ff2ë¡œ ì•ˆì •ì ì´ê²Œ ì‹ í˜¸ì¤Œ
            reg [3:0] sw_ff1, sw_ff2;
            always @(posedge S_AXI_ACLK) begin
                if (!S_AXI_ARESETN) begin
                    sw_ff1 <= 4'b0;
                    sw_ff2 <= 4'b0;
                end else begin
                    sw_ff1 <= sw_in; // ì™¸ë¶€ì—ì„œ inputìœ¼ë¡œ ë“¤ì–´ì˜¤ëŠ” ìŠ¤ìœ„ì¹˜ ê°’
                    sw_ff2 <= sw_ff1;
                end // 'Fend' -> 'end' ë¡œ ìˆ˜ì •í–ˆìŠµë‹ˆë‹¤.
            end
             // REG2ì— ë°˜ì˜í•  ìŠ¤ìœ„ì¹˜
            assign sw_sync = sw_ff2;
            assign led_out = slv_reg3[3:0]; // reg3 4bit ledêµ¬ë™
        // User logic ends
        ```

    -   1-3. REG2/REG3 ë§¤í•‘
        *   REG2: ì½ê¸° ì „ìš©ìœ¼ë¡œ ìŠ¤ìœ„ì¹˜ ìƒíƒœë¥¼ ë°˜ì˜
        *   REG3: ì“°ê¸°í•œ ê°’ì˜ í•˜ìœ„ 4ë¹„íŠ¸ë¡œ LEDë¥¼ êµ¬ë™

        *   (A) ì“°ê¸° ë¡œì§(ê¸°ì¡´ slv_reg_wren caseë¬¸) ìœ ì§€ + REG3 ì“°ê¸° í—ˆìš©
            ```verilog
            // case (axi_awaddr[...]):
            2'h2: begin
            //REG2 (0x08): ìŠ¤ìœ„ì¹˜ ìƒíƒœ ì½ê¸° (ì½ê¸° ì „ìš©) â†’ REG2[3:0] = {SW3..SW0} => ë”°ë¼ì„œ reg1 ì²˜ëŸ¼ readìš©ì´ë¼ì„œ ë¹„í™œì„±í™”

            //REG3 (0x0C): LED ì œì–´ (ì“°ê¸°/ì½ê¸° ê°€ëŠ¥) â†’ LED[3:0] = REG3[3:0]
            end
            2'h3: begin
              for (byte_index=0; byte_index<=(C_S_AXI_DATA_WIDTH/8)-1; byte_index=byte_index+1)
                if (S_AXI_WSTRB[byte_index])
                  slv_reg3[byte_index*8 +: 8] <= S_AXI_WDATA[byte_index*8 +: 8];
            end
            ```

        *   (B) ì½ê¸° MUXì— REG2, REG3 ë°˜ì˜
            ```verilog
            always @(*) // 'always @AppData\Local...' -> 'always @(*)' ë¡œ ìˆ˜ì •í–ˆìŠµë‹ˆë‹¤.
            begin
              case (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB])
                2'h0: reg_data_out = slv_reg0;
                2'h1: reg_data_out = slv_reg1;                         // ALU ê²°ê³¼
                2'h2: reg_data_out = {28'b0, sw_sync};                 // REG2: SW ì…ë ¥
                2'h3: reg_data_out = slv_reg3;                         // REG3: LED ë ˆì§€ìŠ¤í„°
                default: reg_data_out = {C_S_AXI_DATA_WIDTH{1'b0}};
              endcase
            end
            ```

        *   (C) LED ì¶œë ¥ ì—°ê²°
            ```verilog
            assign led_out = slv_reg3[3:0]; //  REG3 í•˜ìœ„ 4ë¹„íŠ¸ë¡œ LED êµ¬ë™
            ```

        *   ì°¸ê³ : REG2ë¥¼ ì™„ì „ ì½ê¸° ì „ìš©ìœ¼ë¡œ ë‘ë ¤ë©´, ì“°ê¸° caseì—ì„œ 2'h2ëŠ” ì•„ë¬´ ê²ƒë„ í•˜ì§€ ì•Šë„ë¡ ë‘ëŠ”ê²Œ ì¢‹ìŒ

2.  ALU IP ìƒìœ„(alu_v1_0.v) í¬íŠ¸ ì „ë‹¬
    *   IP íŒ¨í‚¤ì§€ì˜ top ëª¨ë“ˆ(alu_v1_0.v)
    ```verilog
    module alu_v1_0 #(
      // params...
    )(
      // AXI í¬íŠ¸ë“¤ ...
      input  wire [3:0] sw_in,     // sw ì…ë ¥
      output wire [3:0] led_out    // led ì¶œë ¥
    );
      // ...

      alu_v1_0_S00_AXI # (
        .C_S_AXI_DATA_WIDTH(C_S_AXI_DATA_WIDTH),
        .C_S_AXI_ADDR_WIDTH(C_S_AXI_ADDR_WIDTH)
      ) alu_v1_0_S00_AXI_inst (
        // ê¸°ì¡´ AXI ì—°ê²° ...
    //user AXI
    .sw_in(sw_in), //switch
    .led_out (led_out) //led
      );

    endmodule
    ```

3.  Vivado Block Design ì—°ê²°
    *   ALU IP Re-package í›„ BDì— ë‹¤ì‹œ ì¶”ê°€/ê°±ì‹ 
    *   ALU IPì˜ sw_in[3:0], led_out[3:0] í¬íŠ¸ë¥¼ Make Externalë¡œ ë¹¼ê±°ë‚˜, ë³„ë„ top wrapperì—ì„œ ì™¸ë¶€ í•€ê³¼ ì—°ê²°
    *   XDC ì œì•½ì— Zybo Z7-20 ë³´ë“œì˜ SW0..SW3, LD0..LD3 í•€ì„ ë§¤í•‘
    *   í•€ë²ˆí˜¸ëŠ” Digilent ì œê³µ Zybo Z7-20 Master XDCì—ì„œ ë³µì‚¬(ë³´ë“œ ë¦¬ë¹„ì „/ëª¨ë¸ë³„ ë‹¤ë¥¼ ìˆ˜ ìˆìœ¼ë‹ˆ ë°˜ë“œì‹œ ê·¸ íŒŒì¼ ì°¸ê³ )
    *   ê° í•€ì— IOSTANDARD LVCMOS33 ì„¤ì •

    ```tcl
    ##Switches
    set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L19N_T3_VREF_35 Sch=sw[0]
    set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L24P_T3_34 Sch=sw[1]
    set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L4N_T0_34 Sch=sw[2]
    set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L9P_T1_DQS_34 Sch=sw[3]


    ##LEDs
    set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L23P_T3_35 Sch=led[0]
    set_property -dict { PACKAGE_PIN M15   IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L23N_T3_35 Sch=led[1]
    set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_0_35 Sch=led[2]
    set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=led[3]
    ```
======
## 7. ì‹¤í–‰ê²°ê³¼
#### 1. ALU
```
input 
	- a = 0x32
	- b = 0x0A
	- enable = 1
	- opcode = 011
	=> eable + opcode : í•˜ìœ„ 4bit

root@myproject:~# devmem 0x43C00000 32 0x320A000A // reg0 
root@myproject:~# devmem 0x43C00004 //reg1 ì ‘ê·¼ 

# ì˜ˆìƒ ì¶œë ¥ ê²°ê³¼
0x000001F4 // 10ì§„ìˆ˜ 0x32 = 50 / 0x0A = 10  => MUX = 0x1FA = 500
```
ì‹¤í–‰ê²°ê³¼

<img width="503" height="53" alt="image" src="https://github.com/user-attachments/assets/ee548ba8-cdc9-4518-8b28-263956ec7609" />

### 2.Switch Read
* ìŠ¤ìœ„ì¹˜ ìƒíƒœë¥¼ ë‹¨ìˆœíˆ ì½ì–´ ë“¤ì„


