    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM_1_cy_m0s8_tcpwm_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PWM_2_cy_m0s8_tcpwm_1
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; PWM_3_cy_m0s8_tcpwm_1
PWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; SPI_1_miso_s
SPI_1_miso_s__0__DM__MASK EQU 0x38000
SPI_1_miso_s__0__DM__SHIFT EQU 15
SPI_1_miso_s__0__DR EQU CYREG_PRT0_DR
SPI_1_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_miso_s__0__HSIOM_MASK EQU 0x00F00000
SPI_1_miso_s__0__HSIOM_SHIFT EQU 20
SPI_1_miso_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_miso_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_miso_s__0__MASK EQU 0x20
SPI_1_miso_s__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__0__OUT_SEL_SHIFT EQU 10
SPI_1_miso_s__0__OUT_SEL_VAL EQU -1
SPI_1_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_miso_s__0__PC EQU CYREG_PRT0_PC
SPI_1_miso_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_miso_s__0__PORT EQU 0
SPI_1_miso_s__0__PS EQU CYREG_PRT0_PS
SPI_1_miso_s__0__SHIFT EQU 5
SPI_1_miso_s__DR EQU CYREG_PRT0_DR
SPI_1_miso_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_miso_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_miso_s__MASK EQU 0x20
SPI_1_miso_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_miso_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_miso_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_miso_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_miso_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_miso_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_miso_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_miso_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_miso_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_miso_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_miso_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_miso_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_miso_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_miso_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_miso_s__PC EQU CYREG_PRT0_PC
SPI_1_miso_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_miso_s__PORT EQU 0
SPI_1_miso_s__PS EQU CYREG_PRT0_PS
SPI_1_miso_s__SHIFT EQU 5

; SPI_1_mosi_s
SPI_1_mosi_s__0__DM__MASK EQU 0x7000
SPI_1_mosi_s__0__DM__SHIFT EQU 12
SPI_1_mosi_s__0__DR EQU CYREG_PRT0_DR
SPI_1_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_mosi_s__0__HSIOM_MASK EQU 0x000F0000
SPI_1_mosi_s__0__HSIOM_SHIFT EQU 16
SPI_1_mosi_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_mosi_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_mosi_s__0__MASK EQU 0x10
SPI_1_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_mosi_s__0__PC EQU CYREG_PRT0_PC
SPI_1_mosi_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_mosi_s__0__PORT EQU 0
SPI_1_mosi_s__0__PS EQU CYREG_PRT0_PS
SPI_1_mosi_s__0__SHIFT EQU 4
SPI_1_mosi_s__DR EQU CYREG_PRT0_DR
SPI_1_mosi_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_mosi_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_mosi_s__MASK EQU 0x10
SPI_1_mosi_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_mosi_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_mosi_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_mosi_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_mosi_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_mosi_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_mosi_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_mosi_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_mosi_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_mosi_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_mosi_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_mosi_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_mosi_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_mosi_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_mosi_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_mosi_s__PC EQU CYREG_PRT0_PC
SPI_1_mosi_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_mosi_s__PORT EQU 0
SPI_1_mosi_s__PS EQU CYREG_PRT0_PS
SPI_1_mosi_s__SHIFT EQU 4

; SPI_1_SCB
SPI_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; SPI_1_SCBCLK
SPI_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_1_SCBCLK__MASK EQU 0x80000000
SPI_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SPI_1_sclk_s
SPI_1_sclk_s__0__DM__MASK EQU 0x1C0000
SPI_1_sclk_s__0__DM__SHIFT EQU 18
SPI_1_sclk_s__0__DR EQU CYREG_PRT0_DR
SPI_1_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPI_1_sclk_s__0__HSIOM_SHIFT EQU 24
SPI_1_sclk_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_sclk_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_sclk_s__0__MASK EQU 0x40
SPI_1_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__0__PC EQU CYREG_PRT0_PC
SPI_1_sclk_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_sclk_s__0__PORT EQU 0
SPI_1_sclk_s__0__PS EQU CYREG_PRT0_PS
SPI_1_sclk_s__0__SHIFT EQU 6
SPI_1_sclk_s__DR EQU CYREG_PRT0_DR
SPI_1_sclk_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_sclk_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_sclk_s__MASK EQU 0x40
SPI_1_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__PC EQU CYREG_PRT0_PC
SPI_1_sclk_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_sclk_s__PORT EQU 0
SPI_1_sclk_s__PS EQU CYREG_PRT0_PS
SPI_1_sclk_s__SHIFT EQU 6

; SPI_1_ss_s
SPI_1_ss_s__0__DM__MASK EQU 0xE00000
SPI_1_ss_s__0__DM__SHIFT EQU 21
SPI_1_ss_s__0__DR EQU CYREG_PRT0_DR
SPI_1_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPI_1_ss_s__0__HSIOM_SHIFT EQU 28
SPI_1_ss_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_ss_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_ss_s__0__MASK EQU 0x80
SPI_1_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_ss_s__0__PC EQU CYREG_PRT0_PC
SPI_1_ss_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_ss_s__0__PORT EQU 0
SPI_1_ss_s__0__PS EQU CYREG_PRT0_PS
SPI_1_ss_s__0__SHIFT EQU 7
SPI_1_ss_s__DR EQU CYREG_PRT0_DR
SPI_1_ss_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_ss_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_ss_s__MASK EQU 0x80
SPI_1_ss_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_ss_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_ss_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_ss_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_ss_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_ss_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_ss_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_ss_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_ss_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_ss_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_ss_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_ss_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_ss_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_ss_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_ss_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_ss_s__PC EQU CYREG_PRT0_PC
SPI_1_ss_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_ss_s__PORT EQU 0
SPI_1_ss_s__PS EQU CYREG_PRT0_PS
SPI_1_ss_s__SHIFT EQU 7

; elbow
elbow__0__DM__MASK EQU 0x07
elbow__0__DM__SHIFT EQU 0
elbow__0__DR EQU CYREG_PRT1_DR
elbow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
elbow__0__HSIOM_MASK EQU 0x0000000F
elbow__0__HSIOM_SHIFT EQU 0
elbow__0__INTCFG EQU CYREG_PRT1_INTCFG
elbow__0__INTSTAT EQU CYREG_PRT1_INTSTAT
elbow__0__MASK EQU 0x01
elbow__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
elbow__0__OUT_SEL_SHIFT EQU 0
elbow__0__OUT_SEL_VAL EQU 0
elbow__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
elbow__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
elbow__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
elbow__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
elbow__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
elbow__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
elbow__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
elbow__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
elbow__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
elbow__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
elbow__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
elbow__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
elbow__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
elbow__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
elbow__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
elbow__0__PC EQU CYREG_PRT1_PC
elbow__0__PC2 EQU CYREG_PRT1_PC2
elbow__0__PORT EQU 1
elbow__0__PS EQU CYREG_PRT1_PS
elbow__0__SHIFT EQU 0
elbow__DR EQU CYREG_PRT1_DR
elbow__INTCFG EQU CYREG_PRT1_INTCFG
elbow__INTSTAT EQU CYREG_PRT1_INTSTAT
elbow__MASK EQU 0x01
elbow__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
elbow__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
elbow__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
elbow__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
elbow__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
elbow__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
elbow__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
elbow__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
elbow__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
elbow__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
elbow__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
elbow__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
elbow__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
elbow__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
elbow__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
elbow__PC EQU CYREG_PRT1_PC
elbow__PC2 EQU CYREG_PRT1_PC2
elbow__PORT EQU 1
elbow__PS EQU CYREG_PRT1_PS
elbow__SHIFT EQU 0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x80000
isr_1__INTC_NUMBER EQU 19
isr_1__INTC_PRIOR_MASK EQU 0xC0000000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_rx
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; WIZ_SS
WIZ_SS__0__DM__MASK EQU 0xE00
WIZ_SS__0__DM__SHIFT EQU 9
WIZ_SS__0__DR EQU CYREG_PRT0_DR
WIZ_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_SS__0__HSIOM_MASK EQU 0x0000F000
WIZ_SS__0__HSIOM_SHIFT EQU 12
WIZ_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__0__MASK EQU 0x08
WIZ_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__0__PC EQU CYREG_PRT0_PC
WIZ_SS__0__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__0__PORT EQU 0
WIZ_SS__0__PS EQU CYREG_PRT0_PS
WIZ_SS__0__SHIFT EQU 3
WIZ_SS__DR EQU CYREG_PRT0_DR
WIZ_SS__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__MASK EQU 0x08
WIZ_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__PC EQU CYREG_PRT0_PC
WIZ_SS__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__PORT EQU 0
WIZ_SS__PS EQU CYREG_PRT0_PS
WIZ_SS__SHIFT EQU 3

; Timer_1_cy_m0s8_tcpwm_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; WIZ_INT
WIZ_INT__0__DM__MASK EQU 0x07
WIZ_INT__0__DM__SHIFT EQU 0
WIZ_INT__0__DR EQU CYREG_PRT0_DR
WIZ_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_INT__0__HSIOM_MASK EQU 0x0000000F
WIZ_INT__0__HSIOM_SHIFT EQU 0
WIZ_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__0__MASK EQU 0x01
WIZ_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__0__PC EQU CYREG_PRT0_PC
WIZ_INT__0__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__0__PORT EQU 0
WIZ_INT__0__PS EQU CYREG_PRT0_PS
WIZ_INT__0__SHIFT EQU 0
WIZ_INT__DR EQU CYREG_PRT0_DR
WIZ_INT__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__MASK EQU 0x01
WIZ_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__PC EQU CYREG_PRT0_PC
WIZ_INT__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__PORT EQU 0
WIZ_INT__PS EQU CYREG_PRT0_PS
WIZ_INT__SHIFT EQU 0

; WIZ_RDY
WIZ_RDY__0__DM__MASK EQU 0x38
WIZ_RDY__0__DM__SHIFT EQU 3
WIZ_RDY__0__DR EQU CYREG_PRT0_DR
WIZ_RDY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RDY__0__HSIOM_MASK EQU 0x000000F0
WIZ_RDY__0__HSIOM_SHIFT EQU 4
WIZ_RDY__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__0__MASK EQU 0x02
WIZ_RDY__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__0__PC EQU CYREG_PRT0_PC
WIZ_RDY__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__0__PORT EQU 0
WIZ_RDY__0__PS EQU CYREG_PRT0_PS
WIZ_RDY__0__SHIFT EQU 1
WIZ_RDY__DR EQU CYREG_PRT0_DR
WIZ_RDY__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__MASK EQU 0x02
WIZ_RDY__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__PC EQU CYREG_PRT0_PC
WIZ_RDY__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__PORT EQU 0
WIZ_RDY__PS EQU CYREG_PRT0_PS
WIZ_RDY__SHIFT EQU 1

; WIZ_RST
WIZ_RST__0__DM__MASK EQU 0x1C0
WIZ_RST__0__DM__SHIFT EQU 6
WIZ_RST__0__DR EQU CYREG_PRT0_DR
WIZ_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RST__0__HSIOM_MASK EQU 0x00000F00
WIZ_RST__0__HSIOM_SHIFT EQU 8
WIZ_RST__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__0__MASK EQU 0x04
WIZ_RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__0__PC EQU CYREG_PRT0_PC
WIZ_RST__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__0__PORT EQU 0
WIZ_RST__0__PS EQU CYREG_PRT0_PS
WIZ_RST__0__SHIFT EQU 2
WIZ_RST__DR EQU CYREG_PRT0_DR
WIZ_RST__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__MASK EQU 0x04
WIZ_RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__PC EQU CYREG_PRT0_PC
WIZ_RST__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__PORT EQU 0
WIZ_RST__PS EQU CYREG_PRT0_PS
WIZ_RST__SHIFT EQU 2

; shoulder
shoulder__0__DM__MASK EQU 0x38
shoulder__0__DM__SHIFT EQU 3
shoulder__0__DR EQU CYREG_PRT1_DR
shoulder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
shoulder__0__HSIOM_MASK EQU 0x000000F0
shoulder__0__HSIOM_SHIFT EQU 4
shoulder__0__INTCFG EQU CYREG_PRT1_INTCFG
shoulder__0__INTSTAT EQU CYREG_PRT1_INTSTAT
shoulder__0__MASK EQU 0x02
shoulder__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
shoulder__0__OUT_SEL_SHIFT EQU 2
shoulder__0__OUT_SEL_VAL EQU 2
shoulder__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
shoulder__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
shoulder__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
shoulder__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
shoulder__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
shoulder__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
shoulder__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
shoulder__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
shoulder__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
shoulder__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
shoulder__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
shoulder__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
shoulder__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
shoulder__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
shoulder__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
shoulder__0__PC EQU CYREG_PRT1_PC
shoulder__0__PC2 EQU CYREG_PRT1_PC2
shoulder__0__PORT EQU 1
shoulder__0__PS EQU CYREG_PRT1_PS
shoulder__0__SHIFT EQU 1
shoulder__DR EQU CYREG_PRT1_DR
shoulder__INTCFG EQU CYREG_PRT1_INTCFG
shoulder__INTSTAT EQU CYREG_PRT1_INTSTAT
shoulder__MASK EQU 0x02
shoulder__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
shoulder__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
shoulder__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
shoulder__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
shoulder__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
shoulder__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
shoulder__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
shoulder__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
shoulder__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
shoulder__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
shoulder__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
shoulder__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
shoulder__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
shoulder__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
shoulder__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
shoulder__PC EQU CYREG_PRT1_PC
shoulder__PC2 EQU CYREG_PRT1_PC2
shoulder__PORT EQU 1
shoulder__PS EQU CYREG_PRT1_PS
shoulder__SHIFT EQU 1

; Clock_pwm
Clock_pwm__DIVIDER_MASK EQU 0x0000FFFF
Clock_pwm__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_pwm__ENABLE_MASK EQU 0x80000000
Clock_pwm__MASK EQU 0x80000000
Clock_pwm__REGISTER EQU CYREG_CLK_DIVIDER_B01

; pot_elbow
pot_elbow__0__DM__MASK EQU 0x38
pot_elbow__0__DM__SHIFT EQU 3
pot_elbow__0__DR EQU CYREG_PRT2_DR
pot_elbow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot_elbow__0__HSIOM_MASK EQU 0x000000F0
pot_elbow__0__HSIOM_SHIFT EQU 4
pot_elbow__0__INTCFG EQU CYREG_PRT2_INTCFG
pot_elbow__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_elbow__0__MASK EQU 0x02
pot_elbow__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_elbow__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_elbow__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_elbow__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_elbow__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_elbow__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_elbow__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_elbow__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_elbow__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_elbow__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_elbow__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_elbow__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_elbow__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_elbow__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_elbow__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_elbow__0__PC EQU CYREG_PRT2_PC
pot_elbow__0__PC2 EQU CYREG_PRT2_PC2
pot_elbow__0__PORT EQU 2
pot_elbow__0__PS EQU CYREG_PRT2_PS
pot_elbow__0__SHIFT EQU 1
pot_elbow__DR EQU CYREG_PRT2_DR
pot_elbow__INTCFG EQU CYREG_PRT2_INTCFG
pot_elbow__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_elbow__MASK EQU 0x02
pot_elbow__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_elbow__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_elbow__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_elbow__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_elbow__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_elbow__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_elbow__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_elbow__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_elbow__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_elbow__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_elbow__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_elbow__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_elbow__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_elbow__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_elbow__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_elbow__PC EQU CYREG_PRT2_PC
pot_elbow__PC2 EQU CYREG_PRT2_PC2
pot_elbow__PORT EQU 2
pot_elbow__PS EQU CYREG_PRT2_PS
pot_elbow__SHIFT EQU 1

; user_test
user_test__0__DM__MASK EQU 0xE00000
user_test__0__DM__SHIFT EQU 21
user_test__0__DR EQU CYREG_PRT3_DR
user_test__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
user_test__0__HSIOM_MASK EQU 0xF0000000
user_test__0__HSIOM_SHIFT EQU 28
user_test__0__INTCFG EQU CYREG_PRT3_INTCFG
user_test__0__INTSTAT EQU CYREG_PRT3_INTSTAT
user_test__0__MASK EQU 0x80
user_test__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
user_test__0__OUT_SEL_SHIFT EQU 14
user_test__0__OUT_SEL_VAL EQU 2
user_test__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
user_test__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
user_test__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
user_test__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
user_test__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
user_test__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
user_test__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
user_test__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
user_test__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
user_test__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
user_test__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
user_test__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
user_test__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
user_test__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
user_test__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
user_test__0__PC EQU CYREG_PRT3_PC
user_test__0__PC2 EQU CYREG_PRT3_PC2
user_test__0__PORT EQU 3
user_test__0__PS EQU CYREG_PRT3_PS
user_test__0__SHIFT EQU 7
user_test__DR EQU CYREG_PRT3_DR
user_test__INTCFG EQU CYREG_PRT3_INTCFG
user_test__INTSTAT EQU CYREG_PRT3_INTSTAT
user_test__MASK EQU 0x80
user_test__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
user_test__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
user_test__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
user_test__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
user_test__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
user_test__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
user_test__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
user_test__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
user_test__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
user_test__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
user_test__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
user_test__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
user_test__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
user_test__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
user_test__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
user_test__PC EQU CYREG_PRT3_PC
user_test__PC2 EQU CYREG_PRT3_PC2
user_test__PORT EQU 3
user_test__PS EQU CYREG_PRT3_PS
user_test__SHIFT EQU 7

; baseAzimuth
baseAzimuth__0__DM__MASK EQU 0x1C0
baseAzimuth__0__DM__SHIFT EQU 6
baseAzimuth__0__DR EQU CYREG_PRT1_DR
baseAzimuth__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
baseAzimuth__0__HSIOM_MASK EQU 0x00000F00
baseAzimuth__0__HSIOM_SHIFT EQU 8
baseAzimuth__0__INTCFG EQU CYREG_PRT1_INTCFG
baseAzimuth__0__INTSTAT EQU CYREG_PRT1_INTSTAT
baseAzimuth__0__MASK EQU 0x04
baseAzimuth__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
baseAzimuth__0__OUT_SEL_SHIFT EQU 4
baseAzimuth__0__OUT_SEL_VAL EQU 1
baseAzimuth__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
baseAzimuth__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
baseAzimuth__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
baseAzimuth__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
baseAzimuth__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
baseAzimuth__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
baseAzimuth__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
baseAzimuth__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
baseAzimuth__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
baseAzimuth__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
baseAzimuth__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
baseAzimuth__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
baseAzimuth__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
baseAzimuth__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
baseAzimuth__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
baseAzimuth__0__PC EQU CYREG_PRT1_PC
baseAzimuth__0__PC2 EQU CYREG_PRT1_PC2
baseAzimuth__0__PORT EQU 1
baseAzimuth__0__PS EQU CYREG_PRT1_PS
baseAzimuth__0__SHIFT EQU 2
baseAzimuth__DR EQU CYREG_PRT1_DR
baseAzimuth__INTCFG EQU CYREG_PRT1_INTCFG
baseAzimuth__INTSTAT EQU CYREG_PRT1_INTSTAT
baseAzimuth__MASK EQU 0x04
baseAzimuth__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
baseAzimuth__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
baseAzimuth__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
baseAzimuth__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
baseAzimuth__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
baseAzimuth__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
baseAzimuth__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
baseAzimuth__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
baseAzimuth__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
baseAzimuth__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
baseAzimuth__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
baseAzimuth__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
baseAzimuth__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
baseAzimuth__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
baseAzimuth__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
baseAzimuth__PC EQU CYREG_PRT1_PC
baseAzimuth__PC2 EQU CYREG_PRT1_PC2
baseAzimuth__PORT EQU 1
baseAzimuth__PS EQU CYREG_PRT1_PS
baseAzimuth__SHIFT EQU 2

; pot_shoulder
pot_shoulder__0__DM__MASK EQU 0x07
pot_shoulder__0__DM__SHIFT EQU 0
pot_shoulder__0__DR EQU CYREG_PRT2_DR
pot_shoulder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot_shoulder__0__HSIOM_MASK EQU 0x0000000F
pot_shoulder__0__HSIOM_SHIFT EQU 0
pot_shoulder__0__INTCFG EQU CYREG_PRT2_INTCFG
pot_shoulder__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_shoulder__0__MASK EQU 0x01
pot_shoulder__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_shoulder__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_shoulder__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_shoulder__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_shoulder__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_shoulder__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_shoulder__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_shoulder__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_shoulder__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_shoulder__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_shoulder__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_shoulder__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_shoulder__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_shoulder__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_shoulder__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_shoulder__0__PC EQU CYREG_PRT2_PC
pot_shoulder__0__PC2 EQU CYREG_PRT2_PC2
pot_shoulder__0__PORT EQU 2
pot_shoulder__0__PS EQU CYREG_PRT2_PS
pot_shoulder__0__SHIFT EQU 0
pot_shoulder__DR EQU CYREG_PRT2_DR
pot_shoulder__INTCFG EQU CYREG_PRT2_INTCFG
pot_shoulder__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_shoulder__MASK EQU 0x01
pot_shoulder__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_shoulder__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_shoulder__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_shoulder__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_shoulder__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_shoulder__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_shoulder__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_shoulder__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_shoulder__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_shoulder__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_shoulder__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_shoulder__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_shoulder__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_shoulder__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_shoulder__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_shoulder__PC EQU CYREG_PRT2_PC
pot_shoulder__PC2 EQU CYREG_PRT2_PC2
pot_shoulder__PORT EQU 2
pot_shoulder__PS EQU CYREG_PRT2_PS
pot_shoulder__SHIFT EQU 0

; Clock_counter
Clock_counter__DIVIDER_MASK EQU 0x0000FFFF
Clock_counter__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_counter__ENABLE_MASK EQU 0x80000000
Clock_counter__MASK EQU 0x80000000
Clock_counter__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
