// Seed: 2110585587
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4
    , id_14,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    output uwire id_8,
    output uwire id_9
);
  logic id_11, id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
