

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:38:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2683773|  2683773|  2683773|  2683773|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2683772|  2683772|    103222|          -|          -|    26|    no    |
        | + Col_Loop         |   103220|   103220|      3970|          -|          -|    26|    no    |
        |  ++ Filter1_Loop   |     3968|     3968|       124|          -|          -|    32|    no    |
        |   +++ W_Row_Loop   |      120|      120|        40|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    549|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    289|    -|
|Register         |        -|      -|     311|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     682|   1782|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_1_fu_673_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_726_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_620_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_700_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_710_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_12_fu_740_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln26_13_fu_753_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_763_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_2_fu_415_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_533_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_560_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_5_fu_587_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_6_fu_634_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_7_fu_647_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_8_fu_657_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln26_9_fu_687_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_493_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_449_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_393_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_355_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_379_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_431_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_367_p2            |     +    |      0|  0|  15|           5|           1|
    |wr_fu_469_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_523_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_554_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_581_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_608_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_487_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_809_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_373_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_425_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_463_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_667_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_720_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_614_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_797_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_791_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_361_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_803_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 549|         303|         280|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  97|         20|    1|         20|
    |c_0_reg_209          |   9|          2|    5|         10|
    |ch_0_0_reg_265       |   9|          2|    2|          4|
    |ch_0_1_reg_287       |   9|          2|    2|          4|
    |ch_0_2_reg_310       |   9|          2|    2|          4|
    |conv_input_address0  |  21|          4|   12|         48|
    |f_0_reg_220          |   9|          2|    6|         12|
    |grp_fu_321_p0        |  27|          5|   32|        160|
    |grp_fu_321_p1        |  15|          3|   32|         96|
    |grp_fu_330_p0        |  21|          4|   32|        128|
    |phi_mul_reg_197      |   9|          2|   10|         20|
    |r_0_reg_185          |   9|          2|    5|         10|
    |w_sum_0_reg_242      |   9|          2|   32|         64|
    |w_sum_2_0_reg_254    |   9|          2|   32|         64|
    |w_sum_2_1_reg_276    |   9|          2|   32|         64|
    |w_sum_2_2_reg_298    |   9|          2|   32|         64|
    |wr_0_reg_231         |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 289|         60|  271|        776|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_956     |   2|   0|    2|          0|
    |add_ln24_2_reg_984     |   2|   0|    2|          0|
    |add_ln24_reg_928       |   2|   0|    2|          0|
    |add_ln8_reg_824        |  10|   0|   10|          0|
    |ap_CS_fsm              |  19|   0|   19|          0|
    |c_0_reg_209            |   5|   0|    5|          0|
    |c_reg_840              |   5|   0|    5|          0|
    |ch_0_0_reg_265         |   2|   0|    2|          0|
    |ch_0_1_reg_287         |   2|   0|    2|          0|
    |ch_0_2_reg_310         |   2|   0|    2|          0|
    |conv_out_addr_reg_885  |  15|   0|   15|          0|
    |f_0_reg_220            |   6|   0|    6|          0|
    |f_reg_868              |   6|   0|    6|          0|
    |phi_mul_reg_197        |  10|   0|   10|          0|
    |r_0_reg_185            |   5|   0|    5|          0|
    |r_reg_832              |   5|   0|    5|          0|
    |sub_ln26_2_reg_905     |  13|   0|   13|          0|
    |sub_ln26_3_reg_910     |  13|   0|   13|          0|
    |sub_ln26_4_reg_915     |  13|   0|   13|          0|
    |sub_ln26_reg_898       |   5|   0|    5|          0|
    |w_sum_0_reg_242        |  32|   0|   32|          0|
    |w_sum_2_0_reg_254      |  32|   0|   32|          0|
    |w_sum_2_1_reg_276      |  32|   0|   32|          0|
    |w_sum_2_2_reg_298      |  32|   0|   32|          0|
    |wr_0_reg_231           |   2|   0|    2|          0|
    |wr_reg_893             |   2|   0|    2|          0|
    |zext_ln14_reg_860      |   5|   0|   12|          7|
    |zext_ln26_1_reg_850    |  10|   0|   16|          6|
    |zext_ln26_2_reg_855    |   5|   0|   12|          7|
    |zext_ln26_reg_873      |   6|   0|   64|         58|
    |zext_ln35_2_reg_878    |   6|   0|   10|          4|
    |zext_ln35_reg_845      |   5|   0|   12|          7|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 311|   0|  400|         89|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

