

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sun Dec  1 11:47:03 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  706018|  1907035|  706018|  1907035|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_padding2d_fix16_fu_307         |padding2d_fix16         |     157|   28354|     157|   28354|   none  |
        |grp_max_pooling2d_fix16_fu_325     |max_pooling2d_fix16     |    4441|   34977|    4441|   34977|   none  |
        |grp_depthwise_conv2d_fix_2_fu_346  |depthwise_conv2d_fix_2  |  141601|  565409|  141601|  565409|   none  |
        |grp_depthwise_conv2d_fix_1_fu_370  |depthwise_conv2d_fix_1  |   17769|   70801|   17769|   70801|   none  |
        |grp_pointwise_conv2d_fix_3_fu_394  |pointwise_conv2d_fix_3  |  110257|  110257|  110257|  110257|   none  |
        |grp_pointwise_conv2d_fix_1_fu_404  |pointwise_conv2d_fix_1  |  105305|  105305|  105305|  105305|   none  |
        |grp_pointwise_conv2d_fix_2_fu_414  |pointwise_conv2d_fix_2  |   13857|   13857|   13857|   13857|   none  |
        |grp_pointwise_conv2d_fix_4_fu_424  |pointwise_conv2d_fix_4  |   52585|   52585|   52585|   52585|   none  |
        |grp_up_sampling2d_fix16_fu_432     |up_sampling2d_fix16     |    3377|   26017|    3377|   26017|   none  |
        |grp_pointwise_conv2d_fix_fu_453    |pointwise_conv2d_fix    |   51121|   51121|   51121|   51121|   none  |
        |grp_depthwise_conv2d_fix_fu_463    |depthwise_conv2d_fix    |   34553|   34553|   34553|   34553|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 3  |   785|   785|         3|          1|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      8|    2612|   5423|
|Memory           |       37|      -|     128|     12|
|Multiplexer      |        -|      -|       -|   1287|
|Register         |        -|      -|     210|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       39|      8|    2950|   6891|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       13|      3|       2|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_463    |depthwise_conv2d_fix    |        0|      1|  136|  336|
    |grp_depthwise_conv2d_fix_1_fu_370  |depthwise_conv2d_fix_1  |        0|      1|  187|  539|
    |grp_depthwise_conv2d_fix_2_fu_346  |depthwise_conv2d_fix_2  |        0|      1|  217|  599|
    |grp_max_pooling2d_fix16_fu_325     |max_pooling2d_fix16     |        0|      0|  199|  632|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   68|  104|
    |grp_padding2d_fix16_fu_307         |padding2d_fix16         |        0|      0|  452|  958|
    |grp_pointwise_conv2d_fix_fu_453    |pointwise_conv2d_fix    |        0|      1|  240|  291|
    |grp_pointwise_conv2d_fix_1_fu_404  |pointwise_conv2d_fix_1  |        1|      1|  267|  417|
    |grp_pointwise_conv2d_fix_2_fu_414  |pointwise_conv2d_fix_2  |        0|      1|  260|  435|
    |grp_pointwise_conv2d_fix_3_fu_394  |pointwise_conv2d_fix_3  |        1|      1|  270|  420|
    |grp_pointwise_conv2d_fix_4_fu_424  |pointwise_conv2d_fix_4  |        0|      1|  185|  353|
    |grp_up_sampling2d_fix16_fu_432     |up_sampling2d_fix16     |        0|      0|  131|  339|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        2|      8| 2612| 5423|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_b_1_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_1_w_1_U  |network_SeparableConv2D_1_w_1  |        1|   0|   0|    144|   16|     1|         2304|
    |SeparableConv2D_2_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_3_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_2_w_1_U  |network_SeparableConv2D_2_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_3_w_1_U  |network_SeparableConv2D_3_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_4_w_1_U  |network_SeparableConv2D_4_w_1  |        1|   0|   0|    144|   16|     1|         2304|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |Total                    |                               |       37| 128|  12|  30064|  176|    11|       481024|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_477_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_499_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_516_p2                          |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io                    |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_471_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_51_fu_493_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_53_fu_510_p2                       |   icmp   |      0|  0|  13|          10|           9|
    |tmp_last_V_fu_533_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_527_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state46                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 169|         104|          60|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |MemBank_A_address0                               |   56|         13|   14|        182|
    |MemBank_A_ce0                                    |   56|         13|    1|         13|
    |MemBank_A_d0                                     |   38|          7|   16|        112|
    |MemBank_A_we0                                    |   38|          7|    1|          7|
    |MemBank_B_address0                               |   56|         13|   14|        182|
    |MemBank_B_ce0                                    |   56|         13|    1|         13|
    |MemBank_B_d0                                     |   38|          7|   16|        112|
    |MemBank_B_we0                                    |   38|          7|    1|          7|
    |MemBank_Out_address0                             |   15|          3|   10|         30|
    |SeparableConv2D_1_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_b_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                        |    9|          2|    1|          2|
    |SeparableConv2D_4_w_1_ce0                        |    9|          2|    1|          2|
    |ap_NS_fsm                                        |  197|         45|    1|         45|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |    9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_370_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_370_input_height   |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_370_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_370_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_370_output_height  |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_370_output_width   |   15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_346_bias_q0        |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_346_input_height   |   15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_346_input_width    |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_346_kernel_0_q0    |   15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_346_output_height  |   15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_346_output_width   |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_325_input_height      |   15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_325_input_width       |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_325_output_depth      |   15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_325_output_height     |   15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_325_output_width      |   15|          3|    5|         15|
    |grp_padding2d_fix16_fu_307_input_depth           |   21|          4|    7|         28|
    |grp_padding2d_fix16_fu_307_input_height          |   21|          4|    6|         24|
    |grp_padding2d_fix16_fu_307_input_width           |   21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_432_input_height      |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_432_input_width       |   15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_432_output_depth      |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_432_output_height     |   15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_432_output_width      |   15|          3|    6|         18|
    |i1_reg_285                                       |    9|          2|   10|         20|
    |i2_reg_296                                       |    9|          2|   10|         20|
    |i_reg_274                                        |    9|          2|   10|         20|
    |input_data_TDATA_blk_n                           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out                   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state                      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_state                      |   15|          3|    2|          6|
    |output_data_TDATA_blk_n                          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out                  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_id_V_1_state                       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_state                     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out                  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state                     |   15|          3|    2|          6|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 1287|        271|  356|       1489|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  44|   0|   44|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_370_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_346_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_463_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_325_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_307_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_404_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_414_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_394_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_453_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_432_ap_start_reg     |   1|   0|    1|          0|
    |i1_reg_285                                      |  10|   0|   10|          0|
    |i2_reg_296                                      |  10|   0|   10|          0|
    |i_2_reg_551                                     |  10|   0|   10|          0|
    |i_reg_274                                       |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |tmp_52_reg_556                                  |  10|   0|   64|         54|
    |tmp_53_reg_566                                  |   1|   0|    1|          0|
    |tmp_53_reg_566_pp0_iter1_reg                    |   1|   0|    1|          0|
    |tmp_last_V_reg_580                              |   1|   0|    1|          0|
    |tmp_user_V_reg_575                              |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 210|   0|  264|         54|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / (!tmp_51)
	42  / (tmp_51)
41 --> 
	40  / true
42 --> 
	45  / (tmp_53)
	43  / (!tmp_53)
43 --> 
	44  / true
44 --> 
	42  / true
45 --> 
	46  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 63 'alloca' 'MemBank_A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 64 'alloca' 'MemBank_B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 65 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [mnist_AXI_Stream.cpp:28]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str24, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:41]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.57>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 70 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:41]   --->   Operation 71 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 73 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [mnist_AXI_Stream.cpp:41]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty_29 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:42]   --->   Operation 75 'read' 'empty_29' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 0" [mnist_AXI_Stream.cpp:42]   --->   Operation 76 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [mnist_AXI_Stream.cpp:43]   --->   Operation 77 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_s" [mnist_AXI_Stream.cpp:43]   --->   Operation 78 'getelementptr' 'MemBank_A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:43]   --->   Operation 79 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:41]   --->   Operation 80 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:46]   --->   Operation 81 'call' <Predicate = (exitcond)> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:46]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:50]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:50]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:55]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:55]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 87 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:60]   --->   Operation 87 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:60]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.57>
ST_10 : Operation 89 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:64]   --->   Operation 89 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:64]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 91 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:68]   --->   Operation 91 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:68]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:73]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:73]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 95 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:78]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:78]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.57>
ST_18 : Operation 97 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:82]   --->   Operation 97 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:82]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 99 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:86]   --->   Operation 99 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:86]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:91]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:91]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.76>
ST_24 : Operation 103 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:96]   --->   Operation 103 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 104 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:96]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.57>
ST_26 : Operation 105 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:100]   --->   Operation 105 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 106 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:100]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.76>
ST_28 : Operation 107 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:104]   --->   Operation 107 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 108 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:104]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 109 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:109]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 110 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:109]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.76>
ST_32 : Operation 111 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:114]   --->   Operation 111 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:114]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.57>
ST_34 : Operation 113 [2/2] (8.57ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:118]   --->   Operation 113 'call' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 114 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:118]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.76>
ST_36 : Operation 115 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:122]   --->   Operation 115 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:122]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 117 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:127]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.76>
ST_39 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:127]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 119 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:132]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 120 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 120 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 121 [1/1] (1.77ns)   --->   "%tmp_51 = icmp eq i10 %i1, -240" [mnist_AXI_Stream.cpp:132]   --->   Operation 121 'icmp' 'tmp_51' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 122 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 122 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 123 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i1, 1" [mnist_AXI_Stream.cpp:132]   --->   Operation 123 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %.preheader.preheader, label %5" [mnist_AXI_Stream.cpp:132]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_52 = zext i10 %i1 to i64" [mnist_AXI_Stream.cpp:134]   --->   Operation 125 'zext' 'tmp_52' <Predicate = (!tmp_51)> <Delay = 0.00>
ST_40 : Operation 126 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_52" [mnist_AXI_Stream.cpp:134]   --->   Operation 126 'getelementptr' 'MemBank_B_addr' <Predicate = (!tmp_51)> <Delay = 0.00>
ST_40 : Operation 127 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:134]   --->   Operation 127 'load' 'MemBank_B_load' <Predicate = (!tmp_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_40 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:137]   --->   Operation 128 'br' <Predicate = (tmp_51)> <Delay = 1.76>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 129 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:134]   --->   Operation 129 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 130 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %tmp_52" [mnist_AXI_Stream.cpp:134]   --->   Operation 130 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 131 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [mnist_AXI_Stream.cpp:134]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 132 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:132]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 40> <Delay = 3.25>
ST_42 : Operation 133 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_3, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 133 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 134 [1/1] (1.77ns)   --->   "%tmp_53 = icmp eq i10 %i2, -240" [mnist_AXI_Stream.cpp:137]   --->   Operation 134 'icmp' 'tmp_53' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 135 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 135 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 136 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i2, 1" [mnist_AXI_Stream.cpp:137]   --->   Operation 136 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %7, label %6" [mnist_AXI_Stream.cpp:137]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 138 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i10 %i2 to i64" [mnist_AXI_Stream.cpp:137]   --->   Operation 138 'zext' 'i2_cast1' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_42 : Operation 139 [1/1] (1.77ns)   --->   "%tmp_user_V = icmp eq i10 %i2, 0" [mnist_AXI_Stream.cpp:145]   --->   Operation 139 'icmp' 'tmp_user_V' <Predicate = (!tmp_53)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 140 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i2, -241" [mnist_AXI_Stream.cpp:148]   --->   Operation 140 'icmp' 'tmp_last_V' <Predicate = (!tmp_53)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 141 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [mnist_AXI_Stream.cpp:151]   --->   Operation 141 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_42 : Operation 142 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:151]   --->   Operation 142 'load' 'tmp_data_V_1' <Predicate = (!tmp_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 43 <SV = 41> <Delay = 3.25>
ST_43 : Operation 143 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:151]   --->   Operation 143 'load' 'tmp_data_V_1' <Predicate = (!tmp_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 144 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:152]   --->   Operation 144 'write' <Predicate = (!tmp_53)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 44 <SV = 42> <Delay = 0.00>
ST_44 : Operation 145 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [mnist_AXI_Stream.cpp:137]   --->   Operation 145 'specregionbegin' 'tmp' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_44 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [mnist_AXI_Stream.cpp:138]   --->   Operation 146 'specpipeline' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_44 : Operation 147 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:152]   --->   Operation 147 'write' <Predicate = (!tmp_53)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 148 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [mnist_AXI_Stream.cpp:153]   --->   Operation 148 'specregionend' 'empty_32' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_44 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:137]   --->   Operation 149 'br' <Predicate = (!tmp_53)> <Delay = 0.00>

State 45 <SV = 41> <Delay = 0.00>
ST_45 : Operation 150 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:154]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 0.00>
ST_46 : Operation 151 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:154]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SeparableConv2D_0_w_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_47        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_48        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_49        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_50        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_51        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_52        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_53        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_54        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_55        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_56        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_57        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_58        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_59        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_60        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_61        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000]
StgValue_62        (spectopmodule    ) [ 00000000000000000000000000000000000000000000000]
MemBank_A          (alloca           ) [ 00111111111111111111111111111111111111110000000]
MemBank_B          (alloca           ) [ 00111111111111111111111111111111111111111100000]
MemBank_Out        (alloca           ) [ 00111111111111111111111111111111111111111111100]
StgValue_66        (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_67        (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_68        (specinterface    ) [ 00000000000000000000000000000000000000000000000]
StgValue_69        (br               ) [ 01100000000000000000000000000000000000000000000]
i                  (phi              ) [ 00100000000000000000000000000000000000000000000]
exitcond           (icmp             ) [ 00100000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_1                (add              ) [ 01100000000000000000000000000000000000000000000]
StgValue_74        (br               ) [ 00000000000000000000000000000000000000000000000]
empty_29           (read             ) [ 00000000000000000000000000000000000000000000000]
tmp_data_V         (extractvalue     ) [ 00000000000000000000000000000000000000000000000]
tmp_s              (zext             ) [ 00000000000000000000000000000000000000000000000]
MemBank_A_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_79        (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_80        (br               ) [ 01100000000000000000000000000000000000000000000]
StgValue_82        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_84        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_86        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_88        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_90        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_92        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_94        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_96        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_98        (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_100       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_102       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_104       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_106       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_108       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_110       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_112       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_114       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_116       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_118       (call             ) [ 00000000000000000000000000000000000000000000000]
StgValue_119       (br               ) [ 00000000000000000000000000000000000000011100000]
i1                 (phi              ) [ 00000000000000000000000000000000000000001000000]
tmp_51             (icmp             ) [ 00000000000000000000000000000000000000001111100]
empty_30           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_2                (add              ) [ 00000000000000000000000000000000000000011100000]
StgValue_124       (br               ) [ 00000000000000000000000000000000000000000000000]
tmp_52             (zext             ) [ 00000000000000000000000000000000000000000100000]
MemBank_B_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000100000]
StgValue_128       (br               ) [ 00000000000000000000000000000000000000001111100]
MemBank_B_load     (load             ) [ 00000000000000000000000000000000000000000000000]
MemBank_Out_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000]
StgValue_131       (store            ) [ 00000000000000000000000000000000000000000000000]
StgValue_132       (br               ) [ 00000000000000000000000000000000000000011100000]
i2                 (phi              ) [ 00000000000000000000000000000000000000000010000]
tmp_53             (icmp             ) [ 00000000000000000000000000000000000000000011100]
empty_31           (speclooptripcount) [ 00000000000000000000000000000000000000000000000]
i_3                (add              ) [ 00000000000000000000000000000000000000001011100]
StgValue_137       (br               ) [ 00000000000000000000000000000000000000000000000]
i2_cast1           (zext             ) [ 00000000000000000000000000000000000000000000000]
tmp_user_V         (icmp             ) [ 00000000000000000000000000000000000000000011100]
tmp_last_V         (icmp             ) [ 00000000000000000000000000000000000000000011100]
MemBank_Out_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000011000]
tmp_data_V_1       (load             ) [ 00000000000000000000000000000000000000000010100]
tmp                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000]
StgValue_146       (specpipeline     ) [ 00000000000000000000000000000000000000000000000]
StgValue_147       (write            ) [ 00000000000000000000000000000000000000000000000]
empty_32           (specregionend    ) [ 00000000000000000000000000000000000000000000000]
StgValue_149       (br               ) [ 00000000000000000000000000000000000000001011100]
StgValue_151       (ret              ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SeparableConv2D_0_w_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="SeparableConv2D_1_b_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SeparableConv2D_1_w_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_2_b_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_2_w_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="SeparableConv2D_3_b_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="SeparableConv2D_3_w_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="SeparableConv2D_4_b_s">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_b_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="SeparableConv2D_4_w_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="MemBank_A_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_A/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="MemBank_B_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_B/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="MemBank_Out_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_Out/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_29_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="2" slack="0"/>
<pin id="187" dir="0" index="4" bw="1" slack="0"/>
<pin id="188" dir="0" index="5" bw="1" slack="0"/>
<pin id="189" dir="0" index="6" bw="1" slack="0"/>
<pin id="190" dir="0" index="7" bw="1" slack="0"/>
<pin id="191" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="2" slack="0"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="0" index="5" bw="1" slack="0"/>
<pin id="207" dir="0" index="6" bw="1" slack="0"/>
<pin id="208" dir="0" index="7" bw="1" slack="0"/>
<pin id="209" dir="0" index="8" bw="16" slack="0"/>
<pin id="210" dir="0" index="9" bw="1" slack="0"/>
<pin id="211" dir="0" index="10" bw="1" slack="0"/>
<pin id="212" dir="0" index="11" bw="1" slack="1"/>
<pin id="213" dir="0" index="12" bw="1" slack="1"/>
<pin id="214" dir="0" index="13" bw="1" slack="0"/>
<pin id="215" dir="0" index="14" bw="1" slack="0"/>
<pin id="216" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/43 "/>
</bind>
</comp>

<comp id="229" class="1004" name="MemBank_A_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_A_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_79_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="MemBank_B_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr/40 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MemBank_B_load/40 "/>
</bind>
</comp>

<comp id="253" class="1004" name="MemBank_Out_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="1"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr/41 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_131/41 tmp_data_V_1/42 "/>
</bind>
</comp>

<comp id="266" class="1004" name="MemBank_Out_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr_1/42 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="1"/>
<pin id="287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="i1_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="10" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/40 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/42 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_padding2d_fix16_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="313" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="314" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_81/2 StgValue_89/10 StgValue_97/18 StgValue_105/26 StgValue_113/34 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_max_pooling2d_fix16_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="330" dir="0" index="4" bw="6" slack="0"/>
<pin id="331" dir="0" index="5" bw="5" slack="0"/>
<pin id="332" dir="0" index="6" bw="5" slack="0"/>
<pin id="333" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="334" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_87/8 StgValue_95/16 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_depthwise_conv2d_fix_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="6" slack="0"/>
<pin id="352" dir="0" index="5" bw="6" slack="0"/>
<pin id="353" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="354" dir="0" index="7" bw="16" slack="0"/>
<pin id="355" dir="0" index="8" bw="16" slack="0"/>
<pin id="356" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_91/12 StgValue_115/36 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_depthwise_conv2d_fix_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="5" slack="0"/>
<pin id="376" dir="0" index="5" bw="5" slack="0"/>
<pin id="377" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="378" dir="0" index="7" bw="16" slack="0"/>
<pin id="379" dir="0" index="8" bw="16" slack="0"/>
<pin id="380" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_99/20 StgValue_107/28 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_pointwise_conv2d_fix_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="398" dir="0" index="3" bw="14" slack="0"/>
<pin id="399" dir="0" index="4" bw="15" slack="0"/>
<pin id="400" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_109/30 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_pointwise_conv2d_fix_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="408" dir="0" index="3" bw="13" slack="0"/>
<pin id="409" dir="0" index="4" bw="15" slack="0"/>
<pin id="410" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_93/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_pointwise_conv2d_fix_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="3" bw="13" slack="0"/>
<pin id="419" dir="0" index="4" bw="15" slack="0"/>
<pin id="420" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_101/22 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_pointwise_conv2d_fix_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="3" bw="15" slack="0"/>
<pin id="429" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_117/38 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_up_sampling2d_fix16_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="4" bw="6" slack="0"/>
<pin id="438" dir="0" index="5" bw="6" slack="0"/>
<pin id="439" dir="0" index="6" bw="6" slack="0"/>
<pin id="440" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="441" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_103/24 StgValue_111/32 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_pointwise_conv2d_fix_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="457" dir="0" index="3" bw="13" slack="0"/>
<pin id="458" dir="0" index="4" bw="15" slack="0"/>
<pin id="459" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_85/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_depthwise_conv2d_fix_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="3" bw="15" slack="0"/>
<pin id="468" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="exitcond_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="10" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_data_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="24" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_s_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_51_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/40 "/>
</bind>
</comp>

<comp id="499" class="1004" name="i_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/40 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_52_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/40 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_53_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/42 "/>
</bind>
</comp>

<comp id="516" class="1004" name="i_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/42 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i2_cast1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast1/42 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_user_V_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/42 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_last_V_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/42 "/>
</bind>
</comp>

<comp id="542" class="1005" name="i_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_51_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_52_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="561" class="1005" name="MemBank_B_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="1"/>
<pin id="563" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_B_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_53_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="570" class="1005" name="i_3_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_user_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_last_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="585" class="1005" name="MemBank_Out_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="1"/>
<pin id="587" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_Out_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_data_V_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="217"><net_src comp="154" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="225"><net_src comp="156" pin="0"/><net_sink comp="200" pin=9"/></net>

<net id="226"><net_src comp="156" pin="0"/><net_sink comp="200" pin=10"/></net>

<net id="227"><net_src comp="158" pin="0"/><net_sink comp="200" pin=13"/></net>

<net id="228"><net_src comp="158" pin="0"/><net_sink comp="200" pin=14"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="247" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="98" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="200" pin=8"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="86" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="315"><net_src comp="100" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="102" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="104" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="319"><net_src comp="118" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="120" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="321"><net_src comp="120" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="132" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="323"><net_src comp="134" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="324"><net_src comp="134" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="335"><net_src comp="110" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="104" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="114" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="339"><net_src comp="116" pin="0"/><net_sink comp="325" pin=5"/></net>

<net id="340"><net_src comp="116" pin="0"/><net_sink comp="325" pin=6"/></net>

<net id="341"><net_src comp="126" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="342"><net_src comp="120" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="343"><net_src comp="128" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="344"><net_src comp="130" pin="0"/><net_sink comp="325" pin=5"/></net>

<net id="345"><net_src comp="130" pin="0"/><net_sink comp="325" pin=6"/></net>

<net id="357"><net_src comp="122" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="118" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="359"><net_src comp="114" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="361"><net_src comp="120" pin="0"/><net_sink comp="346" pin=5"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="346" pin=7"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="346" pin=8"/></net>

<net id="364"><net_src comp="146" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="365"><net_src comp="148" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="366"><net_src comp="104" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="367"><net_src comp="104" pin="0"/><net_sink comp="346" pin=5"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="346" pin=7"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="346" pin=8"/></net>

<net id="381"><net_src comp="136" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="138" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="138" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="384"><net_src comp="130" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="385"><net_src comp="130" pin="0"/><net_sink comp="370" pin=5"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="370" pin=7"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="370" pin=8"/></net>

<net id="388"><net_src comp="114" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="389"><net_src comp="114" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="390"><net_src comp="116" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="391"><net_src comp="116" pin="0"/><net_sink comp="370" pin=5"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="370" pin=7"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="370" pin=8"/></net>

<net id="401"><net_src comp="144" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="394" pin=4"/></net>

<net id="411"><net_src comp="124" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="421"><net_src comp="140" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="430"><net_src comp="150" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="62" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="442"><net_src comp="142" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="130" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="130" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="128" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="446"><net_src comp="120" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="447"><net_src comp="120" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="448"><net_src comp="116" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="449"><net_src comp="116" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="450"><net_src comp="114" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="451"><net_src comp="104" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="452"><net_src comp="104" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="460"><net_src comp="108" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="30" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="453" pin=4"/></net>

<net id="469"><net_src comp="106" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="28" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="475"><net_src comp="278" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="278" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="94" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="182" pin="8"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="491"><net_src comp="278" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="497"><net_src comp="289" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="289" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="289" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="514"><net_src comp="300" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="300" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="300" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="531"><net_src comp="300" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="300" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="152" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="477" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="550"><net_src comp="493" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="499" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="559"><net_src comp="505" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="564"><net_src comp="241" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="569"><net_src comp="510" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="516" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="578"><net_src comp="527" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="200" pin=11"/></net>

<net id="583"><net_src comp="533" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="588"><net_src comp="266" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="593"><net_src comp="259" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="200" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {44 }
	Port: output_data_V_keep_V | {44 }
	Port: output_data_V_strb_V | {44 }
	Port: output_data_V_user_V | {44 }
	Port: output_data_V_last_V | {44 }
	Port: output_data_V_id_V | {44 }
	Port: output_data_V_dest_V | {44 }
 - Input state : 
	Port: network : input_data_V_data_V | {2 }
	Port: network : input_data_V_keep_V | {2 }
	Port: network : input_data_V_strb_V | {2 }
	Port: network : input_data_V_user_V | {2 }
	Port: network : input_data_V_last_V | {2 }
	Port: network : input_data_V_id_V | {2 }
	Port: network : input_data_V_dest_V | {2 }
	Port: network : SeparableConv2D_0_w_1 | {4 5 }
	Port: network : SeparableConv2D_0_b_s | {6 7 }
	Port: network : SeparableConv2D_0_w_s | {6 7 }
	Port: network : SeparableConv2D_1_b_1 | {12 13 }
	Port: network : SeparableConv2D_1_w_1 | {12 13 }
	Port: network : SeparableConv2D_1_b_s | {14 15 }
	Port: network : SeparableConv2D_1_w_s | {14 15 }
	Port: network : SeparableConv2D_2_b_1 | {20 21 }
	Port: network : SeparableConv2D_2_w_1 | {20 21 }
	Port: network : SeparableConv2D_2_b_s | {22 23 }
	Port: network : SeparableConv2D_2_w_s | {22 23 }
	Port: network : SeparableConv2D_3_b_1 | {28 29 }
	Port: network : SeparableConv2D_3_w_1 | {28 29 }
	Port: network : SeparableConv2D_3_b_s | {30 31 }
	Port: network : SeparableConv2D_3_w_s | {30 31 }
	Port: network : SeparableConv2D_4_b_s | {36 37 }
	Port: network : SeparableConv2D_4_w_1 | {36 37 }
	Port: network : SeparableConv2D_4_w_s | {38 39 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_74 : 2
		tmp_s : 1
		MemBank_A_addr : 2
		StgValue_79 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		tmp_51 : 1
		i_2 : 1
		StgValue_124 : 2
		tmp_52 : 1
		MemBank_B_addr : 2
		MemBank_B_load : 3
	State 41
		StgValue_131 : 1
	State 42
		tmp_53 : 1
		i_3 : 1
		StgValue_137 : 2
		i2_cast1 : 1
		tmp_user_V : 1
		tmp_last_V : 1
		MemBank_Out_addr_1 : 2
		tmp_data_V_1 : 3
	State 43
		StgValue_144 : 1
	State 44
		empty_32 : 1
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     grp_padding2d_fix16_fu_307    |    0    |  8.9365 |   711   |   764   |
|          |   grp_max_pooling2d_fix16_fu_325  |    0    |  5.3985 |   309   |   529   |
|          | grp_depthwise_conv2d_fix_2_fu_346 |    1    | 15.9667 |   266   |   535   |
|          | grp_depthwise_conv2d_fix_1_fu_370 |    1    | 15.9667 |   230   |   473   |
|          | grp_pointwise_conv2d_fix_3_fu_394 |    1    |  8.845  |   300   |   327   |
|   call   | grp_pointwise_conv2d_fix_1_fu_404 |    1    |  8.845  |   299   |   326   |
|          | grp_pointwise_conv2d_fix_2_fu_414 |    1    |  8.845  |   271   |   333   |
|          | grp_pointwise_conv2d_fix_4_fu_424 |    1    |  7.076  |   209   |   280   |
|          |   grp_up_sampling2d_fix16_fu_432  |    0    |  5.307  |   179   |   288   |
|          |  grp_pointwise_conv2d_fix_fu_453  |    1    |  5.307  |   229   |   229   |
|          |  grp_depthwise_conv2d_fix_fu_463  |    1    |  10.614 |   134   |   277   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          exitcond_fu_471          |    0    |    0    |    0    |    13   |
|          |           tmp_51_fu_493           |    0    |    0    |    0    |    13   |
|   icmp   |           tmp_53_fu_510           |    0    |    0    |    0    |    13   |
|          |         tmp_user_V_fu_527         |    0    |    0    |    0    |    13   |
|          |         tmp_last_V_fu_533         |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             i_1_fu_477            |    0    |    0    |    0    |    14   |
|    add   |             i_2_fu_499            |    0    |    0    |    0    |    14   |
|          |             i_3_fu_516            |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_29_read_fu_182       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_200         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         tmp_data_V_fu_483         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            tmp_s_fu_488           |    0    |    0    |    0    |    0    |
|   zext   |           tmp_52_fu_505           |    0    |    0    |    0    |    0    |
|          |          i2_cast1_fu_522          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    8    | 101.107 |   3137  |   4468  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      MemBank_A      |   16   |    0   |    0   |
|      MemBank_B      |   16   |    0   |    0   |
|     MemBank_Out     |    1   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_w_1|    0   |   15   |    3   |
|SeparableConv2D_0_w_s|    0   |   15   |    4   |
|SeparableConv2D_1_b_1|    0   |   32   |    4   |
|SeparableConv2D_1_b_s|    0   |   13   |    2   |
|SeparableConv2D_1_w_1|    1   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
|SeparableConv2D_2_b_1|    0   |   32   |    2   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_w_1|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    0   |   15   |   15   |
|SeparableConv2D_3_b_1|    0   |   32   |    2   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_w_1|    1   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
|SeparableConv2D_4_b_s|    0   |   32   |    4   |
|SeparableConv2D_4_w_1|    1   |    0   |    0   |
|SeparableConv2D_4_w_s|    0   |   15   |    4   |
+---------------------+--------+--------+--------+
|        Total        |   39   |   241  |   50   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MemBank_B_addr_reg_561  |   14   |
|MemBank_Out_addr_1_reg_585|   10   |
|        i1_reg_285        |   10   |
|        i2_reg_296        |   10   |
|        i_1_reg_542       |   10   |
|        i_2_reg_551       |   10   |
|        i_3_reg_570       |   10   |
|         i_reg_274        |   10   |
|      tmp_51_reg_547      |    1   |
|      tmp_52_reg_556      |   64   |
|      tmp_53_reg_566      |    1   |
|   tmp_data_V_1_reg_590   |   16   |
|    tmp_last_V_reg_580    |    1   |
|    tmp_user_V_reg_575    |    1   |
+--------------------------+--------+
|           Total          |   168  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_200         |  p8  |   2  |  16  |   32   ||    9    |
|         grp_access_fu_247         |  p0  |   2  |  14  |   28   ||    9    |
|         grp_access_fu_259         |  p0  |   3  |  10  |   30   ||    15   |
|     grp_padding2d_fix16_fu_307    |  p1  |   3  |   6  |   18   |
|     grp_padding2d_fix16_fu_307    |  p2  |   3  |   6  |   18   |
|     grp_padding2d_fix16_fu_307    |  p3  |   3  |   6  |   18   |
|   grp_max_pooling2d_fix16_fu_325  |  p1  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_325  |  p2  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_325  |  p4  |   2  |   6  |   12   |
|   grp_max_pooling2d_fix16_fu_325  |  p5  |   2  |   5  |   10   |
|   grp_max_pooling2d_fix16_fu_325  |  p6  |   2  |   5  |   10   |
| grp_depthwise_conv2d_fix_2_fu_346 |  p1  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_346 |  p2  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_346 |  p4  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_346 |  p5  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_2_fu_346 |  p7  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_346 |  p8  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_370 |  p1  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_1_fu_370 |  p2  |   2  |   6  |   12   |
| grp_depthwise_conv2d_fix_1_fu_370 |  p4  |   2  |   5  |   10   |
| grp_depthwise_conv2d_fix_1_fu_370 |  p5  |   2  |   5  |   10   |
| grp_depthwise_conv2d_fix_1_fu_370 |  p7  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_370 |  p8  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_432  |  p1  |   2  |   5  |   10   |
|   grp_up_sampling2d_fix16_fu_432  |  p2  |   2  |   5  |   10   |
|   grp_up_sampling2d_fix16_fu_432  |  p4  |   2  |   6  |   12   |
|   grp_up_sampling2d_fix16_fu_432  |  p5  |   2  |   6  |   12   |
|   grp_up_sampling2d_fix16_fu_432  |  p6  |   2  |   6  |   12   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   476  ||  49.715 ||    69   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   101  |  3137  |  4468  |
|   Memory  |   39   |    -   |    -   |   241  |   50   |
|Multiplexer|    -   |    -   |   49   |    -   |   69   |
|  Register |    -   |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   39   |    8   |   150  |  3546  |  4587  |
+-----------+--------+--------+--------+--------+--------+
