// Seed: 1739792739
module module_0 (
    output wor id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri id_9,
    input tri0 id_10
    , id_12
);
  logic id_13;
  logic id_14;
  ;
  assign id_7 = 1;
  logic id_15;
endmodule
module module_1 #(
    parameter id_3 = 32'd14
) (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor _id_3,
    output supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    output logic id_14,
    output logic id_15,
    input supply1 id_16
    , id_20,
    input wire id_17,
    output tri0 id_18
);
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_4,
      id_17,
      id_6,
      id_4,
      id_4,
      id_2,
      id_2,
      id_9
  );
  logic [7:0] id_21;
  ;
  assign id_20[-1-1] = -1'b0;
  always @(id_6 or negedge -1) begin : LABEL_0
    id_14 <= id_21[id_3];
    if (1 + -1) id_15 <= 1;
  end
  logic id_22;
  ;
  wire [-1 : 1] id_23;
  always @({-1{-1 * (id_10)}})
    if (1) begin : LABEL_1
      if (1) begin : LABEL_2
        assign id_18 = id_13;
      end
    end
  logic id_24;
  parameter id_25 = 1;
endmodule
