// Seed: 1579446840
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5;
  uwire id_7, id_8, id_9 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    inout wor id_3,
    output wire id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9
);
  wand id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
  assign modCall_1.type_12 = 0;
  always id_6 <= id_3 - id_9;
  logic [7:0] id_12, id_13;
  assign id_0 = id_3;
  always forever id_11 = id_7;
  always id_11 = id_11;
endmodule
