{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "RtlSubPrefix": "dut_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7eg",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "temp_inv": {
      "index": "0",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "temp_inv_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "temp_inv_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "sigma": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sigma_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sigma_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "sample_output": {
      "index": "2",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sample_output_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "sample_output_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nSamples": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "nSamples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": ["set_directive_top dut -name dut"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dut"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "325250 ~ 3242250",
    "Latency": "325249"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "2113667548",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dut_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dut.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP.vhd",
      "impl\/vhdl\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_even_0_RAM_AdEe.vhd",
      "impl\/vhdl\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_odd_0_RAM_AUeOg.vhd",
      "impl\/vhdl\/dut_ChainExchange_double_10u_s.vhd",
      "impl\/vhdl\/dut_control_s_axi.vhd",
      "impl\/vhdl\/dut_dadd_64ns_64ns_64_12_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dadd_64ns_64ns_64_13_full_dsp_1.vhd",
      "impl\/vhdl\/dut_dadddsub_64ns_64ns_64_12_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dadddsub_64ns_64ns_64_13_full_dsp_1.vhd",
      "impl\/vhdl\/dut_dcmp_64ns_64ns_1_3_no_dsp_1.vhd",
      "impl\/vhdl\/dut_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dexp_64ns_64ns_64_58_full_dsp_1.vhd",
      "impl\/vhdl\/dut_dlog_64ns_64ns_64_39_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dlog_64ns_64ns_64_50_med_dsp_1.vhd",
      "impl\/vhdl\/dut_dmul_64ns_64ns_64_11_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dmul_64ns_64ns_64_14_med_dsp_1.vhd",
      "impl\/vhdl\/dut_dsqrt_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dsub_64ns_64ns_64_12_no_dsp_1.vhd",
      "impl\/vhdl\/dut_dsub_64ns_64ns_64_13_full_dsp_1.vhd",
      "impl\/vhdl\/dut_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/dut_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/dut_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dut_frp_fifoout.vhd",
      "impl\/vhdl\/dut_frp_pipeline_valid.vhd",
      "impl\/vhdl\/dut_gmem_m_axi.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_Pipeline_INIT_LOOP.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_s.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_s_sigma_buff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_s_uniformRNG_mt_odd_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dut_McmcCore_double_10u_5000u_s_uniformRNG_mt_odd_1_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/dut_mul_32s_32ns_32_2_1.vhd",
      "impl\/vhdl\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP.vhd",
      "impl\/vhdl\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_even_0_RAM_bkb.vhd",
      "impl\/vhdl\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_odd_0_RAM_Acud.vhd",
      "impl\/vhdl\/dut_ProbEval_double_10u_s.vhd",
      "impl\/vhdl\/dut_SampleEval_double_10u_s.vhd",
      "impl\/vhdl\/dut_seedInitialization.vhd",
      "impl\/vhdl\/dut_seedInitialization_Pipeline_SEED_INIT_LOOP.vhd",
      "impl\/vhdl\/dut_sparsemux_19_4_64_1_1.vhd",
      "impl\/vhdl\/dut_sparsemux_21_4_64_1_1.vhd",
      "impl\/vhdl\/dut_start_for_ChainExchange_double_10u_U0.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP.v",
      "impl\/verilog\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_even_0_RAM_AdEe.dat",
      "impl\/verilog\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_even_0_RAM_AdEe.v",
      "impl\/verilog\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_odd_0_RAM_AUeOg.dat",
      "impl\/verilog\/dut_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_uniformRNG_ex_mt_odd_0_RAM_AUeOg.v",
      "impl\/verilog\/dut_ChainExchange_double_10u_s.v",
      "impl\/verilog\/dut_control_s_axi.v",
      "impl\/verilog\/dut_dadd_64ns_64ns_64_12_no_dsp_1.v",
      "impl\/verilog\/dut_dadd_64ns_64ns_64_13_full_dsp_1.v",
      "impl\/verilog\/dut_dadddsub_64ns_64ns_64_12_no_dsp_1.v",
      "impl\/verilog\/dut_dadddsub_64ns_64ns_64_13_full_dsp_1.v",
      "impl\/verilog\/dut_dcmp_64ns_64ns_1_3_no_dsp_1.v",
      "impl\/verilog\/dut_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/dut_dexp_64ns_64ns_64_58_full_dsp_1.v",
      "impl\/verilog\/dut_dlog_64ns_64ns_64_39_no_dsp_1.v",
      "impl\/verilog\/dut_dlog_64ns_64ns_64_50_med_dsp_1.v",
      "impl\/verilog\/dut_dmul_64ns_64ns_64_11_no_dsp_1.v",
      "impl\/verilog\/dut_dmul_64ns_64ns_64_14_med_dsp_1.v",
      "impl\/verilog\/dut_dsqrt_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/dut_dsub_64ns_64ns_64_12_no_dsp_1.v",
      "impl\/verilog\/dut_dsub_64ns_64ns_64_13_full_dsp_1.v",
      "impl\/verilog\/dut_fifo_w64_d2_S.v",
      "impl\/verilog\/dut_fifo_w64_d4_S.v",
      "impl\/verilog\/dut_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dut_frp_fifoout.v",
      "impl\/verilog\/dut_frp_pipeline_valid.v",
      "impl\/verilog\/dut_gmem_m_axi.v",
      "impl\/verilog\/dut_hls_deadlock_detection_unit.v",
      "impl\/verilog\/dut_hls_deadlock_detector.vh",
      "impl\/verilog\/dut_hls_deadlock_report_unit.vh",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_Pipeline_INIT_LOOP.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_s.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_s_sigma_buff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_s_uniformRNG_mt_odd_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dut_McmcCore_double_10u_5000u_s_uniformRNG_mt_odd_1_RAM_AUTO_0R0W.v",
      "impl\/verilog\/dut_mul_32s_32ns_32_2_1.v",
      "impl\/verilog\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP.v",
      "impl\/verilog\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_even_0_RAM_bkb.dat",
      "impl\/verilog\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_even_0_RAM_bkb.v",
      "impl\/verilog\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_odd_0_RAM_Acud.dat",
      "impl\/verilog\/dut_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_uniformRNG_2_mt_odd_0_RAM_Acud.v",
      "impl\/verilog\/dut_ProbEval_double_10u_s.v",
      "impl\/verilog\/dut_SampleEval_double_10u_s.v",
      "impl\/verilog\/dut_seedInitialization.v",
      "impl\/verilog\/dut_seedInitialization_Pipeline_SEED_INIT_LOOP.v",
      "impl\/verilog\/dut_sparsemux_19_4_64_1_1.v",
      "impl\/verilog\/dut_sparsemux_21_4_64_1_1.v",
      "impl\/verilog\/dut_start_for_ChainExchange_double_10u_U0.v",
      "impl\/verilog\/dut.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dut_v1_0\/data\/dut.mdd",
      "impl\/misc\/drivers\/dut_v1_0\/data\/dut.tcl",
      "impl\/misc\/drivers\/dut_v1_0\/data\/dut.yaml",
      "impl\/misc\/drivers\/dut_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/dut_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut.c",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut.h",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_hw.h",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_linux.c",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dut_dadd_64ns_64ns_64_12_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dadd_64ns_64ns_64_13_full_dsp_1_ip.tcl",
      "impl\/misc\/dut_dadddsub_64ns_64ns_64_12_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dadddsub_64ns_64ns_64_13_full_dsp_1_ip.tcl",
      "impl\/misc\/dut_dcmp_64ns_64ns_1_3_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dexp_64ns_64ns_64_58_full_dsp_1_ip.tcl",
      "impl\/misc\/dut_dlog_64ns_64ns_64_39_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dlog_64ns_64ns_64_50_med_dsp_1_ip.tcl",
      "impl\/misc\/dut_dmul_64ns_64ns_64_11_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dmul_64ns_64ns_64_14_med_dsp_1_ip.tcl",
      "impl\/misc\/dut_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dsub_64ns_64ns_64_12_no_dsp_1_ip.tcl",
      "impl\/misc\/dut_dsub_64ns_64ns_64_13_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dut_dadd_64ns_64ns_64_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dadd_64ns_64ns_64_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dadd_64ns_64ns_64_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dadd_64ns_64ns_64_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dadddsub_64ns_64ns_64_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dadddsub_64ns_64ns_64_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dadddsub_64ns_64ns_64_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dadddsub_64ns_64ns_64_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dcmp_64ns_64ns_1_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name dut_dcmp_64ns_64ns_1_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dexp_64ns_64ns_64_58_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 56 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dexp_64ns_64ns_64_58_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dlog_64ns_64ns_64_39_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 37 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dlog_64ns_64ns_64_39_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Logarithm CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dlog_64ns_64ns_64_50_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 48 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dlog_64ns_64ns_64_50_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Logarithm CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dmul_64ns_64ns_64_11_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dmul_64ns_64ns_64_11_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dmul_64ns_64ns_64_14_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dmul_64ns_64ns_64_14_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dsqrt_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dsqrt_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dsub_64ns_64ns_64_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dsub_64ns_64ns_64_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dut_dsub_64ns_64ns_64_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_dsub_64ns_64ns_64_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "temp_inv_1",
          "access": "W",
          "description": "Data signal of temp_inv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_inv",
              "access": "W",
              "description": "Bit 31 to 0 of temp_inv"
            }]
        },
        {
          "offset": "0x14",
          "name": "temp_inv_2",
          "access": "W",
          "description": "Data signal of temp_inv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "temp_inv",
              "access": "W",
              "description": "Bit 63 to 32 of temp_inv"
            }]
        },
        {
          "offset": "0x1c",
          "name": "sigma_1",
          "access": "W",
          "description": "Data signal of sigma",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sigma",
              "access": "W",
              "description": "Bit 31 to 0 of sigma"
            }]
        },
        {
          "offset": "0x20",
          "name": "sigma_2",
          "access": "W",
          "description": "Data signal of sigma",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sigma",
              "access": "W",
              "description": "Bit 63 to 32 of sigma"
            }]
        },
        {
          "offset": "0x28",
          "name": "sample_output_1",
          "access": "W",
          "description": "Data signal of sample_output",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_output",
              "access": "W",
              "description": "Bit 31 to 0 of sample_output"
            }]
        },
        {
          "offset": "0x2c",
          "name": "sample_output_2",
          "access": "W",
          "description": "Data signal of sample_output",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_output",
              "access": "W",
              "description": "Bit 63 to 32 of sample_output"
            }]
        },
        {
          "offset": "0x34",
          "name": "nSamples",
          "access": "W",
          "description": "Data signal of nSamples",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nSamples",
              "access": "W",
              "description": "Bit 31 to 0 of nSamples"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "temp_inv"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "sigma"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "sample_output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "nSamples"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "temp_inv"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "128",
          "argName": "temp_inv"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "sigma"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "128",
          "argName": "sigma"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "sample_output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "128",
          "argName": "sample_output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "Instances": [{
          "ModuleName": "McmcCore_double_10u_5000u_s",
          "InstanceName": "grp_McmcCore_double_10u_5000u_s_fu_114",
          "Instances": [
            {
              "ModuleName": "seedInitialization",
              "InstanceName": "grp_seedInitialization_fu_439",
              "Instances": [{
                  "ModuleName": "seedInitialization_Pipeline_SEED_INIT_LOOP",
                  "InstanceName": "grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_90"
                }]
            },
            {
              "ModuleName": "McmcCore_double_10u_5000u_Pipeline_INIT_LOOP",
              "InstanceName": "grp_McmcCore_double_10u_5000u_Pipeline_INIT_LOOP_fu_451"
            },
            {
              "ModuleName": "McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP",
              "InstanceName": "grp_McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP_fu_490"
            },
            {
              "ModuleName": "SampleEval_double_10u_s",
              "InstanceName": "grp_SampleEval_double_10u_s_fu_524",
              "Instances": [
                {
                  "ModuleName": "ProbEval_double_10u_s",
                  "InstanceName": "ProbEval_double_10u_U0",
                  "Instances": [{
                      "ModuleName": "ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP",
                      "InstanceName": "grp_ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP_fu_531"
                    }]
                },
                {
                  "ModuleName": "ChainExchange_double_10u_s",
                  "InstanceName": "ChainExchange_double_10u_U0",
                  "Instances": [{
                      "ModuleName": "ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP",
                      "InstanceName": "grp_ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP_fu_185"
                    }]
                }
              ]
            },
            {
              "ModuleName": "McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1",
              "InstanceName": "grp_McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1_fu_621"
            }
          ]
        }]
    },
    "Info": {
      "seedInitialization_Pipeline_SEED_INIT_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "seedInitialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "McmcCore_double_10u_5000u_Pipeline_INIT_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ProbEval_double_10u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ChainExchange_double_10u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SampleEval_double_10u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "McmcCore_double_10u_5000u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "seedInitialization_Pipeline_SEED_INIT_LOOP": {
        "Latency": {
          "LatencyBest": "1871",
          "LatencyAvg": "1871",
          "LatencyWorst": "1871",
          "PipelineII": "1871",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.716"
        },
        "Loops": [{
            "Name": "SEED_INIT_LOOP",
            "TripCount": "623",
            "Latency": "1869",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "255",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "230",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "seedInitialization": {
        "Latency": {
          "LatencyBest": "1875",
          "LatencyAvg": "1875",
          "LatencyWorst": "1875",
          "PipelineII": "1875",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.716"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "389",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "McmcCore_double_10u_5000u_Pipeline_INIT_LOOP": {
        "Latency": {
          "LatencyBest": "368",
          "LatencyAvg": "368",
          "LatencyWorst": "368",
          "PipelineII": "368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Loops": [{
            "Name": "INIT_LOOP",
            "TripCount": "10",
            "Latency": "366",
            "PipelineII": "2",
            "PipelineDepth": "349"
          }],
        "Area": {
          "DSP": "86",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "4",
          "FF": "30406",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "16632",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "McmcCore_double_10u_5000u_Pipeline_SAMPLE_SWAP_LOOP": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.651"
        },
        "Loops": [{
            "Name": "SAMPLE_SWAP_LOOP",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "646",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ProbEval_double_10u_Pipeline_PROB_EVALUATION_LOOP": {
        "Latency": {
          "LatencyBest": "358",
          "LatencyAvg": "358",
          "LatencyWorst": "358",
          "PipelineII": "358",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Loops": [{
            "Name": "PROB_EVALUATION_LOOP",
            "TripCount": "10",
            "Latency": "356",
            "PipelineII": "1",
            "PipelineDepth": "348"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "204",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "11",
          "FF": "81844",
          "AVAIL_FF": "460800",
          "UTIL_FF": "17",
          "LUT": "72442",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "31",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ProbEval_double_10u_s": {
        "Latency": {
          "LatencyBest": "361",
          "LatencyAvg": "361",
          "LatencyWorst": "361",
          "PipelineII": "361",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "204",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "11",
          "FF": "82073",
          "AVAIL_FF": "460800",
          "UTIL_FF": "17",
          "LUT": "72666",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "31",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ChainExchange_double_10u_Pipeline_EXCHANGE_LOOP": {
        "Latency": {
          "LatencyBest": "195",
          "LatencyAvg": "195",
          "LatencyWorst": "197",
          "PipelineIIMin": "195",
          "PipelineIIMax": "197",
          "PipelineII": "195 ~ 197",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Loops": [{
            "Name": "EXCHANGE_LOOP",
            "TripCount": "",
            "LatencyMin": "193",
            "LatencyMax": "195",
            "Latency": "193 ~ 195",
            "PipelineII": "2",
            "PipelineDepth": "188"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "35",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "33089",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "32766",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ChainExchange_double_10u_s": {
        "Latency": {
          "LatencyBest": "198",
          "LatencyAvg": "198",
          "LatencyWorst": "200",
          "PipelineIIMin": "198",
          "PipelineIIMax": "200",
          "PipelineII": "198 ~ 200",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.697"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "35",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "33886",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "32971",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "SampleEval_double_10u_s": {
        "Latency": {
          "LatencyBest": "548",
          "LatencyAvg": "548",
          "LatencyWorst": "550",
          "PipelineII": "362",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "239",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "13",
          "FF": "117048",
          "AVAIL_FF": "460800",
          "UTIL_FF": "25",
          "LUT": "106380",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "46",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "McmcCore_double_10u_5000u_Pipeline_VITIS_LOOP_283_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.651"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_283_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "105",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "McmcCore_double_10u_5000u_s": {
        "Latency": {
          "LatencyBest": "325248",
          "LatencyAvg": "1778748",
          "LatencyWorst": "3242248",
          "PipelineIIMin": "325248",
          "PipelineIIMax": "3242248",
          "PipelineII": "325248 ~ 3242248",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Loops": [{
            "Name": "SAMPLES_LOOP",
            "TripCount": "",
            "LatencyMin": "323000",
            "LatencyMax": "3240000",
            "Latency": "323000 ~ 3240000",
            "PipelineII": "",
            "PipelineDepthMin": "646",
            "PipelineDepthMax": "648",
            "PipelineDepth": "646 ~ 648"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "328",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "18",
          "FF": "152033",
          "AVAIL_FF": "460800",
          "UTIL_FF": "32",
          "LUT": "125465",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "54",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "325249",
          "LatencyAvg": "1778749",
          "LatencyWorst": "3242249",
          "PipelineIIMin": "325250",
          "PipelineIIMax": "3242250",
          "PipelineII": "325250 ~ 3242250",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.003"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "328",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "18",
          "FF": "153447",
          "AVAIL_FF": "460800",
          "UTIL_FF": "33",
          "LUT": "126924",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "55",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-30 02:28:56 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
