# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/bin2bcd.v" \
"../../../../project_1.srcs/sources_1/new/divizor_ceas.v" \
"../../../../project_1.srcs/sources_1/new/display_7_seg.v" \
"../../../../project_1.srcs/sim_1/new/counter_sim.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_numarator_0_59_1_0/sim/cronometru_numarator_0_59_1_0.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_bin2bcd_0_0/sim/cronometru_bin2bcd_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_bin2bcd_1_0/sim/cronometru_bin2bcd_1_0.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_divizor_ceas_0_0/sim/cronometru_divizor_ceas_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_display_7_seg_0_0/sim/cronometru_display_7_seg_0_0.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/ip/cronometru_numarator_0_59_0_1/sim/cronometru_numarator_0_59_0_1.v" \
"../../../../project_1.srcs/sources_1/bd/cronometru/sim/cronometru.v" \
"../../../../project_1.srcs/sim_1/new/bin2bcd_sim.v" \
"../../../../project_1.srcs/sources_1/new/numarator_0_59.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
