--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Mapeo.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    0.993(R)|    0.542(R)|clk_BUFGP         |   0.000|
data_in<1>  |    3.266(R)|    1.121(R)|clk_BUFGP         |   0.000|
data_in<2>  |    2.157(R)|    1.322(R)|clk_BUFGP         |   0.000|
data_in<3>  |    1.587(R)|    0.959(R)|clk_BUFGP         |   0.000|
data_in<4>  |    3.820(R)|    0.176(R)|clk_BUFGP         |   0.000|
data_in<5>  |    2.661(R)|    0.394(R)|clk_BUFGP         |   0.000|
data_in<6>  |    2.833(R)|    0.931(R)|clk_BUFGP         |   0.000|
data_in<7>  |    1.742(R)|    0.822(R)|clk_BUFGP         |   0.000|
data_in<8>  |    2.872(R)|    0.530(R)|clk_BUFGP         |   0.000|
data_in<9>  |    4.134(R)|    0.749(R)|clk_BUFGP         |   0.000|
data_in<10> |    4.240(R)|    0.199(R)|clk_BUFGP         |   0.000|
data_in<11> |    4.202(R)|    0.874(R)|clk_BUFGP         |   0.000|
data_in<12> |    2.886(R)|    1.323(R)|clk_BUFGP         |   0.000|
data_in<13> |    1.670(R)|    1.102(R)|clk_BUFGP         |   0.000|
data_in<14> |    5.217(R)|    0.879(R)|clk_BUFGP         |   0.000|
data_in<15> |    2.443(R)|    0.956(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Flags<0>    |    6.472(R)|clk_BUFGP         |   0.000|
Flags<1>    |    7.893(R)|clk_BUFGP         |   0.000|
Flags<2>    |    6.923(R)|clk_BUFGP         |   0.000|
LEDS<0>     |   10.816(R)|clk_BUFGP         |   0.000|
LEDS<1>     |    9.915(R)|clk_BUFGP         |   0.000|
LEDS<2>     |   10.181(R)|clk_BUFGP         |   0.000|
LEDS<3>     |   10.827(R)|clk_BUFGP         |   0.000|
LEDS<4>     |   10.373(R)|clk_BUFGP         |   0.000|
LEDS<5>     |   10.880(R)|clk_BUFGP         |   0.000|
LEDS<6>     |   10.042(R)|clk_BUFGP         |   0.000|
LEDS<7>     |   11.787(R)|clk_BUFGP         |   0.000|
ledsito     |   10.739(R)|clk_BUFGP         |   0.000|
registro<0> |    7.842(R)|clk_BUFGP         |   0.000|
registro<1> |    7.853(R)|clk_BUFGP         |   0.000|
registro<2> |    8.164(R)|clk_BUFGP         |   0.000|
registro<3> |    8.457(R)|clk_BUFGP         |   0.000|
registro<4> |    9.780(R)|clk_BUFGP         |   0.000|
registro<5> |   10.448(R)|clk_BUFGP         |   0.000|
registro<6> |    8.473(R)|clk_BUFGP         |   0.000|
registro<7> |    9.308(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   16.050|         |         |         |
inst_add<0>        |   16.247|   16.247|         |         |
inst_add<1>        |   15.987|   15.987|         |         |
inst_add<2>        |   15.442|   15.442|         |         |
inst_add<3>        |   16.495|   16.495|         |         |
inst_add<4>        |   14.635|   14.635|         |         |
inst_add<5>        |   14.822|   14.822|         |         |
inst_add<6>        |   13.795|   13.787|         |         |
inst_add<7>        |   15.082|   15.082|         |         |
isntruction_wenable|   17.308|   17.308|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<0>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    8.081|    8.081|         |         |
inst_add<1>        |    7.825|    7.825|         |         |
inst_add<2>        |    7.252|    7.252|         |         |
inst_add<3>        |    8.369|    8.369|         |         |
inst_add<4>        |    6.437|    6.437|         |         |
inst_add<5>        |    6.751|    6.751|         |         |
inst_add<6>        |    5.651|    5.651|         |         |
inst_add<7>        |    7.011|    7.011|         |         |
isntruction_wenable|    9.146|    9.146|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<1>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    8.079|    8.079|         |         |
inst_add<1>        |    7.823|    7.823|         |         |
inst_add<2>        |    7.250|    7.250|         |         |
inst_add<3>        |    8.367|    8.367|         |         |
inst_add<4>        |    6.435|    6.435|         |         |
inst_add<5>        |    6.749|    6.749|         |         |
inst_add<6>        |    5.649|    5.649|         |         |
inst_add<7>        |    7.009|    7.009|         |         |
isntruction_wenable|    9.144|    9.144|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<2>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    8.633|    8.633|         |         |
inst_add<1>        |    8.377|    8.377|         |         |
inst_add<2>        |    7.804|    7.804|         |         |
inst_add<3>        |    8.921|    8.921|         |         |
inst_add<4>        |    6.989|    6.989|         |         |
inst_add<5>        |    7.303|    7.303|         |         |
inst_add<6>        |    6.203|    6.203|         |         |
inst_add<7>        |    7.563|    7.563|         |         |
isntruction_wenable|    9.698|    9.698|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<3>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    8.028|    8.028|         |         |
inst_add<1>        |    7.772|    7.772|         |         |
inst_add<2>        |    7.199|    7.199|         |         |
inst_add<3>        |    8.316|    8.316|         |         |
inst_add<4>        |    6.384|    6.384|         |         |
inst_add<5>        |    6.698|    6.698|         |         |
inst_add<6>        |    5.598|    5.598|         |         |
inst_add<7>        |    6.958|    6.958|         |         |
isntruction_wenable|    9.093|    9.093|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<4>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    9.282|    9.282|         |         |
inst_add<1>        |    9.026|    9.026|         |         |
inst_add<2>        |    8.453|    8.453|         |         |
inst_add<3>        |    9.570|    9.570|         |         |
inst_add<4>        |    7.638|    7.638|         |         |
inst_add<5>        |    7.952|    7.952|         |         |
inst_add<6>        |    6.852|    6.852|         |         |
inst_add<7>        |    8.212|    8.212|         |         |
isntruction_wenable|   10.347|   10.347|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<5>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    9.419|    9.419|         |         |
inst_add<1>        |    9.163|    9.163|         |         |
inst_add<2>        |    8.590|    8.590|         |         |
inst_add<3>        |    9.707|    9.707|         |         |
inst_add<4>        |    7.775|    7.775|         |         |
inst_add<5>        |    8.089|    8.089|         |         |
inst_add<6>        |    6.989|    6.989|         |         |
inst_add<7>        |    8.349|    8.349|         |         |
isntruction_wenable|   10.484|   10.484|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<6>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    9.322|    9.322|         |         |
inst_add<1>        |    9.066|    9.066|         |         |
inst_add<2>        |    8.493|    8.493|         |         |
inst_add<3>        |    9.610|    9.610|         |         |
inst_add<4>        |    7.678|    7.678|         |         |
inst_add<5>        |    7.992|    7.992|         |         |
inst_add<6>        |    6.892|    6.892|         |         |
inst_add<7>        |    8.252|    8.252|         |         |
isntruction_wenable|   10.387|   10.387|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_add<7>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |    9.804|    9.804|         |         |
inst_add<1>        |    9.548|    9.548|         |         |
inst_add<2>        |    8.975|    8.975|         |         |
inst_add<3>        |   10.092|   10.092|         |         |
inst_add<4>        |    8.160|    8.160|         |         |
inst_add<5>        |    8.474|    8.474|         |         |
inst_add<6>        |    7.374|    7.374|         |         |
inst_add<7>        |    8.734|    8.734|         |         |
isntruction_wenable|   10.869|   10.869|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock isntruction_wenable
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk                |   15.227|         |         |         |
inst_add<0>        |   12.559|   12.559|         |         |
inst_add<1>        |   12.303|   12.303|         |         |
inst_add<2>        |   11.730|   11.730|         |         |
inst_add<3>        |   12.847|   12.847|         |         |
inst_add<4>        |   10.915|   10.915|         |         |
inst_add<5>        |   11.229|   11.229|         |         |
inst_add<6>        |   10.129|   10.129|         |         |
inst_add<7>        |   11.489|   11.489|         |         |
isntruction_wenable|   13.624|   13.624|         |         |
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btnLEDS        |LEDS<0>        |    8.843|
btnLEDS        |LEDS<1>        |    8.507|
btnLEDS        |LEDS<2>        |    8.168|
btnLEDS        |LEDS<3>        |    8.290|
btnLEDS        |LEDS<4>        |    8.177|
btnLEDS        |LEDS<5>        |    8.611|
btnLEDS        |LEDS<6>        |    8.381|
btnLEDS        |LEDS<7>        |    9.723|
reg_address<0> |registro<0>    |    7.657|
reg_address<0> |registro<1>    |    8.133|
reg_address<0> |registro<2>    |    7.995|
reg_address<0> |registro<3>    |    8.288|
reg_address<0> |registro<4>    |   10.232|
reg_address<0> |registro<5>    |   10.864|
reg_address<0> |registro<6>    |    8.323|
reg_address<0> |registro<7>    |    9.847|
reg_address<1> |registro<0>    |    6.827|
reg_address<1> |registro<1>    |    6.723|
reg_address<1> |registro<2>    |    7.877|
reg_address<1> |registro<3>    |    8.170|
reg_address<1> |registro<4>    |    9.832|
reg_address<1> |registro<5>    |   10.273|
reg_address<1> |registro<6>    |    7.949|
reg_address<1> |registro<7>    |    8.783|
---------------+---------------+---------+


Analysis completed Tue Sep 13 12:01:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



