

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'
================================================================
* Date:           Fri Jul 18 13:03:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      265|      265|  2.650 us|  2.650 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_4_VITIS_LOOP_61_5  |      263|      263|         9|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:61]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [cnn_layer.cpp:59]   --->   Operation 13 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 0, i5 %i_1" [cnn_layer.cpp:59]   --->   Operation 17 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 0, i5 %j" [cnn_layer.cpp:61]   --->   Operation 18 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln59 = br void %VITIS_LOOP_62_6" [cnn_layer.cpp:59]   --->   Operation 19 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i9 %indvar_flatten6" [cnn_layer.cpp:59]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln59 = icmp_eq  i9 %indvar_flatten6_load, i9 256" [cnn_layer.cpp:59]   --->   Operation 21 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%add_ln59 = add i9 %indvar_flatten6_load, i9 1" [cnn_layer.cpp:59]   --->   Operation 22 'add' 'add_ln59' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc50, void %for.end52.exitStub" [cnn_layer.cpp:59]   --->   Operation 23 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn_layer.cpp:61]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1"   --->   Operation 25 'load' 'i_1_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%icmp_ln61 = icmp_eq  i5 %j_load, i5 16" [cnn_layer.cpp:61]   --->   Operation 26 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%select_ln59 = select i1 %icmp_ln61, i5 0, i5 %j_load" [cnn_layer.cpp:59]   --->   Operation 27 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%p_mid1 = add i5 %i_1_load, i5 2"   --->   Operation 28 'add' 'p_mid1' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%empty = add i5 %i_1_load, i5 1"   --->   Operation 29 'add' 'empty' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%select_ln59_1 = select i1 %icmp_ln61, i5 %p_mid1, i5 %empty" [cnn_layer.cpp:59]   --->   Operation 30 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%select_ln59_2 = select i1 %icmp_ln61, i5 %empty, i5 %i_1_load" [cnn_layer.cpp:59]   --->   Operation 31 'select' 'select_ln59_2' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %select_ln59_1" [cnn_layer.cpp:61]   --->   Operation 32 'zext' 'zext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.39ns)   --->   "%mul_ln61 = mul i11 %zext_ln61, i11 43" [cnn_layer.cpp:61]   --->   Operation 33 'mul' 'mul_ln61' <Predicate = (!icmp_ln59)> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln61, i32 7, i32 10" [cnn_layer.cpp:61]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 35 [9/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 35 'urem' 'urem_ln61' <Predicate = (!icmp_ln59)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln61, i32 7, i32 9" [cnn_layer.cpp:64]   --->   Operation 36 'partselect' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%indvars_iv_next = add i5 %select_ln59, i5 1" [cnn_layer.cpp:59]   --->   Operation 37 'add' 'indvars_iv_next' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [9/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 38 'urem' 'urem_ln64' <Predicate = (!icmp_ln59)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln59 = store i9 %add_ln59, i9 %indvar_flatten6" [cnn_layer.cpp:59]   --->   Operation 39 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 %select_ln59_2, i5 %i_1" [cnn_layer.cpp:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 %indvars_iv_next, i5 %j" [cnn_layer.cpp:61]   --->   Operation 41 'store' 'store_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln61 = br void %VITIS_LOOP_62_6" [cnn_layer.cpp:61]   --->   Operation 42 'br' 'br_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 43 [8/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 43 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp, i1 0" [cnn_layer.cpp:64]   --->   Operation 44 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_5, i3 0" [cnn_layer.cpp:64]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %tmp_6" [cnn_layer.cpp:64]   --->   Operation 46 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61 = sub i6 %tmp_7, i6 %zext_ln64" [cnn_layer.cpp:61]   --->   Operation 47 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i5 %indvars_iv_next" [cnn_layer.cpp:64]   --->   Operation 48 'zext' 'zext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.39ns)   --->   "%mul_ln64 = mul i11 %zext_ln64_5, i11 43" [cnn_layer.cpp:64]   --->   Operation 49 'mul' 'mul_ln64' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln64, i32 7, i32 10" [cnn_layer.cpp:64]   --->   Operation 50 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [8/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 51 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i4 %tmp_8" [cnn_layer.cpp:64]   --->   Operation 52 'zext' 'zext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i6 %sub_ln61, i6 %zext_ln64_6" [cnn_layer.cpp:64]   --->   Operation 53 'add' 'add_ln64' <Predicate = true> <Delay = 2.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 54 [7/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 54 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [7/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 55 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 56 [6/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 56 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [6/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 57 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 58 [5/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 58 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [5/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 59 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.60>
ST_6 : Operation 60 [4/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 60 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [4/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 61 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 62 [3/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 62 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 63 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.60>
ST_8 : Operation 64 [2/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 64 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 65 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_4_VITIS_LOOP_61_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 68 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_45 = trunc i2 %urem_ln61" [cnn_layer.cpp:61]   --->   Operation 69 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:61]   --->   Operation 70 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 71 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i2 %urem_ln64" [cnn_layer.cpp:64]   --->   Operation 72 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] ( I:3.31ns O:3.31ns )   --->   "%input_s_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_s" [cnn_layer.cpp:64]   --->   Operation 73 'read' 'input_s_read' <Predicate = true> <Delay = 3.31> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i6 %add_ln64" [cnn_layer.cpp:64]   --->   Operation 74 'zext' 'zext_ln64_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 75 'getelementptr' 'input_buf_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 76 'getelementptr' 'input_buf_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 77 'getelementptr' 'input_buf_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 78 'getelementptr' 'input_buf_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 79 'getelementptr' 'input_buf_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 80 'getelementptr' 'input_buf_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 81 'getelementptr' 'input_buf_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 82 'getelementptr' 'input_buf_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 83 'getelementptr' 'input_buf_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %empty_45, void %arrayidx4321.case.0, i2 1, void %arrayidx4321.case.2, i2 0, void %arrayidx4321.case.1" [cnn_layer.cpp:64]   --->   Operation 84 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.63>
ST_9 : Operation 85 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.023, i2 1, void %arrayidx4321.case.225, i2 0, void %arrayidx4321.case.124" [cnn_layer.cpp:64]   --->   Operation 85 'switch' 'switch_ln64' <Predicate = (empty_45 == 0)> <Delay = 0.63>
ST_9 : Operation 86 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_1_addr" [cnn_layer.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 87 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_2_addr" [cnn_layer.cpp:64]   --->   Operation 88 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 89 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_0_addr" [cnn_layer.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 91 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 92 'br' 'br_ln64' <Predicate = (empty_45 == 0)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.028, i2 1, void %arrayidx4321.case.230, i2 0, void %arrayidx4321.case.129" [cnn_layer.cpp:64]   --->   Operation 93 'switch' 'switch_ln64' <Predicate = (empty_45 == 1)> <Delay = 0.63>
ST_9 : Operation 94 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_1_addr" [cnn_layer.cpp:64]   --->   Operation 94 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 95 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_2_addr" [cnn_layer.cpp:64]   --->   Operation 96 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 97 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_0_addr" [cnn_layer.cpp:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 99 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 100 'br' 'br_ln64' <Predicate = (empty_45 == 1)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.018, i2 1, void %arrayidx4321.case.220, i2 0, void %arrayidx4321.case.119" [cnn_layer.cpp:64]   --->   Operation 101 'switch' 'switch_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0)> <Delay = 0.63>
ST_9 : Operation 102 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_1_addr" [cnn_layer.cpp:64]   --->   Operation 102 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 103 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_2_addr" [cnn_layer.cpp:64]   --->   Operation 104 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 105 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_0_addr" [cnn_layer.cpp:64]   --->   Operation 106 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 107 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_buf_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000]
i_1                   (alloca           ) [ 0100000000]
indvar_flatten6       (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln59            (store            ) [ 0000000000]
store_ln61            (store            ) [ 0000000000]
br_ln59               (br               ) [ 0000000000]
indvar_flatten6_load  (load             ) [ 0000000000]
icmp_ln59             (icmp             ) [ 0111111110]
add_ln59              (add              ) [ 0000000000]
br_ln59               (br               ) [ 0000000000]
j_load                (load             ) [ 0000000000]
i_1_load              (load             ) [ 0000000000]
icmp_ln61             (icmp             ) [ 0000000000]
select_ln59           (select           ) [ 0111111111]
p_mid1                (add              ) [ 0000000000]
empty                 (add              ) [ 0000000000]
select_ln59_1         (select           ) [ 0000000000]
select_ln59_2         (select           ) [ 0111111111]
zext_ln61             (zext             ) [ 0000000000]
mul_ln61              (mul              ) [ 0000000000]
tmp                   (partselect       ) [ 0110000000]
tmp_5                 (partselect       ) [ 0110000000]
indvars_iv_next       (add              ) [ 0110000000]
store_ln59            (store            ) [ 0000000000]
store_ln59            (store            ) [ 0000000000]
store_ln61            (store            ) [ 0000000000]
br_ln61               (br               ) [ 0000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000]
zext_ln64             (zext             ) [ 0000000000]
sub_ln61              (sub              ) [ 0000000000]
zext_ln64_5           (zext             ) [ 0000000000]
mul_ln64              (mul              ) [ 0000000000]
tmp_8                 (partselect       ) [ 0000000000]
zext_ln64_6           (zext             ) [ 0000000000]
add_ln64              (add              ) [ 0101111111]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
urem_ln61             (urem             ) [ 0000000000]
empty_45              (trunc            ) [ 0100000001]
specpipeline_ln61     (specpipeline     ) [ 0000000000]
urem_ln64             (urem             ) [ 0000000000]
trunc_ln64            (trunc            ) [ 0100000001]
input_s_read          (read             ) [ 0000000000]
zext_ln64_7           (zext             ) [ 0000000000]
input_buf_0_0_addr    (getelementptr    ) [ 0000000000]
input_buf_0_1_addr    (getelementptr    ) [ 0000000000]
input_buf_0_2_addr    (getelementptr    ) [ 0000000000]
input_buf_1_0_addr    (getelementptr    ) [ 0000000000]
input_buf_1_1_addr    (getelementptr    ) [ 0000000000]
input_buf_1_2_addr    (getelementptr    ) [ 0000000000]
input_buf_2_0_addr    (getelementptr    ) [ 0000000000]
input_buf_2_1_addr    (getelementptr    ) [ 0000000000]
input_buf_2_2_addr    (getelementptr    ) [ 0000000000]
switch_ln64           (switch           ) [ 0000000000]
switch_ln64           (switch           ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
switch_ln64           (switch           ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
switch_ln64           (switch           ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf_2_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_buf_2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buf_1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_buf_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_buf_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_buf_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buf_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_buf_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_59_4_VITIS_LOOP_61_5_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten6_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_s_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_s_read/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_buf_0_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_0_addr/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_buf_0_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_1_addr/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_buf_0_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_0_2_addr/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="input_buf_1_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_0_addr/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_buf_1_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_1_addr/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_buf_1_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_1_2_addr/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_buf_2_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_0_addr/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="input_buf_2_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_1_addr/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_buf_2_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_2_2_addr/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln64_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln64_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln64_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln64_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln64_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln64_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln64_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln64_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln64_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln64/9 switch_ln64/9 switch_ln64/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln59_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln61_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten6_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln59_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln59_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_1_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln61_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln59_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_mid1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln59_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln59_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln61_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="mul_ln61_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln61/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="0" index="3" bw="5" slack="0"/>
<pin id="344" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvars_iv_next_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln64/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln59_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln59_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln61_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln64_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln61_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln64_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_5/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="mul_ln64_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="7" slack="0"/>
<pin id="406" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="11" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="0" index="3" bw="5" slack="0"/>
<pin id="414" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln64_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_6/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln64_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_45_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln64_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln64_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="7"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_7/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="switch_ln64_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln64/9 "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="indvar_flatten6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln59_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="7"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="483" class="1005" name="select_ln59_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="1"/>
<pin id="485" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="488" class="1005" name="select_ln59_2_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_2 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="1"/>
<pin id="495" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_5_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="503" class="1005" name="indvars_iv_next_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="508" class="1005" name="add_ln64_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="7"/>
<pin id="510" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="96" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="130" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="137" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="96" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="123" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="96" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="151" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="96" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="158" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="96" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="144" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="96" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="109" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="96" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="116" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="96" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="102" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="268" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="268" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="271" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="291" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="271" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="291" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="268" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="297" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="305" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="317" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="277" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="277" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="259" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="305" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="349" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="393"><net_src comp="376" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="383" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="409" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="394" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="333" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="355" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="449"><net_src comp="438" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="455"><net_src comp="429" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="82" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="84" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="468"><net_src comp="88" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="475"><net_src comp="92" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="482"><net_src comp="253" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="277" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="491"><net_src comp="305" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="496"><net_src comp="323" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="501"><net_src comp="339" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="506"><net_src comp="349" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="511"><net_src comp="423" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="438" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buf_2_2 | {9 }
	Port: input_buf_2_1 | {9 }
	Port: input_buf_2_0 | {9 }
	Port: input_buf_1_2 | {9 }
	Port: input_buf_1_1 | {9 }
	Port: input_buf_1_0 | {9 }
	Port: input_buf_0_2 | {9 }
	Port: input_buf_0_1 | {9 }
	Port: input_buf_0_0 | {9 }
 - Input state : 
	Port: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 : input_s | {9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln59 : 1
		store_ln61 : 1
		indvar_flatten6_load : 1
		icmp_ln59 : 2
		add_ln59 : 2
		br_ln59 : 3
		j_load : 1
		i_1_load : 1
		icmp_ln61 : 2
		select_ln59 : 3
		p_mid1 : 2
		empty : 2
		select_ln59_1 : 3
		select_ln59_2 : 3
		zext_ln61 : 4
		mul_ln61 : 5
		tmp : 6
		urem_ln61 : 4
		tmp_5 : 6
		indvars_iv_next : 4
		urem_ln64 : 4
		store_ln59 : 3
		store_ln59 : 4
		store_ln61 : 5
	State 2
		zext_ln64 : 1
		sub_ln61 : 2
		mul_ln64 : 1
		tmp_8 : 2
		zext_ln64_6 : 3
		add_ln64 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_45 : 1
		trunc_ln64 : 1
		input_buf_0_0_addr : 1
		input_buf_0_1_addr : 1
		input_buf_0_2_addr : 1
		input_buf_1_0_addr : 1
		input_buf_1_1_addr : 1
		input_buf_1_2_addr : 1
		input_buf_2_0_addr : 1
		input_buf_2_1_addr : 1
		input_buf_2_2_addr : 1
		switch_ln64 : 2
		switch_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		switch_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		switch_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   urem   |        grp_fu_333       |    0    |    99   |    55   |
|          |        grp_fu_355       |    0    |    99   |    55   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln61_fu_317     |    0    |    0    |    30   |
|          |     mul_ln64_fu_403     |    0    |    0    |    30   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln59_fu_259     |    0    |    0    |    9    |
|          |      p_mid1_fu_285      |    0    |    0    |    7    |
|    add   |       empty_fu_291      |    0    |    0    |    7    |
|          |  indvars_iv_next_fu_349 |    0    |    0    |    7    |
|          |     add_ln64_fu_423     |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln59_fu_253    |    0    |    0    |    9    |
|          |     icmp_ln61_fu_271    |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln59_fu_277   |    0    |    0    |    5    |
|  select  |   select_ln59_1_fu_297  |    0    |    0    |    5    |
|          |   select_ln59_2_fu_305  |    0    |    0    |    5    |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln61_fu_394     |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|   read   | input_s_read_read_fu_96 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  switch  |        grp_fu_228       |    0    |    0    |    0    |
|          |    switch_ln64_fu_450   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln61_fu_313    |    0    |    0    |    0    |
|          |     zext_ln64_fu_390    |    0    |    0    |    0    |
|   zext   |    zext_ln64_5_fu_400   |    0    |    0    |    0    |
|          |    zext_ln64_6_fu_419   |    0    |    0    |    0    |
|          |    zext_ln64_7_fu_438   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_323       |    0    |    0    |    0    |
|partselect|       tmp_5_fu_339      |    0    |    0    |    0    |
|          |       tmp_8_fu_409      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_6_fu_376      |    0    |    0    |    0    |
|          |       tmp_7_fu_383      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     empty_45_fu_429     |    0    |    0    |    0    |
|          |    trunc_ln64_fu_433    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   198   |   245   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln64_reg_508   |    6   |
|      i_1_reg_465      |    5   |
|   icmp_ln59_reg_479   |    1   |
|indvar_flatten6_reg_472|    9   |
|indvars_iv_next_reg_503|    5   |
|       j_reg_458       |    5   |
| select_ln59_2_reg_488 |    5   |
|  select_ln59_reg_483  |    5   |
|     tmp_5_reg_498     |    3   |
|      tmp_reg_493      |    4   |
+-----------------------+--------+
|         Total         |   48   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_333 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_fu_355 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   20   ||  2.596  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   198  |   245  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   18   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   246  |   263  |
+-----------+--------+--------+--------+--------+
