// Seed: 1368084458
module module_0 ();
  reg id_1;
  final
    if (id_1)
      if (1)
        if (1'b0) @(negedge id_1 or posedge 1) $display(1);
        else id_1 <= id_1;
      else if (1) $display(id_1);
      else id_1 <= 1'd0 && id_1;
  supply1 id_2, id_3, id_4;
  wand id_5 = id_3 && 1'b0 * (1);
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
);
  initial id_3[1];
  module_0();
endmodule
