 
{
   
    "BENCHMARKS": {
        "cic_core_integrator": {
            "status": "active",
            "top": "integrator",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/cic_core/trunk/src/integrator.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cic_core_downsampler": {
            "status": "active",
            "top": "downsampler",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/cic_core/trunk/src/downsampler.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cic_core__comb": {
            "status": "active",
            "top": "comb",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/cic_core/trunk/src/comb.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cic_d": {
            "status": "active",
            "top": "cic_d",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/cic_core/trunk/src/cic_d.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cic_i": {
            "status": "active",
            "top": "cic_i",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/cic_core/trunk/src/cic_i.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fft_int": {
            "status": "active",
            "top": "fft_int",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/fft2_size/fft_int/fft_int.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ifft_int": {
            "status": "active",
            "top": "ifft_int",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/fft2_size/fft_int/ifft_int.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ifft_int_size": {
            "status": "active",
            "top": "fft_int_size",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/fft2_size/fft_int_size/fft_int_size.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lpffir": {
            "status": "active",
            "top": "lpffir_core",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/Cores/OpenCores_designs/DSP_core/lpffir/trucnk/rtl/lpffir_core.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        }
    }
}