/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_chip2chip_v5_0_4
/opt/MentorGraphics/modeltech/bin/vmap axi_chip2chip_v5_0_4 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_chip2chip_v5_0_4
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work axi_chip2chip_v5_0_4 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_chip2chip_v5_0_4/.cxl.verilog.axi_chip2chip_v5_0_4.axi_chip2chip_v5_0_4.lin64.cmf
