// Seed: 1824416604
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  uwire id_7;
  type_10(
      1, id_1, id_2, 1, id_1 == id_2, 1
  );
  assign id_2 = 1;
  type_11(
      id_5, 1
  ); type_12(
      1, 1'b0
  );
  assign id_3 = 1;
  logic id_8 = 1;
  type_14(
      1, id_7[1], 1
  );
endmodule
