set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {YL_adder.vo YL_adder_v.sdo}}
	{{"Fast Model"} {YL_adder_fast.vo YL_adder_v_fast.sdo}}
}
