

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Mon Jul 14 02:16:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   504806|   504806|  5.048 ms|  5.048 ms|  504807|  504807|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1   |     1332|     1332|       333|          -|          -|     4|        no|
        |- VITIS_LOOP_145_1  |   102592|   102592|      6412|          -|          -|    16|        no|
        |- VITIS_LOOP_171_1  |   102784|   102784|      3212|          -|          -|    32|        no|
        |- VITIS_LOOP_197_1  |   205184|   205184|      6412|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 33 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 40 
37 --> 38 
38 --> 39 
39 --> 36 
40 --> 41 
41 --> 42 45 
42 --> 43 
43 --> 44 
44 --> 41 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 83 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_loc = alloca i64 1"   --->   Operation 84 'alloca' 'conv_i_i_i127_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_Dense = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 85 'alloca' 'out_Dense' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%OutPadConv0 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:9]   --->   Operation 86 'alloca' 'OutPadConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%OutConv0 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:10]   --->   Operation 87 'alloca' 'OutConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%OutPadConv1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11]   --->   Operation 88 'alloca' 'OutPadConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%OutPadConv1_1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11]   --->   Operation 89 'alloca' 'OutPadConv1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%OutPadConv1_2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11]   --->   Operation 90 'alloca' 'OutPadConv1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%OutConv1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:12]   --->   Operation 91 'alloca' 'OutConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%OutPool0 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:13]   --->   Operation 92 'alloca' 'OutPool0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%OutPadConv2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14]   --->   Operation 93 'alloca' 'OutPadConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OutPadConv2_1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14]   --->   Operation 94 'alloca' 'OutPadConv2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OutConv2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:15]   --->   Operation 95 'alloca' 'OutConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OutPadConv3 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16]   --->   Operation 96 'alloca' 'OutPadConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%OutPadConv3_1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16]   --->   Operation 97 'alloca' 'OutPadConv3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%OutPadConv3_2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16]   --->   Operation 98 'alloca' 'OutPadConv3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%OutConv3 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:17]   --->   Operation 99 'alloca' 'OutConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutPool1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:18]   --->   Operation 100 'alloca' 'OutPool1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%OutPadConv4 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19]   --->   Operation 101 'alloca' 'OutPadConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%OutPadConv4_1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19]   --->   Operation 102 'alloca' 'OutPadConv4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%OutPadConv4_2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19]   --->   Operation 103 'alloca' 'OutPadConv4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%OutConv4 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:20]   --->   Operation 104 'alloca' 'OutConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%OutPadConv5 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:21]   --->   Operation 105 'alloca' 'OutPadConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%OutConv5 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:22]   --->   Operation 106 'alloca' 'OutConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%OutPool2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:23]   --->   Operation 107 'alloca' 'OutPool2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%OutPadConv6 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:24]   --->   Operation 108 'alloca' 'OutPadConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%OutConv6 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:25]   --->   Operation 109 'alloca' 'OutConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%OutPadConv7 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:26]   --->   Operation 110 'alloca' 'OutPadConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%OutConv7 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:27]   --->   Operation 111 'alloca' 'OutConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%OutPool3 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 112 'alloca' 'OutPool3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%OutPool3_1 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 113 'alloca' 'OutPool3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%OutPool3_2 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 114 'alloca' 'OutPool3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%OutPool3_3 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 115 'alloca' 'OutPool3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%OutPool3_4 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 116 'alloca' 'OutPool3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%OutPool3_5 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 117 'alloca' 'OutPool3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%OutPool3_6 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 118 'alloca' 'OutPool3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%OutPool3_7 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 119 'alloca' 'OutPool3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%OutPool3_8 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 120 'alloca' 'OutPool3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%OutPool3_9 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28]   --->   Operation 121 'alloca' 'OutPool3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29]   --->   Operation 122 'alloca' 'OutGlobalAverPool1D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%OutDense0 = alloca i64 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30]   --->   Operation 123 'alloca' 'OutDense0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 0, i3 %n_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 125 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8]   --->   Operation 126 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InModel, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %InModel"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OutModel"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OutModel, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Weights"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (1.63ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loop_for_ap_0.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 134 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%n_2 = load i3 %n_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 135 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.67ns)   --->   "%icmp_ln15 = icmp_eq  i3 %n_2, i3 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 136 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.67ns)   --->   "%add_ln15 = add i3 %n_2, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 137 'add' 'add_ln15' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %loop_for_ap_0.i.split, void %for.body4.i9.preheader" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 138 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %n_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 139 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %n_2, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 140 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.78ns)   --->   "%empty = add i5 %p_shl, i5 %zext_ln15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 141 'add' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_cast129 = zext i5 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 142 'zext' 'p_cast129' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty_214 = trunc i5 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 143 'trunc' 'empty_214' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.78ns)   --->   "%arrayidx3_sum = add i5 %zext_ln15, i5 20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 144 'add' 'arrayidx3_sum' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%arrayidx3_sum_cast = zext i5 %arrayidx3_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 145 'zext' 'arrayidx3_sum_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx3_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 146 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 147 'load' 'Weights_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%Weights_addr_1 = getelementptr i16 %Weights, i64 0, i64 %p_cast129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 148 'getelementptr' 'Weights_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (1.23ns)   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 149 'load' 'Weights_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln15 = store i3 %add_ln15, i3 %n_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 150 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 151 'alloca' 'n' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1_2, i16 %OutPadConv1_1, i16 %OutPadConv1, i16 %OutConv0"   --->   Operation 152 'call' 'call_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln145 = store i5 0, i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 153 'store' 'store_ln145' <Predicate = (icmp_ln15)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.03>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i4 %empty_214" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 154 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 155 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 156 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_1 = load i14 %Weights_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 156 'load' 'Weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 157 [1/1] (0.79ns)   --->   "%empty_217 = add i5 %p_cast_cast, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 157 'add' 'empty_217' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast130 = zext i5 %empty_217" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 158 'zext' 'p_cast130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%Weights_addr_2 = getelementptr i16 %Weights, i64 0, i64 %p_cast130" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 159 'getelementptr' 'Weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [2/2] (1.23ns)   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 160 'load' 'Weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 161 [1/1] (0.79ns)   --->   "%empty_218 = add i5 %p_cast_cast, i5 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 161 'add' 'empty_218' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast131 = zext i5 %empty_218" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 162 'zext' 'p_cast131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%Weights_addr_3 = getelementptr i16 %Weights, i64 0, i64 %p_cast131" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 163 'getelementptr' 'Weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (1.23ns)   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 164 'load' 'Weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 165 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_2 = load i14 %Weights_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 165 'load' 'Weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 166 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_3 = load i14 %Weights_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 166 'load' 'Weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 167 [1/1] (0.79ns)   --->   "%empty_219 = add i5 %p_cast_cast, i5 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 167 'add' 'empty_219' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast132 = zext i5 %empty_219" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 168 'zext' 'p_cast132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%Weights_addr_4 = getelementptr i16 %Weights, i64 0, i64 %p_cast132" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 169 'getelementptr' 'Weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (1.23ns)   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 170 'load' 'Weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 171 [1/1] (0.79ns)   --->   "%empty_220 = add i5 %p_cast_cast, i5 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 171 'add' 'empty_220' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast133 = zext i5 %empty_220" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 172 'zext' 'p_cast133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%Weights_addr_5 = getelementptr i16 %Weights, i64 0, i64 %p_cast133" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 173 'getelementptr' 'Weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [2/2] (1.23ns)   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 174 'load' 'Weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_215 = trunc i3 %n_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 175 'trunc' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty_215, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 176 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %n_2, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 177 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%p_shl562 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 178 'zext' 'p_shl562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.78ns)   --->   "%empty_216 = add i10 %p_shl2, i10 %p_shl562" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 179 'add' 'empty_216' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_4 = load i14 %Weights_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 180 'load' 'Weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 181 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_5 = load i14 %Weights_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 181 'load' 'Weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln15 = call void @CNN_Pipeline_loop_for_ap_0, i16 %OutPadConv0, i16 %Weights_load_1, i16 %Weights_load_2, i16 %Weights_load_3, i16 %Weights_load_4, i16 %Weights_load_5, i16 %Weights_load, i10 %empty_216, i16 %OutConv0, i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 182 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 184 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln15 = call void @CNN_Pipeline_loop_for_ap_0, i16 %OutPadConv0, i16 %Weights_load_1, i16 %Weights_load_2, i16 %Weights_load_3, i16 %Weights_load_4, i16 %Weights_load_5, i16 %Weights_load, i10 %empty_216, i16 %OutConv0, i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 185 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln15 = br void %loop_for_ap_0.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 186 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1_2, i16 %OutPadConv1_1, i16 %OutPadConv1, i16 %OutConv0"   --->   Operation 187 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutPadConv1_1, i16 %OutPadConv1_2, i16 %OutConv1"   --->   Operation 188 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutPadConv1_1, i16 %OutPadConv1_2, i16 %OutConv1"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 7> <Delay = 1.64>
ST_12 : Operation 191 [1/2] (1.64ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2_1, i16 %OutPadConv2, i16 %OutPool0"   --->   Operation 192 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 9> <Delay = 1.64>
ST_14 : Operation 193 [1/2] (1.64ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2_1, i16 %OutPadConv2, i16 %OutPool0"   --->   Operation 193 'call' 'call_ln0' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutPadConv2_1, i16 %OutConv2"   --->   Operation 194 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutPadConv2_1, i16 %OutConv2"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3_2, i16 %OutPadConv3_1, i16 %OutPadConv3, i16 %OutConv2"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3_2, i16 %OutPadConv3_1, i16 %OutPadConv3, i16 %OutConv2"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutPadConv3_1, i16 %OutPadConv3_2, i16 %OutConv3"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 15> <Delay = 0.00>
ST_20 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutPadConv3_1, i16 %OutPadConv3_2, i16 %OutConv3"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 200 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1"   --->   Operation 200 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 17> <Delay = 1.64>
ST_22 : Operation 201 [1/2] (1.64ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1"   --->   Operation 201 'call' 'call_ln0' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 18> <Delay = 0.00>
ST_23 : Operation 202 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4_2, i16 %OutPadConv4_1, i16 %OutPadConv4, i16 %OutPool1"   --->   Operation 202 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 19> <Delay = 0.00>
ST_24 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4_2, i16 %OutPadConv4_1, i16 %OutPadConv4, i16 %OutPool1"   --->   Operation 203 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 20> <Delay = 0.00>
ST_25 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutPadConv4_1, i16 %OutPadConv4_2, i16 %OutConv4"   --->   Operation 204 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 21> <Delay = 0.00>
ST_26 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutPadConv4_1, i16 %OutPadConv4_2, i16 %OutConv4"   --->   Operation 205 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 22> <Delay = 0.00>
ST_27 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4"   --->   Operation 206 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4"   --->   Operation 207 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln145 = br void %loop_for_ap_5.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 208 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 2.04>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%n_4 = load i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 209 'load' 'n_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln145 = icmp_eq  i5 %n_4, i5 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 210 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln145 = add i5 %n_4, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 211 'add' 'add_ln145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %loop_for_ap_5.i.split, void %if.end.i.i.i.i336.preheader" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 212 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i5 %n_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 213 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.80ns)   --->   "%arrayidx37_sum = add i12 %zext_ln145, i12 2540" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 214 'add' 'arrayidx37_sum' <Predicate = (!icmp_ln145)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%arrayidx37_sum_cast = zext i12 %arrayidx37_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 215 'zext' 'arrayidx37_sum_cast' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%Weights_addr_128 = getelementptr i16 %Weights, i64 0, i64 %arrayidx37_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 216 'getelementptr' 'Weights_addr_128' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_29 : Operation 217 [2/2] (1.23ns)   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 217 'load' 'Weights_load_128' <Predicate = (!icmp_ln145)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_29 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln145 = store i5 %add_ln145, i5 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 218 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.42>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%n_3 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 219 'alloca' 'n_3' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_29 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2"   --->   Operation 220 'call' 'call_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 221 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 0, i6 %n_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 221 'store' 'store_ln171' <Predicate = (icmp_ln145)> <Delay = 0.42>

State 30 <SV = 25> <Delay = 1.23>
ST_30 : Operation 222 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_128 = load i14 %Weights_addr_128" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 222 'load' 'Weights_load_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 31 <SV = 26> <Delay = 0.79>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %n_4, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 223 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_212 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %n_4, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 224 'bitconcatenate' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl560 = zext i9 %tmp_212" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 225 'zext' 'p_shl560' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (0.79ns)   --->   "%p_cast105 = add i11 %p_shl3, i11 %p_shl560" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 226 'add' 'p_cast105' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln145 = call void @CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i11 %p_cast105, i16 %Weights, i16 %OutPadConv5, i16 %Weights_load_128, i16 %OutConv5, i16 %Weights_load_128" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 227 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 27> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 229 'specloopname' 'specloopname_ln145' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln145 = call void @CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i11 %p_cast105, i16 %Weights, i16 %OutPadConv5, i16 %Weights_load_128, i16 %OutConv5, i16 %Weights_load_128" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 230 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln145 = br void %loop_for_ap_5.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44]   --->   Operation 231 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 33 <SV = 25> <Delay = 1.64>
ST_33 : Operation 232 [1/2] (1.64ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 26> <Delay = 0.00>
ST_34 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2"   --->   Operation 233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 27> <Delay = 0.00>
ST_35 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln171 = br void %loop_for_ap_6.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 235 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>

State 36 <SV = 28> <Delay = 2.05>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%n_6 = load i6 %n_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 236 'load' 'n_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.78ns)   --->   "%icmp_ln171 = icmp_eq  i6 %n_6, i6 32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 237 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [1/1] (0.78ns)   --->   "%add_ln171 = add i6 %n_6, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 238 'add' 'add_ln171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %loop_for_ap_6.i.split, void %for.body4.i422.preheader" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 239 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %n_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 240 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.82ns)   --->   "%arrayidx45_sum = add i13 %zext_ln171, i13 5116" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 241 'add' 'arrayidx45_sum' <Predicate = (!icmp_ln171)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%arrayidx45_sum_cast = zext i13 %arrayidx45_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 242 'zext' 'arrayidx45_sum_cast' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%Weights_addr_129 = getelementptr i16 %Weights, i64 0, i64 %arrayidx45_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 243 'getelementptr' 'Weights_addr_129' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_36 : Operation 244 [2/2] (1.23ns)   --->   "%Weights_load_129 = load i14 %Weights_addr_129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 244 'load' 'Weights_load_129' <Predicate = (!icmp_ln171)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_36 : Operation 245 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %n_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 245 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>
ST_36 : Operation 246 [1/1] (0.00ns)   --->   "%n_5 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 246 'alloca' 'n_5' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_36 : Operation 247 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6"   --->   Operation 247 'call' 'call_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_36 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 0, i6 %n_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 248 'store' 'store_ln197' <Predicate = (icmp_ln171)> <Delay = 0.42>

State 37 <SV = 29> <Delay = 1.23>
ST_37 : Operation 249 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_129 = load i14 %Weights_addr_129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 249 'load' 'Weights_load_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 38 <SV = 30> <Delay = 0.80>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %n_6, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 250 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_213 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %n_6, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 251 'bitconcatenate' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%p_shl558 = zext i10 %tmp_213" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 252 'zext' 'p_shl558' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 253 [1/1] (0.80ns)   --->   "%p_cast121 = add i12 %p_shl4, i12 %p_shl558" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 253 'add' 'p_cast121' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %n_6, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 254 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_214 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %n_6, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 255 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i9 %tmp_214" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 256 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 257 [1/1] (0.79ns)   --->   "%add_ln173 = add i11 %p_shl5, i11 %zext_ln173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 257 'add' 'add_ln173' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 258 [2/2] (0.00ns)   --->   "%call_ln171 = call void @CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i12 %p_cast121, i16 %Weights, i16 %OutPadConv6, i16 %Weights_load_129, i11 %add_ln173, i16 %OutConv6, i16 %Weights_load_129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 258 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 31> <Delay = 0.00>
ST_39 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 260 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln171 = call void @CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i12 %p_cast121, i16 %Weights, i16 %OutPadConv6, i16 %Weights_load_129, i11 %add_ln173, i16 %OutConv6, i16 %Weights_load_129" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 261 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_39 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln171 = br void %loop_for_ap_6.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 262 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>

State 40 <SV = 29> <Delay = 0.00>
ST_40 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6"   --->   Operation 263 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_40 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_for_ap_7.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 264 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 41 <SV = 30> <Delay = 2.06>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%n_7 = load i6 %n_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 265 'load' 'n_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (0.78ns)   --->   "%icmp_ln197 = icmp_eq  i6 %n_7, i6 32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 266 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [1/1] (0.78ns)   --->   "%add_ln197 = add i6 %n_7, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 267 'add' 'add_ln197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %loop_for_ap_7.i.split, void %if.end.i.i.i.i483.preheader" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 268 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i6 %n_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 269 'zext' 'zext_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.83ns)   --->   "%arrayidx51_sum = add i14 %zext_ln197, i14 10268" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 270 'add' 'arrayidx51_sum' <Predicate = (!icmp_ln197)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%arrayidx51_sum_cast = zext i14 %arrayidx51_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 271 'zext' 'arrayidx51_sum_cast' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (0.00ns)   --->   "%Weights_addr_130 = getelementptr i16 %Weights, i64 0, i64 %arrayidx51_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 272 'getelementptr' 'Weights_addr_130' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_41 : Operation 273 [2/2] (1.23ns)   --->   "%Weights_load_130 = load i14 %Weights_addr_130" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 273 'load' 'Weights_load_130' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_41 : Operation 274 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 %add_ln197, i6 %n_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 274 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.42>
ST_41 : Operation 275 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7"   --->   Operation 275 'call' 'call_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 31> <Delay = 1.23>
ST_42 : Operation 276 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_130 = load i14 %Weights_addr_130" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 276 'load' 'Weights_load_130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 43 <SV = 32> <Delay = 0.82>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %n_7, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 277 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_215 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %n_7, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 278 'bitconcatenate' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl554 = zext i11 %tmp_215" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 279 'zext' 'p_shl554' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 280 [1/1] (0.82ns)   --->   "%p_cast125 = add i13 %p_shl6, i13 %p_shl554" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 280 'add' 'p_cast125' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_216 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %n_7, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 281 'bitconcatenate' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i9 %tmp_216" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 282 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 283 [1/1] (0.79ns)   --->   "%add_ln199 = add i11 %tmp_215, i11 %zext_ln199" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 283 'add' 'add_ln199' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 284 [2/2] (0.00ns)   --->   "%call_ln197 = call void @CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i13 %p_cast125, i16 %Weights, i16 %OutPadConv7, i16 %Weights_load_130, i11 %add_ln199, i16 %OutConv7, i16 %Weights_load_130" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 284 'call' 'call_ln197' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 33> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 285 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 286 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 287 [1/2] (0.00ns)   --->   "%call_ln197 = call void @CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i13 %p_cast125, i16 %Weights, i16 %OutPadConv7, i16 %Weights_load_130, i11 %add_ln199, i16 %OutConv7, i16 %Weights_load_130" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 287 'call' 'call_ln197' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_for_ap_7.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49]   --->   Operation 288 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 45 <SV = 31> <Delay = 0.00>
ST_45 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7"   --->   Operation 289 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 32> <Delay = 0.00>
ST_46 : Operation 290 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D"   --->   Operation 290 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 33> <Delay = 0.00>
ST_47 : Operation 291 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D"   --->   Operation 291 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 34> <Delay = 0.67>
ST_48 : Operation 292 [1/1] (0.00ns)   --->   "%input_Dense_addr = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52]   --->   Operation 292 'getelementptr' 'input_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 293 [2/2] (0.67ns)   --->   "%input_Dense_load = load i5 %input_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52]   --->   Operation 293 'load' 'input_Dense_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%input_Dense_addr_1 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 1"   --->   Operation 294 'getelementptr' 'input_Dense_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [2/2] (0.67ns)   --->   "%input_Dense_load_1 = load i5 %input_Dense_addr_1"   --->   Operation 295 'load' 'input_Dense_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 49 <SV = 35> <Delay = 0.67>
ST_49 : Operation 296 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load = load i5 %input_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52]   --->   Operation 296 'load' 'input_Dense_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 297 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_1 = load i5 %input_Dense_addr_1"   --->   Operation 297 'load' 'input_Dense_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%input_Dense_addr_2 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 2"   --->   Operation 298 'getelementptr' 'input_Dense_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [2/2] (0.67ns)   --->   "%input_Dense_load_2 = load i5 %input_Dense_addr_2"   --->   Operation 299 'load' 'input_Dense_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 300 [1/1] (0.00ns)   --->   "%input_Dense_addr_3 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 3"   --->   Operation 300 'getelementptr' 'input_Dense_addr_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 301 [2/2] (0.67ns)   --->   "%input_Dense_load_3 = load i5 %input_Dense_addr_3"   --->   Operation 301 'load' 'input_Dense_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 50 <SV = 36> <Delay = 0.67>
ST_50 : Operation 302 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_2 = load i5 %input_Dense_addr_2"   --->   Operation 302 'load' 'input_Dense_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 303 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_3 = load i5 %input_Dense_addr_3"   --->   Operation 303 'load' 'input_Dense_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 304 [1/1] (0.00ns)   --->   "%input_Dense_addr_4 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 4"   --->   Operation 304 'getelementptr' 'input_Dense_addr_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 305 [2/2] (0.67ns)   --->   "%input_Dense_load_4 = load i5 %input_Dense_addr_4"   --->   Operation 305 'load' 'input_Dense_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 306 [1/1] (0.00ns)   --->   "%input_Dense_addr_5 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 5"   --->   Operation 306 'getelementptr' 'input_Dense_addr_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 307 [2/2] (0.67ns)   --->   "%input_Dense_load_5 = load i5 %input_Dense_addr_5"   --->   Operation 307 'load' 'input_Dense_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 51 <SV = 37> <Delay = 0.67>
ST_51 : Operation 308 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_4 = load i5 %input_Dense_addr_4"   --->   Operation 308 'load' 'input_Dense_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 309 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_5 = load i5 %input_Dense_addr_5"   --->   Operation 309 'load' 'input_Dense_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "%input_Dense_addr_6 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 6"   --->   Operation 310 'getelementptr' 'input_Dense_addr_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 311 [2/2] (0.67ns)   --->   "%input_Dense_load_6 = load i5 %input_Dense_addr_6"   --->   Operation 311 'load' 'input_Dense_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%input_Dense_addr_7 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 7"   --->   Operation 312 'getelementptr' 'input_Dense_addr_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 313 [2/2] (0.67ns)   --->   "%input_Dense_load_7 = load i5 %input_Dense_addr_7"   --->   Operation 313 'load' 'input_Dense_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 52 <SV = 38> <Delay = 0.67>
ST_52 : Operation 314 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_6 = load i5 %input_Dense_addr_6"   --->   Operation 314 'load' 'input_Dense_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 315 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_7 = load i5 %input_Dense_addr_7"   --->   Operation 315 'load' 'input_Dense_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%input_Dense_addr_8 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 8"   --->   Operation 316 'getelementptr' 'input_Dense_addr_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 317 [2/2] (0.67ns)   --->   "%input_Dense_load_8 = load i5 %input_Dense_addr_8"   --->   Operation 317 'load' 'input_Dense_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 318 [1/1] (0.00ns)   --->   "%input_Dense_addr_9 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 9"   --->   Operation 318 'getelementptr' 'input_Dense_addr_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 319 [2/2] (0.67ns)   --->   "%input_Dense_load_9 = load i5 %input_Dense_addr_9"   --->   Operation 319 'load' 'input_Dense_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 53 <SV = 39> <Delay = 0.67>
ST_53 : Operation 320 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_8 = load i5 %input_Dense_addr_8"   --->   Operation 320 'load' 'input_Dense_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 321 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_9 = load i5 %input_Dense_addr_9"   --->   Operation 321 'load' 'input_Dense_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%input_Dense_addr_10 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 10"   --->   Operation 322 'getelementptr' 'input_Dense_addr_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 323 [2/2] (0.67ns)   --->   "%input_Dense_load_10 = load i5 %input_Dense_addr_10"   --->   Operation 323 'load' 'input_Dense_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 324 [1/1] (0.00ns)   --->   "%input_Dense_addr_11 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 11"   --->   Operation 324 'getelementptr' 'input_Dense_addr_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 325 [2/2] (0.67ns)   --->   "%input_Dense_load_11 = load i5 %input_Dense_addr_11"   --->   Operation 325 'load' 'input_Dense_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 54 <SV = 40> <Delay = 0.67>
ST_54 : Operation 326 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_10 = load i5 %input_Dense_addr_10"   --->   Operation 326 'load' 'input_Dense_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 327 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_11 = load i5 %input_Dense_addr_11"   --->   Operation 327 'load' 'input_Dense_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 328 [1/1] (0.00ns)   --->   "%input_Dense_addr_12 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 12"   --->   Operation 328 'getelementptr' 'input_Dense_addr_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 329 [2/2] (0.67ns)   --->   "%input_Dense_load_12 = load i5 %input_Dense_addr_12"   --->   Operation 329 'load' 'input_Dense_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 330 [1/1] (0.00ns)   --->   "%input_Dense_addr_13 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 13"   --->   Operation 330 'getelementptr' 'input_Dense_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 331 [2/2] (0.67ns)   --->   "%input_Dense_load_13 = load i5 %input_Dense_addr_13"   --->   Operation 331 'load' 'input_Dense_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 55 <SV = 41> <Delay = 0.67>
ST_55 : Operation 332 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_12 = load i5 %input_Dense_addr_12"   --->   Operation 332 'load' 'input_Dense_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 333 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_13 = load i5 %input_Dense_addr_13"   --->   Operation 333 'load' 'input_Dense_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 334 [1/1] (0.00ns)   --->   "%input_Dense_addr_14 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 14"   --->   Operation 334 'getelementptr' 'input_Dense_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 335 [2/2] (0.67ns)   --->   "%input_Dense_load_14 = load i5 %input_Dense_addr_14"   --->   Operation 335 'load' 'input_Dense_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 336 [1/1] (0.00ns)   --->   "%input_Dense_addr_15 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 15"   --->   Operation 336 'getelementptr' 'input_Dense_addr_15' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 337 [2/2] (0.67ns)   --->   "%input_Dense_load_15 = load i5 %input_Dense_addr_15"   --->   Operation 337 'load' 'input_Dense_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 56 <SV = 42> <Delay = 0.67>
ST_56 : Operation 338 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_14 = load i5 %input_Dense_addr_14"   --->   Operation 338 'load' 'input_Dense_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 339 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_15 = load i5 %input_Dense_addr_15"   --->   Operation 339 'load' 'input_Dense_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 340 [1/1] (0.00ns)   --->   "%input_Dense_addr_16 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 16"   --->   Operation 340 'getelementptr' 'input_Dense_addr_16' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 341 [2/2] (0.67ns)   --->   "%input_Dense_load_16 = load i5 %input_Dense_addr_16"   --->   Operation 341 'load' 'input_Dense_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 342 [1/1] (0.00ns)   --->   "%input_Dense_addr_17 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 17"   --->   Operation 342 'getelementptr' 'input_Dense_addr_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 343 [2/2] (0.67ns)   --->   "%input_Dense_load_17 = load i5 %input_Dense_addr_17"   --->   Operation 343 'load' 'input_Dense_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 57 <SV = 43> <Delay = 0.67>
ST_57 : Operation 344 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_16 = load i5 %input_Dense_addr_16"   --->   Operation 344 'load' 'input_Dense_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 345 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_17 = load i5 %input_Dense_addr_17"   --->   Operation 345 'load' 'input_Dense_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 346 [1/1] (0.00ns)   --->   "%input_Dense_addr_18 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 18"   --->   Operation 346 'getelementptr' 'input_Dense_addr_18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 347 [2/2] (0.67ns)   --->   "%input_Dense_load_18 = load i5 %input_Dense_addr_18"   --->   Operation 347 'load' 'input_Dense_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 348 [1/1] (0.00ns)   --->   "%input_Dense_addr_19 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 19"   --->   Operation 348 'getelementptr' 'input_Dense_addr_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 349 [2/2] (0.67ns)   --->   "%input_Dense_load_19 = load i5 %input_Dense_addr_19"   --->   Operation 349 'load' 'input_Dense_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 58 <SV = 44> <Delay = 0.67>
ST_58 : Operation 350 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_18 = load i5 %input_Dense_addr_18"   --->   Operation 350 'load' 'input_Dense_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 351 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_19 = load i5 %input_Dense_addr_19"   --->   Operation 351 'load' 'input_Dense_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 352 [1/1] (0.00ns)   --->   "%input_Dense_addr_20 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 20"   --->   Operation 352 'getelementptr' 'input_Dense_addr_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 353 [2/2] (0.67ns)   --->   "%input_Dense_load_20 = load i5 %input_Dense_addr_20"   --->   Operation 353 'load' 'input_Dense_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 354 [1/1] (0.00ns)   --->   "%input_Dense_addr_21 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 21"   --->   Operation 354 'getelementptr' 'input_Dense_addr_21' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 355 [2/2] (0.67ns)   --->   "%input_Dense_load_21 = load i5 %input_Dense_addr_21"   --->   Operation 355 'load' 'input_Dense_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 59 <SV = 45> <Delay = 0.67>
ST_59 : Operation 356 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_20 = load i5 %input_Dense_addr_20"   --->   Operation 356 'load' 'input_Dense_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_59 : Operation 357 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_21 = load i5 %input_Dense_addr_21"   --->   Operation 357 'load' 'input_Dense_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_59 : Operation 358 [1/1] (0.00ns)   --->   "%input_Dense_addr_22 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 22"   --->   Operation 358 'getelementptr' 'input_Dense_addr_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 359 [2/2] (0.67ns)   --->   "%input_Dense_load_22 = load i5 %input_Dense_addr_22"   --->   Operation 359 'load' 'input_Dense_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_59 : Operation 360 [1/1] (0.00ns)   --->   "%input_Dense_addr_23 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 23"   --->   Operation 360 'getelementptr' 'input_Dense_addr_23' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 361 [2/2] (0.67ns)   --->   "%input_Dense_load_23 = load i5 %input_Dense_addr_23"   --->   Operation 361 'load' 'input_Dense_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 60 <SV = 46> <Delay = 0.67>
ST_60 : Operation 362 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_22 = load i5 %input_Dense_addr_22"   --->   Operation 362 'load' 'input_Dense_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_60 : Operation 363 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_23 = load i5 %input_Dense_addr_23"   --->   Operation 363 'load' 'input_Dense_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_60 : Operation 364 [1/1] (0.00ns)   --->   "%input_Dense_addr_24 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 24"   --->   Operation 364 'getelementptr' 'input_Dense_addr_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 365 [2/2] (0.67ns)   --->   "%input_Dense_load_24 = load i5 %input_Dense_addr_24"   --->   Operation 365 'load' 'input_Dense_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_60 : Operation 366 [1/1] (0.00ns)   --->   "%input_Dense_addr_25 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 25"   --->   Operation 366 'getelementptr' 'input_Dense_addr_25' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 367 [2/2] (0.67ns)   --->   "%input_Dense_load_25 = load i5 %input_Dense_addr_25"   --->   Operation 367 'load' 'input_Dense_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 61 <SV = 47> <Delay = 0.67>
ST_61 : Operation 368 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_24 = load i5 %input_Dense_addr_24"   --->   Operation 368 'load' 'input_Dense_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_61 : Operation 369 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_25 = load i5 %input_Dense_addr_25"   --->   Operation 369 'load' 'input_Dense_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_61 : Operation 370 [1/1] (0.00ns)   --->   "%input_Dense_addr_26 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 26"   --->   Operation 370 'getelementptr' 'input_Dense_addr_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 371 [2/2] (0.67ns)   --->   "%input_Dense_load_26 = load i5 %input_Dense_addr_26"   --->   Operation 371 'load' 'input_Dense_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_61 : Operation 372 [1/1] (0.00ns)   --->   "%input_Dense_addr_27 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 27"   --->   Operation 372 'getelementptr' 'input_Dense_addr_27' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 373 [2/2] (0.67ns)   --->   "%input_Dense_load_27 = load i5 %input_Dense_addr_27"   --->   Operation 373 'load' 'input_Dense_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 62 <SV = 48> <Delay = 0.67>
ST_62 : Operation 374 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_26 = load i5 %input_Dense_addr_26"   --->   Operation 374 'load' 'input_Dense_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_62 : Operation 375 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_27 = load i5 %input_Dense_addr_27"   --->   Operation 375 'load' 'input_Dense_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_62 : Operation 376 [1/1] (0.00ns)   --->   "%input_Dense_addr_28 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 28"   --->   Operation 376 'getelementptr' 'input_Dense_addr_28' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 377 [2/2] (0.67ns)   --->   "%input_Dense_load_28 = load i5 %input_Dense_addr_28"   --->   Operation 377 'load' 'input_Dense_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_62 : Operation 378 [1/1] (0.00ns)   --->   "%input_Dense_addr_29 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 29"   --->   Operation 378 'getelementptr' 'input_Dense_addr_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 379 [2/2] (0.67ns)   --->   "%input_Dense_load_29 = load i5 %input_Dense_addr_29"   --->   Operation 379 'load' 'input_Dense_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 63 <SV = 49> <Delay = 0.67>
ST_63 : Operation 380 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_28 = load i5 %input_Dense_addr_28"   --->   Operation 380 'load' 'input_Dense_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_63 : Operation 381 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_29 = load i5 %input_Dense_addr_29"   --->   Operation 381 'load' 'input_Dense_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_63 : Operation 382 [1/1] (0.00ns)   --->   "%input_Dense_addr_30 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 30"   --->   Operation 382 'getelementptr' 'input_Dense_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 383 [2/2] (0.67ns)   --->   "%input_Dense_load_30 = load i5 %input_Dense_addr_30"   --->   Operation 383 'load' 'input_Dense_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_63 : Operation 384 [1/1] (0.00ns)   --->   "%input_Dense_addr_31 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 31"   --->   Operation 384 'getelementptr' 'input_Dense_addr_31' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 385 [2/2] (0.67ns)   --->   "%input_Dense_load_31 = load i5 %input_Dense_addr_31"   --->   Operation 385 'load' 'input_Dense_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 64 <SV = 50> <Delay = 0.67>
ST_64 : Operation 386 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_30 = load i5 %input_Dense_addr_30"   --->   Operation 386 'load' 'input_Dense_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_64 : Operation 387 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_load_31 = load i5 %input_Dense_addr_31"   --->   Operation 387 'load' 'input_Dense_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_64 : Operation 388 [2/2] (0.00ns)   --->   "%call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %input_Dense_load, i12 %input_Dense_load_1, i12 %input_Dense_load_2, i12 %input_Dense_load_3, i12 %input_Dense_load_4, i12 %input_Dense_load_5, i12 %input_Dense_load_6, i12 %input_Dense_load_7, i12 %input_Dense_load_8, i12 %input_Dense_load_9, i12 %input_Dense_load_10, i12 %input_Dense_load_11, i12 %input_Dense_load_12, i12 %input_Dense_load_13, i12 %input_Dense_load_14, i12 %input_Dense_load_15, i12 %input_Dense_load_16, i12 %input_Dense_load_17, i12 %input_Dense_load_18, i12 %input_Dense_load_19, i12 %input_Dense_load_20, i12 %input_Dense_load_21, i12 %input_Dense_load_22, i12 %input_Dense_load_23, i12 %input_Dense_load_24, i12 %input_Dense_load_25, i12 %input_Dense_load_26, i12 %input_Dense_load_27, i12 %input_Dense_load_28, i12 %input_Dense_load_29, i12 %input_Dense_load_30, i12 %input_Dense_load_31, i16 %OutDense0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52]   --->   Operation 388 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 51> <Delay = 0.00>
ST_65 : Operation 389 [1/2] (0.00ns)   --->   "%call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %input_Dense_load, i12 %input_Dense_load_1, i12 %input_Dense_load_2, i12 %input_Dense_load_3, i12 %input_Dense_load_4, i12 %input_Dense_load_5, i12 %input_Dense_load_6, i12 %input_Dense_load_7, i12 %input_Dense_load_8, i12 %input_Dense_load_9, i12 %input_Dense_load_10, i12 %input_Dense_load_11, i12 %input_Dense_load_12, i12 %input_Dense_load_13, i12 %input_Dense_load_14, i12 %input_Dense_load_15, i12 %input_Dense_load_16, i12 %input_Dense_load_17, i12 %input_Dense_load_18, i12 %input_Dense_load_19, i12 %input_Dense_load_20, i12 %input_Dense_load_21, i12 %input_Dense_load_22, i12 %input_Dense_load_23, i12 %input_Dense_load_24, i12 %input_Dense_load_25, i12 %input_Dense_load_26, i12 %input_Dense_load_27, i12 %input_Dense_load_28, i12 %input_Dense_load_29, i12 %input_Dense_load_30, i12 %input_Dense_load_31, i16 %OutDense0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52]   --->   Operation 389 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 52> <Delay = 0.67>
ST_66 : Operation 390 [1/1] (0.00ns)   --->   "%input_Dense_1_addr = getelementptr i16 %OutDense0, i64 0, i64 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 390 'getelementptr' 'input_Dense_1_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 391 [2/2] (0.67ns)   --->   "%input_Dense_1_load = load i5 %input_Dense_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 391 'load' 'input_Dense_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_66 : Operation 392 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_1 = getelementptr i16 %OutDense0, i64 0, i64 1"   --->   Operation 392 'getelementptr' 'input_Dense_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 393 [2/2] (0.67ns)   --->   "%input_Dense_1_load_1 = load i5 %input_Dense_1_addr_1"   --->   Operation 393 'load' 'input_Dense_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 67 <SV = 53> <Delay = 0.67>
ST_67 : Operation 394 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load = load i5 %input_Dense_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 394 'load' 'input_Dense_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 395 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_1 = load i5 %input_Dense_1_addr_1"   --->   Operation 395 'load' 'input_Dense_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 396 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_2 = getelementptr i16 %OutDense0, i64 0, i64 2"   --->   Operation 396 'getelementptr' 'input_Dense_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 397 [2/2] (0.67ns)   --->   "%input_Dense_1_load_2 = load i5 %input_Dense_1_addr_2"   --->   Operation 397 'load' 'input_Dense_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 398 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_3 = getelementptr i16 %OutDense0, i64 0, i64 3"   --->   Operation 398 'getelementptr' 'input_Dense_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 399 [2/2] (0.67ns)   --->   "%input_Dense_1_load_3 = load i5 %input_Dense_1_addr_3"   --->   Operation 399 'load' 'input_Dense_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 68 <SV = 54> <Delay = 0.67>
ST_68 : Operation 400 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_2 = load i5 %input_Dense_1_addr_2"   --->   Operation 400 'load' 'input_Dense_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 401 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_3 = load i5 %input_Dense_1_addr_3"   --->   Operation 401 'load' 'input_Dense_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 402 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_4 = getelementptr i16 %OutDense0, i64 0, i64 4"   --->   Operation 402 'getelementptr' 'input_Dense_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 403 [2/2] (0.67ns)   --->   "%input_Dense_1_load_4 = load i5 %input_Dense_1_addr_4"   --->   Operation 403 'load' 'input_Dense_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 404 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_5 = getelementptr i16 %OutDense0, i64 0, i64 5"   --->   Operation 404 'getelementptr' 'input_Dense_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 405 [2/2] (0.67ns)   --->   "%input_Dense_1_load_5 = load i5 %input_Dense_1_addr_5"   --->   Operation 405 'load' 'input_Dense_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 69 <SV = 55> <Delay = 0.67>
ST_69 : Operation 406 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_4 = load i5 %input_Dense_1_addr_4"   --->   Operation 406 'load' 'input_Dense_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 407 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_5 = load i5 %input_Dense_1_addr_5"   --->   Operation 407 'load' 'input_Dense_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 408 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_6 = getelementptr i16 %OutDense0, i64 0, i64 6"   --->   Operation 408 'getelementptr' 'input_Dense_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 409 [2/2] (0.67ns)   --->   "%input_Dense_1_load_6 = load i5 %input_Dense_1_addr_6"   --->   Operation 409 'load' 'input_Dense_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 410 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_7 = getelementptr i16 %OutDense0, i64 0, i64 7"   --->   Operation 410 'getelementptr' 'input_Dense_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 411 [2/2] (0.67ns)   --->   "%input_Dense_1_load_7 = load i5 %input_Dense_1_addr_7"   --->   Operation 411 'load' 'input_Dense_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 70 <SV = 56> <Delay = 0.67>
ST_70 : Operation 412 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_6 = load i5 %input_Dense_1_addr_6"   --->   Operation 412 'load' 'input_Dense_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 413 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_7 = load i5 %input_Dense_1_addr_7"   --->   Operation 413 'load' 'input_Dense_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 414 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_8 = getelementptr i16 %OutDense0, i64 0, i64 8"   --->   Operation 414 'getelementptr' 'input_Dense_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 415 [2/2] (0.67ns)   --->   "%input_Dense_1_load_8 = load i5 %input_Dense_1_addr_8"   --->   Operation 415 'load' 'input_Dense_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 416 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_9 = getelementptr i16 %OutDense0, i64 0, i64 9"   --->   Operation 416 'getelementptr' 'input_Dense_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 417 [2/2] (0.67ns)   --->   "%input_Dense_1_load_9 = load i5 %input_Dense_1_addr_9"   --->   Operation 417 'load' 'input_Dense_1_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 71 <SV = 57> <Delay = 0.67>
ST_71 : Operation 418 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_8 = load i5 %input_Dense_1_addr_8"   --->   Operation 418 'load' 'input_Dense_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_71 : Operation 419 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_9 = load i5 %input_Dense_1_addr_9"   --->   Operation 419 'load' 'input_Dense_1_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_71 : Operation 420 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_10 = getelementptr i16 %OutDense0, i64 0, i64 10"   --->   Operation 420 'getelementptr' 'input_Dense_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 421 [2/2] (0.67ns)   --->   "%input_Dense_1_load_10 = load i5 %input_Dense_1_addr_10"   --->   Operation 421 'load' 'input_Dense_1_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_71 : Operation 422 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_11 = getelementptr i16 %OutDense0, i64 0, i64 11"   --->   Operation 422 'getelementptr' 'input_Dense_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 423 [2/2] (0.67ns)   --->   "%input_Dense_1_load_11 = load i5 %input_Dense_1_addr_11"   --->   Operation 423 'load' 'input_Dense_1_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 72 <SV = 58> <Delay = 0.67>
ST_72 : Operation 424 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_10 = load i5 %input_Dense_1_addr_10"   --->   Operation 424 'load' 'input_Dense_1_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_72 : Operation 425 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_11 = load i5 %input_Dense_1_addr_11"   --->   Operation 425 'load' 'input_Dense_1_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_72 : Operation 426 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_12 = getelementptr i16 %OutDense0, i64 0, i64 12"   --->   Operation 426 'getelementptr' 'input_Dense_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 427 [2/2] (0.67ns)   --->   "%input_Dense_1_load_12 = load i5 %input_Dense_1_addr_12"   --->   Operation 427 'load' 'input_Dense_1_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_72 : Operation 428 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_13 = getelementptr i16 %OutDense0, i64 0, i64 13"   --->   Operation 428 'getelementptr' 'input_Dense_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 429 [2/2] (0.67ns)   --->   "%input_Dense_1_load_13 = load i5 %input_Dense_1_addr_13"   --->   Operation 429 'load' 'input_Dense_1_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 73 <SV = 59> <Delay = 0.67>
ST_73 : Operation 430 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_12 = load i5 %input_Dense_1_addr_12"   --->   Operation 430 'load' 'input_Dense_1_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_73 : Operation 431 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_13 = load i5 %input_Dense_1_addr_13"   --->   Operation 431 'load' 'input_Dense_1_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_14 = getelementptr i16 %OutDense0, i64 0, i64 14"   --->   Operation 432 'getelementptr' 'input_Dense_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 433 [2/2] (0.67ns)   --->   "%input_Dense_1_load_14 = load i5 %input_Dense_1_addr_14"   --->   Operation 433 'load' 'input_Dense_1_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_73 : Operation 434 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_15 = getelementptr i16 %OutDense0, i64 0, i64 15"   --->   Operation 434 'getelementptr' 'input_Dense_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 435 [2/2] (0.67ns)   --->   "%input_Dense_1_load_15 = load i5 %input_Dense_1_addr_15"   --->   Operation 435 'load' 'input_Dense_1_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 74 <SV = 60> <Delay = 0.67>
ST_74 : Operation 436 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_14 = load i5 %input_Dense_1_addr_14"   --->   Operation 436 'load' 'input_Dense_1_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_74 : Operation 437 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_15 = load i5 %input_Dense_1_addr_15"   --->   Operation 437 'load' 'input_Dense_1_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_74 : Operation 438 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_16 = getelementptr i16 %OutDense0, i64 0, i64 16"   --->   Operation 438 'getelementptr' 'input_Dense_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 439 [2/2] (0.67ns)   --->   "%input_Dense_1_load_16 = load i5 %input_Dense_1_addr_16"   --->   Operation 439 'load' 'input_Dense_1_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_74 : Operation 440 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_17 = getelementptr i16 %OutDense0, i64 0, i64 17"   --->   Operation 440 'getelementptr' 'input_Dense_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 441 [2/2] (0.67ns)   --->   "%input_Dense_1_load_17 = load i5 %input_Dense_1_addr_17"   --->   Operation 441 'load' 'input_Dense_1_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 75 <SV = 61> <Delay = 0.67>
ST_75 : Operation 442 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_16 = load i5 %input_Dense_1_addr_16"   --->   Operation 442 'load' 'input_Dense_1_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_75 : Operation 443 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_17 = load i5 %input_Dense_1_addr_17"   --->   Operation 443 'load' 'input_Dense_1_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_75 : Operation 444 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_18 = getelementptr i16 %OutDense0, i64 0, i64 18"   --->   Operation 444 'getelementptr' 'input_Dense_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 445 [2/2] (0.67ns)   --->   "%input_Dense_1_load_18 = load i5 %input_Dense_1_addr_18"   --->   Operation 445 'load' 'input_Dense_1_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_75 : Operation 446 [1/1] (0.00ns)   --->   "%input_Dense_1_addr_19 = getelementptr i16 %OutDense0, i64 0, i64 19"   --->   Operation 446 'getelementptr' 'input_Dense_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 447 [2/2] (0.67ns)   --->   "%input_Dense_1_load_19 = load i5 %input_Dense_1_addr_19"   --->   Operation 447 'load' 'input_Dense_1_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 76 <SV = 62> <Delay = 0.67>
ST_76 : Operation 448 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_18 = load i5 %input_Dense_1_addr_18"   --->   Operation 448 'load' 'input_Dense_1_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_76 : Operation 449 [1/2] ( I:0.67ns O:0.67ns )   --->   "%input_Dense_1_load_19 = load i5 %input_Dense_1_addr_19"   --->   Operation 449 'load' 'input_Dense_1_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_76 : Operation 450 [2/2] (0.00ns)   --->   "%call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_1_load, i16 %input_Dense_1_load_1, i16 %input_Dense_1_load_2, i16 %input_Dense_1_load_3, i16 %input_Dense_1_load_4, i16 %input_Dense_1_load_5, i16 %input_Dense_1_load_6, i16 %input_Dense_1_load_7, i16 %input_Dense_1_load_8, i16 %input_Dense_1_load_9, i16 %input_Dense_1_load_10, i16 %input_Dense_1_load_11, i16 %input_Dense_1_load_12, i16 %input_Dense_1_load_13, i16 %input_Dense_1_load_14, i16 %input_Dense_1_load_15, i16 %input_Dense_1_load_16, i16 %input_Dense_1_load_17, i16 %input_Dense_1_load_18, i16 %input_Dense_1_load_19, i16 %out_Dense" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 450 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 63> <Delay = 0.00>
ST_77 : Operation 451 [1/2] (0.00ns)   --->   "%call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_1_load, i16 %input_Dense_1_load_1, i16 %input_Dense_1_load_2, i16 %input_Dense_1_load_3, i16 %input_Dense_1_load_4, i16 %input_Dense_1_load_5, i16 %input_Dense_1_load_6, i16 %input_Dense_1_load_7, i16 %input_Dense_1_load_8, i16 %input_Dense_1_load_9, i16 %input_Dense_1_load_10, i16 %input_Dense_1_load_11, i16 %input_Dense_1_load_12, i16 %input_Dense_1_load_13, i16 %input_Dense_1_load_14, i16 %input_Dense_1_load_15, i16 %input_Dense_1_load_16, i16 %input_Dense_1_load_17, i16 %input_Dense_1_load_18, i16 %input_Dense_1_load_19, i16 %out_Dense" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 451 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 64> <Delay = 0.67>
ST_78 : Operation 452 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 452 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 453 [2/2] (0.67ns)   --->   "%maxindex = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 453 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 79 <SV = 65> <Delay = 0.67>
ST_79 : Operation 454 [1/2] ( I:0.67ns O:0.67ns )   --->   "%maxindex = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 454 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 80 <SV = 66> <Delay = 0.42>
ST_80 : Operation 455 [2/2] (0.42ns)   --->   "%call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i127_i_loc" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 455 'call' 'call_ln25' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 67> <Delay = 1.52>
ST_81 : Operation 456 [1/2] (1.52ns)   --->   "%call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i127_i_loc" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 456 'call' 'call_ln25' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 68> <Delay = 0.00>
ST_82 : Operation 457 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_loc_load = load i16 %conv_i_i_i127_i_loc"   --->   Operation 457 'load' 'conv_i_i_i127_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 458 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %OutModel, i16 %conv_i_i_i127_i_loc_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 458 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 459 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:54]   --->   Operation 459 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 3 bit ('n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) of constant 0 on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32 [53]  (0.427 ns)

 <State 2>: 1.630ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CNN_Pipeline_loop_for_channel_pad_0' [52]  (1.630 ns)

 <State 3>: 2.026ns
The critical path consists of the following:
	'load' operation 3 bit ('n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32 [56]  (0.000 ns)
	'add' operation 5 bit ('arrayidx3_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [69]  (0.789 ns)
	'getelementptr' operation 14 bit ('Weights_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [71]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'Weights' [72]  (1.237 ns)

 <State 4>: 2.034ns
The critical path consists of the following:
	'add' operation 5 bit ('empty_217', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [80]  (0.797 ns)
	'getelementptr' operation 14 bit ('Weights_addr_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [82]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'Weights' [83]  (1.237 ns)

 <State 5>: 2.034ns
The critical path consists of the following:
	'add' operation 5 bit ('empty_219', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [88]  (0.797 ns)
	'getelementptr' operation 14 bit ('Weights_addr_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [90]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'Weights' [91]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'Weights' [91]  (1.237 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 1.641ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' [103]  (1.641 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.641ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' [104]  (1.641 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 1.641ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' [108]  (1.641 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 2.046ns
The critical path consists of the following:
	'load' operation 5 bit ('n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44 [115]  (0.000 ns)
	'add' operation 12 bit ('arrayidx37_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [127]  (0.809 ns)
	'getelementptr' operation 14 bit ('Weights_addr_128', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [129]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_128', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on array 'Weights' [130]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_128', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) on array 'Weights' [130]  (1.237 ns)

 <State 31>: 0.798ns
The critical path consists of the following:
	'add' operation 11 bit ('p_cast105', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:44) [126]  (0.798 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 1.641ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' [136]  (1.641 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 2.057ns
The critical path consists of the following:
	'load' operation 6 bit ('n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47 [141]  (0.000 ns)
	'add' operation 13 bit ('arrayidx45_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [153]  (0.820 ns)
	'getelementptr' operation 14 bit ('Weights_addr_129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [155]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on array 'Weights' [156]  (1.237 ns)

 <State 37>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_129', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) on array 'Weights' [156]  (1.237 ns)

 <State 38>: 0.809ns
The critical path consists of the following:
	'add' operation 12 bit ('p_cast121', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47) [152]  (0.809 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 2.068ns
The critical path consists of the following:
	'load' operation 6 bit ('n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49 [170]  (0.000 ns)
	'add' operation 14 bit ('arrayidx51_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) [182]  (0.831 ns)
	'getelementptr' operation 14 bit ('Weights_addr_130', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) [184]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_130', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) on array 'Weights' [185]  (1.237 ns)

 <State 42>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_130', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) on array 'Weights' [185]  (1.237 ns)

 <State 43>: 0.820ns
The critical path consists of the following:
	'add' operation 13 bit ('p_cast125', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:49) [181]  (0.820 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('input_Dense_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) [195]  (0.000 ns)
	'load' operation 12 bit ('input_Dense_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [196]  (0.677 ns)

 <State 49>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [196]  (0.677 ns)

 <State 50>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_2') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [200]  (0.677 ns)

 <State 51>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_4') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [204]  (0.677 ns)

 <State 52>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_6') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [208]  (0.677 ns)

 <State 53>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_8') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [212]  (0.677 ns)

 <State 54>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_10') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [216]  (0.677 ns)

 <State 55>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_12') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [220]  (0.677 ns)

 <State 56>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_14') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [224]  (0.677 ns)

 <State 57>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_16') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [228]  (0.677 ns)

 <State 58>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_18') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [232]  (0.677 ns)

 <State 59>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_20') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [236]  (0.677 ns)

 <State 60>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_22') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [240]  (0.677 ns)

 <State 61>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_24') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [244]  (0.677 ns)

 <State 62>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_26') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [248]  (0.677 ns)

 <State 63>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_28') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [252]  (0.677 ns)

 <State 64>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('input_Dense_load_30') on array 'output_GlobalAveragePool1D', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 [256]  (0.677 ns)

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('input_Dense_1_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) [260]  (0.000 ns)
	'load' operation 16 bit ('input_Dense_1_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [261]  (0.677 ns)

 <State 67>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [261]  (0.677 ns)

 <State 68>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_2') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [265]  (0.677 ns)

 <State 69>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_4') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [269]  (0.677 ns)

 <State 70>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_6') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [273]  (0.677 ns)

 <State 71>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_8') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [277]  (0.677 ns)

 <State 72>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_10') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [281]  (0.677 ns)

 <State 73>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_12') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [285]  (0.677 ns)

 <State 74>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_14') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [289]  (0.677 ns)

 <State 75>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_16') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [293]  (0.677 ns)

 <State 76>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_1_load_18') on array 'OutDense0', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 [297]  (0.677 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('out_Dense_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) [301]  (0.000 ns)
	'load' operation 16 bit ('maxindex', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'out_Dense', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 [302]  (0.677 ns)

 <State 79>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('maxindex', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'out_Dense', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:15->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 [302]  (0.677 ns)

 <State 80>: 0.427ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) to 'CNN_Pipeline_loop_detect' [303]  (0.427 ns)

 <State 81>: 1.527ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) to 'CNN_Pipeline_loop_detect' [303]  (1.527 ns)

 <State 82>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
