// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Sunday May 24, 2020 - 05:22:36 pm, from:
//
//     Map file     - C:\Users\Lukasz\workspace\mpu\vivado\mpu_test.srcs\sources_1\bd\mb_design\mb_design.bmm
//     Data file(s) - c:/Users/Lukasz/workspace/mpu/vivado/mpu_test.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'mb_design_inst_mb_design_i_microblaze_0.mb_design_inst_mb_design_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
