
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -247.94

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.10

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.10

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.86   35.96   35.96 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.87    0.02   35.98 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.77    7.24   43.22 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.77    0.01   43.23 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.23   data arrival time
-----------------------------------------------------------------------------
                                 34.83   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.62   28.91   42.27   42.27 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.91    0.12   42.39 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.74   76.66   68.37  110.76 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.66    0.04  110.80 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.66   34.91  145.71 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.66    0.00  145.71 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.38   29.47  175.18 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.16  175.33 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.53   21.21  196.54 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.54    0.17  196.72 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.46   20.46  217.18 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.03  217.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.19   24.28  241.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.19    0.02  241.51 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.71   28.55  270.06 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.71    0.03  270.10 ^ resp_msg[13] (out)
                                270.10   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.10   data arrival time
-----------------------------------------------------------------------------
                                -22.10   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.62   28.91   42.27   42.27 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.91    0.12   42.39 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.74   76.66   68.37  110.76 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.66    0.04  110.80 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.66   34.91  145.71 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.66    0.00  145.71 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.38   29.47  175.18 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.39    0.16  175.33 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.53   21.21  196.54 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.54    0.17  196.72 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.46   20.46  217.18 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.03  217.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.19   24.28  241.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.19    0.02  241.51 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.71   28.55  270.06 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.71    0.03  270.10 ^ resp_msg[13] (out)
                                270.10   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.10   data arrival time
-----------------------------------------------------------------------------
                                -22.10   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.37e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
