Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 514ad9c6146343e0aad0807c92b7c100 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot final_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "final_tb_time_impl.sdf", for root module "final_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "final_tb_time_impl.sdf", for root module "final_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.design_1_Edge_Detector_0_0__Edge...
Compiling module xil_defaultlib.design_1_Edge_Detector_0_0
Compiling module xil_defaultlib.design_1_Edge_Detector_0_1__Edge...
Compiling module xil_defaultlib.design_1_Edge_Detector_0_1
Compiling module xil_defaultlib.design_1_Edge_Detector_0_2__Edge...
Compiling module xil_defaultlib.design_1_Edge_Detector_0_2
Compiling module xil_defaultlib.design_1_Edge_Detector_0_3__Edge...
Compiling module xil_defaultlib.design_1_Edge_Detector_0_3
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_df...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_an...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_an...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_or...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__xup_or...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0__Locati...
Compiling module xil_defaultlib.design_1_LocationFSM_1_0
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__xup_dff_s...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__xup_dff_r...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM_...
Compiling module xil_defaultlib.design_1_SwordFSM_1_0__SwordFSM
Compiling module xil_defaultlib.design_1_SwordFSM_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_tb_time_impl
