// Seed: 3697333411
module module_0 (
    input tri0 id_0
);
  assign id_2 = 1;
  module_2(
      id_0, id_0
  );
endmodule
module module_1 (
    output wor  id_0,
    output wor  id_1,
    input  wire id_2
);
  tri1 id_4 = id_4 & id_4;
  module_0(
      id_2
  );
endmodule
module module_2 (
    input uwire id_0,
    input wire  id_1
);
  tri id_3 = 1;
endmodule
module module_3 (
    input supply1 id_0,
    output logic id_1
    , id_8,
    output uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output logic id_6
);
  wire id_9;
  supply1 id_10 = 1;
  module_2(
      id_5, id_5
  );
  always id_1 <= id_8;
  genvar id_11;
  initial begin
    if (1) id_6 <= 1;
    else begin
      id_10 = 1'h0;
    end
    $display(id_3, 1, 1);
  end
endmodule
