$date
	Tue Oct 23 12:50:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_ALUcontrol $end
$var wire 4 ! Op [3:0] $end
$var reg 1 " ALUOp0 $end
$var reg 1 # ALUOp1 $end
$var reg 3 $ funct3 [2:0] $end
$var reg 7 % funct7 [6:0] $end
$scope module A $end
$var wire 1 " ALUOp0 $end
$var wire 1 # ALUOp1 $end
$var wire 3 & funct3 [2:0] $end
$var wire 7 ' funct7 [6:0] $end
$var wire 1 ( f $end
$var reg 4 ) Op [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 )
x(
bx '
bx &
bx %
bx $
0#
0"
b10 !
$end
#10
b110 !
b110 )
1"
#20
1#
#30
b10 !
b10 )
0(
b0 $
b0 &
bx0xxxxx %
bx0xxxxx '
0"
#40
b110 !
b110 )
1(
bx1xxxxx %
bx1xxxxx '
#50
b0 !
b0 )
0(
b111 $
b111 &
bx0xxxxx %
bx0xxxxx '
#60
b1 !
b1 )
b110 $
b110 &
#70
1"
