

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8'
================================================================
* Date:           Thu Nov  7 18:22:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_7_VITIS_LOOP_56_8  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %M_AXIS_V_last_V, i4 %M_AXIS_V_strb_V, i4 %M_AXIS_V_keep_V, i32 %M_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten13"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln55 = store i9 0, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 11 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 0, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 12 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body86"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i17 %indvar_flatten13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 14 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln55 = icmp_eq  i17 %indvar_flatten13_load, i17 65536" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 15 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%add_ln55_1 = add i17 %indvar_flatten13_load, i17 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 16 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc99, void %for.end101.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln55 = add i9 %i_load, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 20 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.77ns)   --->   "%icmp_ln56 = icmp_eq  i9 %j_load, i9 256" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.39ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i9 0, i9 %j_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 22 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.39ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i9 %add_ln55, i9 %i_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 23 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln55_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%cmp94 = icmp_eq  i9 %select_ln55_1, i9 255" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 25 'icmp' 'cmp94' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i9 %select_ln55" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 %trunc_ln56" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %tmp_s" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 29 'getelementptr' 'output_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i8 %output_1, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 30 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i8 %output_2, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 31 'getelementptr' 'output_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i8 %output_3, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 32 'getelementptr' 'output_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i8 %output_4, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 33 'getelementptr' 'output_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i8 %output_5, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 34 'getelementptr' 'output_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i8 %output_6, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 35 'getelementptr' 'output_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i8 %output_7, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 36 'getelementptr' 'output_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i8 %output_8, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 37 'getelementptr' 'output_8_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i8 %output_9, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 38 'getelementptr' 'output_9_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i8 %output_10, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 39 'getelementptr' 'output_10_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i8 %output_11, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 40 'getelementptr' 'output_11_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i8 %output_12, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 41 'getelementptr' 'output_12_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i8 %output_13, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 42 'getelementptr' 'output_13_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i8 %output_14, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 43 'getelementptr' 'output_14_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i8 %output_15, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 44 'getelementptr' 'output_15_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln55, i32 4, i32 7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 45 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%output_load = load i12 %output_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 46 'load' 'output_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%output_1_load = load i12 %output_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 47 'load' 'output_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%output_2_load = load i12 %output_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 48 'load' 'output_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%output_3_load = load i12 %output_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 49 'load' 'output_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%output_4_load = load i12 %output_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 50 'load' 'output_4_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%output_5_load = load i12 %output_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 51 'load' 'output_5_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%output_6_load = load i12 %output_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 52 'load' 'output_6_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%output_7_load = load i12 %output_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 53 'load' 'output_7_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 54 [2/2] (1.23ns)   --->   "%output_8_load = load i12 %output_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 54 'load' 'output_8_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%output_9_load = load i12 %output_9_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 55 'load' 'output_9_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 56 [2/2] (1.23ns)   --->   "%output_10_load = load i12 %output_10_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 56 'load' 'output_10_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%output_11_load = load i12 %output_11_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 57 'load' 'output_11_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%output_12_load = load i12 %output_12_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 58 'load' 'output_12_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%output_13_load = load i12 %output_13_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 59 'load' 'output_13_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%output_14_load = load i12 %output_14_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 60 'load' 'output_14_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%output_15_load = load i12 %output_15_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 61 'load' 'output_15_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/1] (0.77ns)   --->   "%icmp_ln58 = icmp_eq  i9 %select_ln55, i9 255" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns)   --->   "%write_output_last = and i1 %cmp94, i1 %icmp_ln58" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58]   --->   Operation 63 'and' 'write_output_last' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln56 = add i9 %select_ln55, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 64 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln55 = store i17 %add_ln55_1, i17 %indvar_flatten13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 65 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln55 = store i9 %select_ln55_1, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 66 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 %add_ln56, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_7_VITIS_LOOP_56_8_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 70 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%output_load = load i12 %output_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 71 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/2] (1.23ns)   --->   "%output_1_load = load i12 %output_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 72 'load' 'output_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%output_2_load = load i12 %output_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 73 'load' 'output_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 74 [1/2] (1.23ns)   --->   "%output_3_load = load i12 %output_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 74 'load' 'output_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 75 [1/2] (1.23ns)   --->   "%output_4_load = load i12 %output_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 75 'load' 'output_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 76 [1/2] (1.23ns)   --->   "%output_5_load = load i12 %output_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 76 'load' 'output_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%output_6_load = load i12 %output_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 77 'load' 'output_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%output_7_load = load i12 %output_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 78 'load' 'output_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 79 [1/2] (1.23ns)   --->   "%output_8_load = load i12 %output_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 79 'load' 'output_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 80 [1/2] (1.23ns)   --->   "%output_9_load = load i12 %output_9_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 80 'load' 'output_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 81 [1/2] (1.23ns)   --->   "%output_10_load = load i12 %output_10_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 81 'load' 'output_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 82 [1/2] (1.23ns)   --->   "%output_11_load = load i12 %output_11_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 82 'load' 'output_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 83 [1/2] (1.23ns)   --->   "%output_12_load = load i12 %output_12_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 83 'load' 'output_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (1.23ns)   --->   "%output_13_load = load i12 %output_13_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 84 'load' 'output_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (1.23ns)   --->   "%output_14_load = load i12 %output_14_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 85 'load' 'output_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%output_15_load = load i12 %output_15_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 86 'load' 'output_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (0.48ns)   --->   "%write_output_data = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 %output_load, i4 1, i8 %output_1_load, i4 2, i8 %output_2_load, i4 3, i8 %output_3_load, i4 4, i8 %output_4_load, i4 5, i8 %output_5_load, i4 6, i8 %output_6_load, i4 7, i8 %output_7_load, i4 8, i8 %output_8_load, i4 9, i8 %output_9_load, i4 10, i8 %output_10_load, i4 11, i8 %output_11_load, i4 12, i8 %output_12_load, i4 13, i8 %output_13_load, i4 14, i8 %output_14_load, i4 15, i8 %output_15_load, i8 0, i4 %trunc_ln7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 87 'sparsemux' 'write_output_data' <Predicate = true> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %write_output_data" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 88 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, i32 %zext_ln57_1, i4 0, i4 0, i1 %write_output_last" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59]   --->   Operation 89 'write' 'write_ln59' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 90 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten13') [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [26]  (0.427 ns)

 <State 2>: 2.411ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56) on local variable 'j', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56) [41]  (0.776 ns)
	'select' operation 9 bit ('select_ln55_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55) [43]  (0.398 ns)
	'getelementptr' operation 12 bit ('output_addr', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57) [50]  (0.000 ns)
	'load' operation 8 bit ('output_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57) on array 'output_r' [67]  (1.237 ns)

 <State 3>: 2.726ns
The critical path consists of the following:
	'load' operation 8 bit ('output_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57) on array 'output_r' [67]  (1.237 ns)
	'sparsemux' operation 8 bit ('write_output.data', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57) [83]  (0.489 ns)
	axis write operation ('write_ln59', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59) on port 'M_AXIS_V_data_V' (D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59) [87]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
