// Seed: 1385769889
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  always
  fork : SymbolIdentifier
  join : SymbolIdentifier
  assign module_1.SymbolIdentifier.SymbolIdentifier.id_7 = 0;
  always @(posedge id_1 or posedge 1'h0) begin : LABEL_0
    $signed(4);
    ;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wor id_7
);
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  assign module_3._id_4 = 0;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_10;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd64,
    parameter id_4 = 32'd38
) (
    input tri1 id_0,
    input supply0 _id_1,
    output wand id_2,
    input supply0 id_3,
    output tri _id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7
);
  wire id_9;
  wire id_10;
  buf primCall (id_5, id_10);
  module_2 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_9
  );
  wire  [-1 : id_1] id_11;
  logic [ 1 : id_4] id_12;
  ;
  wire id_13;
endmodule
