# Licensed to the Apache Software Foundation (ASF) under one
# or more contributor license agreements.  See the NOTICE file
# distributed with this work for additional information
# regarding copyright ownership.  The ASF licenses this file
# to you under the Apache License, Version 2.0 (the
# "License"); you may not use this file except in compliance
# with the License.  You may obtain a copy of the License at
#
#   http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing,
# software distributed under the License is distributed on an
# "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
# KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations
# under the License.

"""GEMM-related utilities for CUDA op schedules."""

from tvm.arith.analyzer import Analyzer
from tvm.script import tirx as Tx
from tvm.tir import Buffer
from tvm.tir.stmt import OpCall
from tvm.tirx.op_schedule import ScheduleContext


def validate_gemm_op(op_call: OpCall, sctx: ScheduleContext) -> bool:
    """Sanity check for gemm op"""
    C_buffer_region, A_buffer_region, B_buffer_region = op_call.args[:3]
    C: Buffer = C_buffer_region.buffer
    A: Buffer = A_buffer_region.buffer
    B: Buffer = B_buffer_region.buffer
    if not (C.layout and A.layout and B.layout and A.dtype == B.dtype):
        return False
    # Extract regions and validate dimensions
    analyzer = Analyzer()
    C_region, A_region, B_region = (
        C_buffer_region.region,
        A_buffer_region.region,
        B_buffer_region.region,
    )
    # Extract extents and validate non-unit dimensions match
    transA, transB = op_call.args[3:5]
    C_extent_ = [r.extent for r in C_region if r.extent != 1]
    A_extent_ = [r.extent for r in A_region if r.extent != 1]
    B_extent_ = [r.extent for r in B_region if r.extent != 1]
    assert len(C_extent_) == len(A_extent_) == len(B_extent_) == 2, (
        "Only 2D C, A, B are supported for gemm"
    )
    if transA:
        A_extent_ = [A_extent_[1], A_extent_[0]]
    if transB:
        B_extent_ = [B_extent_[1], B_extent_[0]]
    # C: MxN, A: MxK, B: NxK
    if not all(
        [
            analyzer.can_prove_equal(C_extent_[0], A_extent_[0]),
            analyzer.can_prove_equal(C_extent_[1], B_extent_[0]),
            analyzer.can_prove_equal(A_extent_[1], B_extent_[1]),
        ]
    ):
        return False
    return True


@Tx.meta_class
class SmemDescriptor:
    """Helper class for SMEM matrix descriptor with 16B offset support.

    Encodes the descriptor once at base address, then use add_16B_offset to
    compute offsets for different column tiles without re-encoding.
    """

    def __init__(self, prefix: str):
        self._buf = Tx.alloc_local([1], "uint64", name=prefix + "_desc")

    @property
    def desc(self):
        """Return the scalar descriptor value (BufferLoad)."""
        return self._buf[0]

    def init(self, smem_ptr, ldo, sdo, swizzle):
        Tx.ptx.tcgen05.encode_matrix_descriptor(
            Tx.address_of(self._buf[0]), smem_ptr, ldo, sdo, swizzle
        )

    def add_16B_offset(self, offset):
        """Add 16B-aligned offset to lower 32 bits of descriptor."""
        func_name = "tvm_builtin_smem_desc_add_16B_offset"
        source_code = f"""
__forceinline__ __device__ uint64_t {func_name}(uint64_t desc_base, int32_t offset) {{
    union {{ uint64_t d; struct {{ uint32_t lo; uint32_t hi; }}; }} desc;
    desc.d = desc_base;
    desc.lo += static_cast<uint32_t>(offset);
    return desc.d;
}}
"""
        return Tx.cuda.func_call(
            func_name, self._buf[0], offset, source_code=source_code, return_type="uint64"
        )
