module shift_reg(clk,ID , out);
input clk;
input [15: 0] ID;
 output [3:0]  out;
 reg [1:0] digit ;
reg [1:0]  digit_next;
assign digit=0;
assign digit_next = digit+1;
always @(posedge clk)
begin
digit=digit_next;
 end
assign out = digit[1] ? (digit[1] ? ID[15:12] : ID[11:8]) : (digit[0] ? ID[7:4] : ID[3:0]);
endmodule 

