Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)
Date: Fri Feb 16 14:21:16 2024

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S025         |
| Package                        | 256 VF         |
| Speed Grade                    | -1             |
| Temp                           | -40:25:100     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------------------+
| Topcell | Blink                                                                          |
| Format  | Verilog                                                                        |
| Source  | /home/summer/projects/CGraph/firmware/DMInterface/TestFiles/synthesis/Blink.vm |
+---------+--------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 0    | 27696 | 0.00       |
| DFF                       | 0    | 27696 | 0.00       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 9    | 138   | 6.52       |
| -- Single-ended I/O       | 9    | 138   | 6.52       |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 34    | 0.00       |
| RAM1K18                   | 0    | 31    | 0.00       |
| MACC                      | 0    | 34    | 0.00       |
| Chip Globals              | 1    | 16    | 6.25       |
| CCC                       | 1    | 6     | 16.67      |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 0    | 0   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 0    | 0   |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 7            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  2    |  7     |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------------------+
| Fanout | Type    | Name                                         |
+--------+---------+----------------------------------------------+
| 1      | INT_NET | Net   : debugA_c[8]                          |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1 |
|        |         | Source: NETLIST                              |
+--------+---------+----------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------+
| Fanout | Type    | Name                                           |
+--------+---------+------------------------------------------------+
| 1      | INT_NET | Net   : FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn    |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST           |
| 1      | INT_NET | Net   : clk_c                                  |
|        |         | Driver: clk_ibuf                               |
| 1      | INT_NET | Net   : debugA1_c                              |
|        |         | Driver: debugA1_ibuf                           |
| 1      | INT_NET | Net   : ff_to_start_net                        |
|        |         | Driver: flash_freeze_inst/INST_FLASH_FREEZE_IP |
+--------+---------+------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------+
| Fanout | Type    | Name                                           |
+--------+---------+------------------------------------------------+
| 1      | INT_NET | Net   : FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn    |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST           |
| 1      | INT_NET | Net   : clk_c                                  |
|        |         | Driver: clk_ibuf                               |
| 1      | INT_NET | Net   : debugA1_c                              |
|        |         | Driver: debugA1_ibuf                           |
| 1      | INT_NET | Net   : ff_to_start_net                        |
|        |         | Driver: flash_freeze_inst/INST_FLASH_FREEZE_IP |
+--------+---------+------------------------------------------------+

