{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544469063150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544469063150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 21:11:03 2018 " "Processing started: Mon Dec 10 21:11:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544469063150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469063150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off smart_parking -c smart_parking " "Command: quartus_map --read_settings_files=on --write_settings_files=off smart_parking -c smart_parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469063150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544469063493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smart_parking.v(13) " "Verilog HDL warning at smart_parking.v(13): extended using \"x\" or \"z\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smart_parking.v(110) " "Verilog HDL information at smart_parking.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smart_parking.v(136) " "Verilog HDL information at smart_parking.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/lenovo/desktop/dsd project/smart_parking.v 5 5 " "Found 5 design units, including 5 entities, in source file c:/users/lenovo/desktop/dsd project/smart_parking.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544469071523 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_generator " "Found entity 2: clk_generator" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544469071523 ""} { "Info" "ISGN_ENTITY_NAME" "3 car_space " "Found entity 3: car_space" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544469071523 ""} { "Info" "ISGN_ENTITY_NAME" "4 entrance_exit " "Found entity 4: entrance_exit" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544469071523 ""} { "Info" "ISGN_ENTITY_NAME" "5 smart_parking " "Found entity 5: smart_parking" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544469071523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(77) " "Verilog HDL Instantiation warning at smart_parking.v(77): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(186) " "Verilog HDL Instantiation warning at smart_parking.v(186): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 186 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "smart_parking.v(198) " "Verilog HDL Instantiation warning at smart_parking.v(198): instance has no name" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 198 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1544469071523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smart_parking " "Elaborating entity \"smart_parking\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrance_exit entrance_exit:comb_3 " "Elaborating entity \"entrance_exit\" for hierarchy \"entrance_exit:comb_3\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_3" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greenc smart_parking.v(68) " "Verilog HDL or VHDL warning at smart_parking.v(68): object \"greenc\" assigned a value but never read" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "smart_parking.v(100) " "Verilog HDL warning at smart_parking.v(100): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 100 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pswrd smart_parking.v(114) " "Verilog HDL Always Construct warning at smart_parking.v(114): variable \"pswrd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "password smart_parking.v(114) " "Verilog HDL Always Construct warning at smart_parking.v(114): variable \"password\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_count smart_parking.v(110) " "Verilog HDL Always Construct warning at smart_parking.v(110): inferring latch(es) for variable \"green_count\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_light smart_parking.v(110) " "Verilog HDL Always Construct warning at smart_parking.v(110): inferring latch(es) for variable \"green_light\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state smart_parking.v(126) " "Verilog HDL Always Construct warning at smart_parking.v(126): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state smart_parking.v(127) " "Verilog HDL Always Construct warning at smart_parking.v(127): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next smart_parking.v(124) " "Verilog HDL Always Construct warning at smart_parking.v(124): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateout smart_parking.v(132) " "Verilog HDL Always Construct warning at smart_parking.v(132): variable \"stateout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateout smart_parking.v(133) " "Verilog HDL Always Construct warning at smart_parking.v(133): variable \"stateout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextout smart_parking.v(130) " "Verilog HDL Always Construct warning at smart_parking.v(130): inferring latch(es) for variable \"nextout\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 smart_parking.v(142) " "Verilog HDL assignment warning at smart_parking.v(142): truncated value with size 32 to match size of target (13)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "smart_parking.v(147) " "Verilog HDL warning at smart_parking.v(147): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 147 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 smart_parking.v(160) " "Verilog HDL assignment warning at smart_parking.v(160): truncated value with size 32 to match size of target (3)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo1 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo2 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo3 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yo4 smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"yo4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_light smart_parking.v(165) " "Verilog HDL Always Construct warning at smart_parking.v(165): variable \"green_light\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(172) " "Verilog HDL assignment warning at smart_parking.v(172): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(175) " "Verilog HDL assignment warning at smart_parking.v(175): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smart_parking.v(178) " "Verilog HDL assignment warning at smart_parking.v(178): truncated value with size 32 to match size of target (6)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smart_parking.v(183) " "Verilog HDL assignment warning at smart_parking.v(183): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071554 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextout smart_parking.v(133) " "Inferred latch for \"nextout\" at smart_parking.v(133)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next smart_parking.v(127) " "Inferred latch for \"next\" at smart_parking.v(127)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_light smart_parking.v(110) " "Inferred latch for \"green_light\" at smart_parking.v(110)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 "|smart_parking|entrance_exit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator entrance_exit:comb_3\|clk_generator:comb_3 " "Elaborating entity \"clk_generator\" for hierarchy \"entrance_exit:comb_3\|clk_generator:comb_3\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_3" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 smart_parking.v(26) " "Verilog HDL assignment warning at smart_parking.v(26): truncated value with size 32 to match size of target (25)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 "|smart_parking|entrance_exit:comb_3|clk_generator:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder entrance_exit:comb_3\|seven_segment_decoder:comb_502 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"entrance_exit:comb_3\|seven_segment_decoder:comb_502\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "comb_502" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544469071570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_space car_space:s1 " "Elaborating entity \"car_space\" for hierarchy \"car_space:s1\"" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "s1" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"r_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_out smart_parking.v(40) " "Verilog HDL Always Construct warning at smart_parking.v(40): inferring latch(es) for variable \"g_out\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_out smart_parking.v(43) " "Inferred latch for \"g_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out smart_parking.v(43) " "Inferred latch for \"y_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_out smart_parking.v(43) " "Inferred latch for \"r_out\" at smart_parking.v(43)" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469071585 "|smart_parking|car_space:s1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544469071929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digs\[1\] GND " "Pin \"digs\[1\]\" is stuck at GND" {  } { { "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" "" { Text "C:/Users/LENOVO/Desktop/dsd project/smart_parking.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544469071976 "|smart_parking|digs[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544469071976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544469072038 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544469072351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/quartus/bin64/output_files/smart_parking.map.smsg " "Generated suppressed messages file E:/quartus/quartus/bin64/output_files/smart_parking.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469072382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544469072444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544469072444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544469072476 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544469072476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544469072476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544469072476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544469072507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 21:11:12 2018 " "Processing ended: Mon Dec 10 21:11:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544469072507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544469072507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544469072507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544469072507 ""}
