<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sejf.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dig_compare.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dig_compare.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dig_compare.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd_controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd_init_refresh_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lcd_init_refresh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lcd_init_refresh_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd_init_refresh_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_fsm.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="master_fsm.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="master_fsm.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ose_decoder_fsm.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ose_decoder_fsm.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ose_decoder_fsm.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511462930" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511462930">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1511464049" xil_pn:in_ck="315503523799813399" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511464049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_dp.v"/>
      <outfile xil_pn:name="bcd_2dec.v"/>
      <outfile xil_pn:name="dig_compare.v"/>
      <outfile xil_pn:name="lcd_controller.v"/>
      <outfile xil_pn:name="lcd_driver.v"/>
      <outfile xil_pn:name="lcd_init_refresh.v"/>
      <outfile xil_pn:name="main_controller.v"/>
      <outfile xil_pn:name="master_fsm.v"/>
      <outfile xil_pn:name="mux4.v"/>
      <outfile xil_pn:name="mux6.v"/>
      <outfile xil_pn:name="mux8.v"/>
      <outfile xil_pn:name="ose_decoder_fsm.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="write_cycle.v"/>
    </transform>
    <transform xil_pn:end_ts="1511464052" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8180746388661120565" xil_pn:start_ts="1511464052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511464052" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5075737271072869555" xil_pn:start_ts="1511464052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462930" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4656496597720255756" xil_pn:start_ts="1511462930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511464052" xil_pn:in_ck="315503523799813399" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511464052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_dp.v"/>
      <outfile xil_pn:name="bcd_2dec.v"/>
      <outfile xil_pn:name="dig_compare.v"/>
      <outfile xil_pn:name="lcd_controller.v"/>
      <outfile xil_pn:name="lcd_driver.v"/>
      <outfile xil_pn:name="lcd_init_refresh.v"/>
      <outfile xil_pn:name="main_controller.v"/>
      <outfile xil_pn:name="master_fsm.v"/>
      <outfile xil_pn:name="mux4.v"/>
      <outfile xil_pn:name="mux6.v"/>
      <outfile xil_pn:name="mux8.v"/>
      <outfile xil_pn:name="ose_decoder_fsm.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="write_cycle.v"/>
    </transform>
    <transform xil_pn:end_ts="1511464053" xil_pn:in_ck="315503523799813399" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3280653044983118221" xil_pn:start_ts="1511464052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lcd_init_refresh_beh.prj"/>
      <outfile xil_pn:name="lcd_init_refresh_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511464054" xil_pn:in_ck="3919822545205027272" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2344939223479161846" xil_pn:start_ts="1511464053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lcd_init_refresh_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1705274221670474994" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4656496597720255756" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462687" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3008675398678710698" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511462697" xil_pn:in_ck="-7451531364710536355" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6805722621138248067" xil_pn:start_ts="1511462687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
