[
 {
  "InstFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/baud_rate_generator.v",
  "InstLine" : 5,
  "InstName" : "baud_rate_generator",
  "ModuleFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/baud_rate_generator.v",
  "ModuleLine" : 5,
  "ModuleName" : "baud_rate_generator"
 },
 {
  "InstFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart.v",
  "InstLine" : 6,
  "InstName" : "uart",
  "ModuleFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart.v",
  "ModuleLine" : 6,
  "ModuleName" : "uart",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart.v",
    "InstLine" : 42,
    "InstName" : "urx",
    "ModuleFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart_receiver.v",
    "ModuleLine" : 10,
    "ModuleName" : "uart_receiver"
   },
   {
    "InstFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart.v",
    "InstLine" : 52,
    "InstName" : "utx",
    "ModuleFile" : "C:/Users/Pavel/Desktop/Leti/FPGA/lab_4/src/uart_transmitter.v",
    "ModuleLine" : 10,
    "ModuleName" : "uart_transmitter"
   }
  ]
 }
]