#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug 30 10:48:24 2023
# Process ID: 22856
# Current directory: d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1
# Command line: vivado.exe -log design_1_path_thr_axis_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_path_thr_axis_0_0.tcl
# Log file: d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/design_1_path_thr_axis_0_0.vds
# Journal file: d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1\vivado.jou
# Running On: Fryg-X1, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 68245 MB
#-----------------------------------------------------------
source design_1_path_thr_axis_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.184 ; gain = 160.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ITCL_video/movDataZynq/prj_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_path_thr_axis_0_0
Command: synth_design -top design_1_path_thr_axis_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.430 ; gain = 407.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_path_thr_axis_0_0' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/synth/design_1_path_thr_axis_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis.v:9]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_Axi_lite_s_axi' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_Axi_lite_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_Axi_lite_s_axi.v:168]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_Axi_lite_s_axi' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_Axi_lite_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_regslice_both' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_regslice_both' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_regslice_both__parameterized0' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_regslice_both__parameterized0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_regslice_both__parameterized1' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_regslice_both__parameterized1' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_regslice_both__parameterized2' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_regslice_both__parameterized2' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'path_thr_axis_regslice_both__parameterized3' [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis_regslice_both__parameterized3' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'path_thr_axis' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_path_thr_axis_0_0' (0#1) [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/synth/design_1_path_thr_axis_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element waddr_reg was removed.  [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ipshared/33b3/hdl/verilog/path_thr_axis_Axi_lite_s_axi.v:125]
WARNING: [Synth 8-7129] Port AWADDR[4] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[0] in module path_thr_axis_Axi_lite_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TID[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TDEST[0] in module path_thr_axis_path_thr_axis_Pipeline_VITIS_LOOP_31_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2403.469 ; gain = 508.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2421.383 ; gain = 526.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2421.383 ; gain = 526.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2421.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/constraints/path_thr_axis_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.gen/sources_1/bd/design_1/ip/design_1_path_thr_axis_0_0/constraints/path_thr_axis_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2534.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2534.102 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  d:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'path_thr_axis_Axi_lite_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'path_thr_axis_Axi_lite_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'path_thr_axis_Axi_lite_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'path_thr_axis_Axi_lite_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port strm_in_TKEEP[7] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[6] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[5] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TKEEP[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[7] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[6] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[5] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port strm_in_TSTRB[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[4] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[3] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[2] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[1] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_AWADDR[0] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[31] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[30] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[29] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[28] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[27] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[26] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[25] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[24] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[23] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[22] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[21] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[20] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[19] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[18] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[17] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[16] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[15] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[14] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[13] in module path_thr_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_Axi_lite_WDATA[12] in module path_thr_axis is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module path_thr_axis.
WARNING: [Synth 8-3332] Sequential element (Axi_lite_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module path_thr_axis.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |     7|
|4     |LUT3   |    85|
|5     |LUT4   |    55|
|6     |LUT5   |    44|
|7     |LUT6   |    45|
|8     |FDRE   |   436|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:34 . Memory (MB): peak = 2534.102 ; gain = 526.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2534.102 ; gain = 638.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2534.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2534.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b0136a69
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2534.102 ; gain = 1045.906
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/design_1_path_thr_axis_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_path_thr_axis_0_0, cache-ID = 8da5a5e54037c1cd
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'd:/ITCL_video/movDataZynq/prj_vivado/path_thr/path_thr.runs/design_1_path_thr_axis_0_0_synth_1/design_1_path_thr_axis_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_path_thr_axis_0_0_utilization_synth.rpt -pb design_1_path_thr_axis_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 30 10:51:49 2023...
