-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pass_32_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    pass_32_i_empty_n : IN STD_LOGIC;
    pass_32_i_read : OUT STD_LOGIC;
    pass_32_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    pass_32_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pass_16_i_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    pass_16_i_full_n : IN STD_LOGIC;
    pass_16_i_write : OUT STD_LOGIC;
    pass_16_i_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    pass_16_i_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    select_ln59 : IN STD_LOGIC_VECTOR (22 downto 0) );
end;


architecture behav of Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv22_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln124_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal pass_32_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal pass_16_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bitcast_ln127_fu_606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_1_fu_610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_2_fu_614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_3_fu_618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_4_fu_622_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_5_fu_626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_6_fu_630_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_7_fu_634_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_8_fu_638_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_9_fu_642_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_10_fu_646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_11_fu_650_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_12_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_13_fu_658_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_14_fu_662_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_15_fu_666_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_16_fu_670_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_17_fu_674_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_18_fu_678_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_19_fu_682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_20_fu_686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_21_fu_690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_22_fu_694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_23_fu_698_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_24_fu_702_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_25_fu_706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_26_fu_710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_27_fu_714_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_28_fu_718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_29_fu_722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_30_fu_726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln127_31_fu_730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iter_fu_174 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal add_ln124_fu_279_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_iter_load : STD_LOGIC_VECTOR (21 downto 0);
    signal pass_32_i_read_local : STD_LOGIC;
    signal or_ln133_s_fu_926_p17 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal pass_16_i_write_local : STD_LOGIC;
    signal grp_fu_197_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_197_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_201_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_201_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_205_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_209_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_213_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_217_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_217_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_221_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_229_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_233_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_237_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_241_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_245_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_249_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_253_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_253_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_257_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iter_cast_fu_269_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln127_fu_292_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_s_fu_296_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_1_fu_306_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_2_fu_316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_3_fu_326_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_4_fu_336_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_5_fu_346_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_6_fu_356_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_7_fu_366_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_8_fu_376_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_9_fu_386_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_10_fu_396_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_11_fu_406_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_12_fu_416_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_13_fu_426_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_14_fu_436_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_15_fu_446_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_16_fu_456_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_17_fu_466_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_18_fu_476_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_19_fu_486_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_20_fu_496_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_21_fu_506_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_22_fu_516_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_23_fu_526_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_24_fu_536_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_25_fu_546_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_26_fu_556_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_27_fu_566_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_28_fu_576_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_29_fu_586_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln127_30_fu_596_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_15_fu_922_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_14_fu_918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_13_fu_914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_12_fu_910_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_11_fu_906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_10_fu_902_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_9_fu_898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_8_fu_894_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_7_fu_890_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_6_fu_886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_5_fu_882_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_4_fu_878_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_3_fu_874_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_2_fu_870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_1_fu_866_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln133_fu_862_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_197_ce : STD_LOGIC;
    signal pre_grp_fu_197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_197_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_201_ce : STD_LOGIC;
    signal pre_grp_fu_201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_201_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_205_ce : STD_LOGIC;
    signal pre_grp_fu_205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_205_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_209_ce : STD_LOGIC;
    signal pre_grp_fu_209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_209_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_213_ce : STD_LOGIC;
    signal pre_grp_fu_213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_213_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_217_ce : STD_LOGIC;
    signal pre_grp_fu_217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_217_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_221_ce : STD_LOGIC;
    signal pre_grp_fu_221_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_221_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_225_ce : STD_LOGIC;
    signal pre_grp_fu_225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_225_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_229_ce : STD_LOGIC;
    signal pre_grp_fu_229_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_229_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_233_ce : STD_LOGIC;
    signal pre_grp_fu_233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_233_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_237_ce : STD_LOGIC;
    signal pre_grp_fu_237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_237_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_241_ce : STD_LOGIC;
    signal pre_grp_fu_241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_241_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_245_ce : STD_LOGIC;
    signal pre_grp_fu_245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_245_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_249_ce : STD_LOGIC;
    signal pre_grp_fu_249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_249_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_253_ce : STD_LOGIC;
    signal pre_grp_fu_253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_253_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_257_ce : STD_LOGIC;
    signal pre_grp_fu_257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_grp_fu_257_p2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Gemv_Test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    hadd_16ns_16ns_16_3_no_dsp_1_U2450 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_197_p0,
        din1 => grp_fu_197_p1,
        ce => grp_fu_197_ce,
        dout => pre_grp_fu_197_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2451 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_201_p0,
        din1 => grp_fu_201_p1,
        ce => grp_fu_201_ce,
        dout => pre_grp_fu_201_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2452 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_205_p0,
        din1 => grp_fu_205_p1,
        ce => grp_fu_205_ce,
        dout => pre_grp_fu_205_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2453 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_209_p0,
        din1 => grp_fu_209_p1,
        ce => grp_fu_209_ce,
        dout => pre_grp_fu_209_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2454 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_213_p0,
        din1 => grp_fu_213_p1,
        ce => grp_fu_213_ce,
        dout => pre_grp_fu_213_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2455 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_217_p0,
        din1 => grp_fu_217_p1,
        ce => grp_fu_217_ce,
        dout => pre_grp_fu_217_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2456 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_221_p0,
        din1 => grp_fu_221_p1,
        ce => grp_fu_221_ce,
        dout => pre_grp_fu_221_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2457 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_225_p0,
        din1 => grp_fu_225_p1,
        ce => grp_fu_225_ce,
        dout => pre_grp_fu_225_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2458 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_229_p0,
        din1 => grp_fu_229_p1,
        ce => grp_fu_229_ce,
        dout => pre_grp_fu_229_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2459 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_233_p0,
        din1 => grp_fu_233_p1,
        ce => grp_fu_233_ce,
        dout => pre_grp_fu_233_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2460 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_237_p0,
        din1 => grp_fu_237_p1,
        ce => grp_fu_237_ce,
        dout => pre_grp_fu_237_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2461 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_241_p0,
        din1 => grp_fu_241_p1,
        ce => grp_fu_241_ce,
        dout => pre_grp_fu_241_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2462 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_245_p0,
        din1 => grp_fu_245_p1,
        ce => grp_fu_245_ce,
        dout => pre_grp_fu_245_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2463 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_249_p0,
        din1 => grp_fu_249_p1,
        ce => grp_fu_249_ce,
        dout => pre_grp_fu_249_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2464 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_253_p0,
        din1 => grp_fu_253_p1,
        ce => grp_fu_253_ce,
        dout => pre_grp_fu_253_p2);

    hadd_16ns_16ns_16_3_no_dsp_1_U2465 : component Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_257_p0,
        din1 => grp_fu_257_p1,
        ce => grp_fu_257_ce,
        dout => pre_grp_fu_257_p2);

    flow_control_loop_pipe_sequential_init_U : component Gemv_Test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_197_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_197_ce <= ap_const_logic_1;
            else 
                grp_fu_197_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_201_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_201_ce <= ap_const_logic_1;
            else 
                grp_fu_201_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_205_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_205_ce <= ap_const_logic_1;
            else 
                grp_fu_205_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_209_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_209_ce <= ap_const_logic_1;
            else 
                grp_fu_209_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_213_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_213_ce <= ap_const_logic_1;
            else 
                grp_fu_213_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_217_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_217_ce <= ap_const_logic_1;
            else 
                grp_fu_217_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_221_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_221_ce <= ap_const_logic_1;
            else 
                grp_fu_221_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_225_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_225_ce <= ap_const_logic_1;
            else 
                grp_fu_225_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_229_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_229_ce <= ap_const_logic_1;
            else 
                grp_fu_229_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_233_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_233_ce <= ap_const_logic_1;
            else 
                grp_fu_233_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_237_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_237_ce <= ap_const_logic_1;
            else 
                grp_fu_237_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_241_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_241_ce <= ap_const_logic_1;
            else 
                grp_fu_241_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_245_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_245_ce <= ap_const_logic_1;
            else 
                grp_fu_245_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_249_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_249_ce <= ap_const_logic_1;
            else 
                grp_fu_249_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_253_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_253_ce <= ap_const_logic_1;
            else 
                grp_fu_253_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_257_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_257_ce <= ap_const_logic_1;
            else 
                grp_fu_257_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    iter_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln124_fu_273_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    iter_fu_174 <= add_ln124_fu_279_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    iter_fu_174 <= ap_const_lv22_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_197_p0 <= bitcast_ln127_fu_606_p1;
                grp_fu_197_p1 <= bitcast_ln127_1_fu_610_p1;
                grp_fu_201_p0 <= bitcast_ln127_2_fu_614_p1;
                grp_fu_201_p1 <= bitcast_ln127_3_fu_618_p1;
                grp_fu_205_p0 <= bitcast_ln127_4_fu_622_p1;
                grp_fu_205_p1 <= bitcast_ln127_5_fu_626_p1;
                grp_fu_209_p0 <= bitcast_ln127_6_fu_630_p1;
                grp_fu_209_p1 <= bitcast_ln127_7_fu_634_p1;
                grp_fu_213_p0 <= bitcast_ln127_8_fu_638_p1;
                grp_fu_213_p1 <= bitcast_ln127_9_fu_642_p1;
                grp_fu_217_p0 <= bitcast_ln127_10_fu_646_p1;
                grp_fu_217_p1 <= bitcast_ln127_11_fu_650_p1;
                grp_fu_221_p0 <= bitcast_ln127_12_fu_654_p1;
                grp_fu_221_p1 <= bitcast_ln127_13_fu_658_p1;
                grp_fu_225_p0 <= bitcast_ln127_14_fu_662_p1;
                grp_fu_225_p1 <= bitcast_ln127_15_fu_666_p1;
                grp_fu_229_p0 <= bitcast_ln127_16_fu_670_p1;
                grp_fu_229_p1 <= bitcast_ln127_17_fu_674_p1;
                grp_fu_233_p0 <= bitcast_ln127_18_fu_678_p1;
                grp_fu_233_p1 <= bitcast_ln127_19_fu_682_p1;
                grp_fu_237_p0 <= bitcast_ln127_20_fu_686_p1;
                grp_fu_237_p1 <= bitcast_ln127_21_fu_690_p1;
                grp_fu_241_p0 <= bitcast_ln127_22_fu_694_p1;
                grp_fu_241_p1 <= bitcast_ln127_23_fu_698_p1;
                grp_fu_245_p0 <= bitcast_ln127_24_fu_702_p1;
                grp_fu_245_p1 <= bitcast_ln127_25_fu_706_p1;
                grp_fu_249_p0 <= bitcast_ln127_26_fu_710_p1;
                grp_fu_249_p1 <= bitcast_ln127_27_fu_714_p1;
                grp_fu_253_p0 <= bitcast_ln127_28_fu_718_p1;
                grp_fu_253_p1 <= bitcast_ln127_29_fu_722_p1;
                grp_fu_257_p0 <= bitcast_ln127_30_fu_726_p1;
                grp_fu_257_p1 <= bitcast_ln127_31_fu_730_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_197_ce = ap_const_logic_1)) then
                pre_grp_fu_197_p2_reg <= pre_grp_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_201_ce = ap_const_logic_1)) then
                pre_grp_fu_201_p2_reg <= pre_grp_fu_201_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_205_ce = ap_const_logic_1)) then
                pre_grp_fu_205_p2_reg <= pre_grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_209_ce = ap_const_logic_1)) then
                pre_grp_fu_209_p2_reg <= pre_grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_213_ce = ap_const_logic_1)) then
                pre_grp_fu_213_p2_reg <= pre_grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_217_ce = ap_const_logic_1)) then
                pre_grp_fu_217_p2_reg <= pre_grp_fu_217_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_221_ce = ap_const_logic_1)) then
                pre_grp_fu_221_p2_reg <= pre_grp_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_225_ce = ap_const_logic_1)) then
                pre_grp_fu_225_p2_reg <= pre_grp_fu_225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_229_ce = ap_const_logic_1)) then
                pre_grp_fu_229_p2_reg <= pre_grp_fu_229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_233_ce = ap_const_logic_1)) then
                pre_grp_fu_233_p2_reg <= pre_grp_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_237_ce = ap_const_logic_1)) then
                pre_grp_fu_237_p2_reg <= pre_grp_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_241_ce = ap_const_logic_1)) then
                pre_grp_fu_241_p2_reg <= pre_grp_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_245_ce = ap_const_logic_1)) then
                pre_grp_fu_245_p2_reg <= pre_grp_fu_245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_249_ce = ap_const_logic_1)) then
                pre_grp_fu_249_p2_reg <= pre_grp_fu_249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_253_ce = ap_const_logic_1)) then
                pre_grp_fu_253_p2_reg <= pre_grp_fu_253_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_257_ce = ap_const_logic_1)) then
                pre_grp_fu_257_p2_reg <= pre_grp_fu_257_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln124_fu_279_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_iter_load) + unsigned(ap_const_lv22_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(pass_32_i_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (pass_32_i_empty_n = ap_const_logic_0);
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(pass_16_i_full_n)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (pass_16_i_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln124_fu_273_p2)
    begin
        if (((icmp_ln124_fu_273_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_iter_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, iter_fu_174, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_iter_load <= ap_const_lv22_0;
        else 
            ap_sig_allocacmp_iter_load <= iter_fu_174;
        end if; 
    end process;

    bitcast_ln127_10_fu_646_p1 <= trunc_ln127_9_fu_386_p4;
    bitcast_ln127_11_fu_650_p1 <= trunc_ln127_10_fu_396_p4;
    bitcast_ln127_12_fu_654_p1 <= trunc_ln127_11_fu_406_p4;
    bitcast_ln127_13_fu_658_p1 <= trunc_ln127_12_fu_416_p4;
    bitcast_ln127_14_fu_662_p1 <= trunc_ln127_13_fu_426_p4;
    bitcast_ln127_15_fu_666_p1 <= trunc_ln127_14_fu_436_p4;
    bitcast_ln127_16_fu_670_p1 <= trunc_ln127_15_fu_446_p4;
    bitcast_ln127_17_fu_674_p1 <= trunc_ln127_16_fu_456_p4;
    bitcast_ln127_18_fu_678_p1 <= trunc_ln127_17_fu_466_p4;
    bitcast_ln127_19_fu_682_p1 <= trunc_ln127_18_fu_476_p4;
    bitcast_ln127_1_fu_610_p1 <= trunc_ln127_s_fu_296_p4;
    bitcast_ln127_20_fu_686_p1 <= trunc_ln127_19_fu_486_p4;
    bitcast_ln127_21_fu_690_p1 <= trunc_ln127_20_fu_496_p4;
    bitcast_ln127_22_fu_694_p1 <= trunc_ln127_21_fu_506_p4;
    bitcast_ln127_23_fu_698_p1 <= trunc_ln127_22_fu_516_p4;
    bitcast_ln127_24_fu_702_p1 <= trunc_ln127_23_fu_526_p4;
    bitcast_ln127_25_fu_706_p1 <= trunc_ln127_24_fu_536_p4;
    bitcast_ln127_26_fu_710_p1 <= trunc_ln127_25_fu_546_p4;
    bitcast_ln127_27_fu_714_p1 <= trunc_ln127_26_fu_556_p4;
    bitcast_ln127_28_fu_718_p1 <= trunc_ln127_27_fu_566_p4;
    bitcast_ln127_29_fu_722_p1 <= trunc_ln127_28_fu_576_p4;
    bitcast_ln127_2_fu_614_p1 <= trunc_ln127_1_fu_306_p4;
    bitcast_ln127_30_fu_726_p1 <= trunc_ln127_29_fu_586_p4;
    bitcast_ln127_31_fu_730_p1 <= trunc_ln127_30_fu_596_p4;
    bitcast_ln127_3_fu_618_p1 <= trunc_ln127_2_fu_316_p4;
    bitcast_ln127_4_fu_622_p1 <= trunc_ln127_3_fu_326_p4;
    bitcast_ln127_5_fu_626_p1 <= trunc_ln127_4_fu_336_p4;
    bitcast_ln127_6_fu_630_p1 <= trunc_ln127_5_fu_346_p4;
    bitcast_ln127_7_fu_634_p1 <= trunc_ln127_6_fu_356_p4;
    bitcast_ln127_8_fu_638_p1 <= trunc_ln127_7_fu_366_p4;
    bitcast_ln127_9_fu_642_p1 <= trunc_ln127_8_fu_376_p4;
    bitcast_ln127_fu_606_p1 <= trunc_ln127_fu_292_p1;
    bitcast_ln133_10_fu_902_p1 <= grp_fu_237_p2;
    bitcast_ln133_11_fu_906_p1 <= grp_fu_241_p2;
    bitcast_ln133_12_fu_910_p1 <= grp_fu_245_p2;
    bitcast_ln133_13_fu_914_p1 <= grp_fu_249_p2;
    bitcast_ln133_14_fu_918_p1 <= grp_fu_253_p2;
    bitcast_ln133_15_fu_922_p1 <= grp_fu_257_p2;
    bitcast_ln133_1_fu_866_p1 <= grp_fu_201_p2;
    bitcast_ln133_2_fu_870_p1 <= grp_fu_205_p2;
    bitcast_ln133_3_fu_874_p1 <= grp_fu_209_p2;
    bitcast_ln133_4_fu_878_p1 <= grp_fu_213_p2;
    bitcast_ln133_5_fu_882_p1 <= grp_fu_217_p2;
    bitcast_ln133_6_fu_886_p1 <= grp_fu_221_p2;
    bitcast_ln133_7_fu_890_p1 <= grp_fu_225_p2;
    bitcast_ln133_8_fu_894_p1 <= grp_fu_229_p2;
    bitcast_ln133_9_fu_898_p1 <= grp_fu_233_p2;
    bitcast_ln133_fu_862_p1 <= grp_fu_197_p2;

    grp_fu_197_p2_assign_proc : process(grp_fu_197_ce, pre_grp_fu_197_p2, pre_grp_fu_197_p2_reg)
    begin
        if ((grp_fu_197_ce = ap_const_logic_1)) then 
            grp_fu_197_p2 <= pre_grp_fu_197_p2;
        else 
            grp_fu_197_p2 <= pre_grp_fu_197_p2_reg;
        end if; 
    end process;


    grp_fu_201_p2_assign_proc : process(grp_fu_201_ce, pre_grp_fu_201_p2, pre_grp_fu_201_p2_reg)
    begin
        if ((grp_fu_201_ce = ap_const_logic_1)) then 
            grp_fu_201_p2 <= pre_grp_fu_201_p2;
        else 
            grp_fu_201_p2 <= pre_grp_fu_201_p2_reg;
        end if; 
    end process;


    grp_fu_205_p2_assign_proc : process(grp_fu_205_ce, pre_grp_fu_205_p2, pre_grp_fu_205_p2_reg)
    begin
        if ((grp_fu_205_ce = ap_const_logic_1)) then 
            grp_fu_205_p2 <= pre_grp_fu_205_p2;
        else 
            grp_fu_205_p2 <= pre_grp_fu_205_p2_reg;
        end if; 
    end process;


    grp_fu_209_p2_assign_proc : process(grp_fu_209_ce, pre_grp_fu_209_p2, pre_grp_fu_209_p2_reg)
    begin
        if ((grp_fu_209_ce = ap_const_logic_1)) then 
            grp_fu_209_p2 <= pre_grp_fu_209_p2;
        else 
            grp_fu_209_p2 <= pre_grp_fu_209_p2_reg;
        end if; 
    end process;


    grp_fu_213_p2_assign_proc : process(grp_fu_213_ce, pre_grp_fu_213_p2, pre_grp_fu_213_p2_reg)
    begin
        if ((grp_fu_213_ce = ap_const_logic_1)) then 
            grp_fu_213_p2 <= pre_grp_fu_213_p2;
        else 
            grp_fu_213_p2 <= pre_grp_fu_213_p2_reg;
        end if; 
    end process;


    grp_fu_217_p2_assign_proc : process(grp_fu_217_ce, pre_grp_fu_217_p2, pre_grp_fu_217_p2_reg)
    begin
        if ((grp_fu_217_ce = ap_const_logic_1)) then 
            grp_fu_217_p2 <= pre_grp_fu_217_p2;
        else 
            grp_fu_217_p2 <= pre_grp_fu_217_p2_reg;
        end if; 
    end process;


    grp_fu_221_p2_assign_proc : process(grp_fu_221_ce, pre_grp_fu_221_p2, pre_grp_fu_221_p2_reg)
    begin
        if ((grp_fu_221_ce = ap_const_logic_1)) then 
            grp_fu_221_p2 <= pre_grp_fu_221_p2;
        else 
            grp_fu_221_p2 <= pre_grp_fu_221_p2_reg;
        end if; 
    end process;


    grp_fu_225_p2_assign_proc : process(grp_fu_225_ce, pre_grp_fu_225_p2, pre_grp_fu_225_p2_reg)
    begin
        if ((grp_fu_225_ce = ap_const_logic_1)) then 
            grp_fu_225_p2 <= pre_grp_fu_225_p2;
        else 
            grp_fu_225_p2 <= pre_grp_fu_225_p2_reg;
        end if; 
    end process;


    grp_fu_229_p2_assign_proc : process(grp_fu_229_ce, pre_grp_fu_229_p2, pre_grp_fu_229_p2_reg)
    begin
        if ((grp_fu_229_ce = ap_const_logic_1)) then 
            grp_fu_229_p2 <= pre_grp_fu_229_p2;
        else 
            grp_fu_229_p2 <= pre_grp_fu_229_p2_reg;
        end if; 
    end process;


    grp_fu_233_p2_assign_proc : process(grp_fu_233_ce, pre_grp_fu_233_p2, pre_grp_fu_233_p2_reg)
    begin
        if ((grp_fu_233_ce = ap_const_logic_1)) then 
            grp_fu_233_p2 <= pre_grp_fu_233_p2;
        else 
            grp_fu_233_p2 <= pre_grp_fu_233_p2_reg;
        end if; 
    end process;


    grp_fu_237_p2_assign_proc : process(grp_fu_237_ce, pre_grp_fu_237_p2, pre_grp_fu_237_p2_reg)
    begin
        if ((grp_fu_237_ce = ap_const_logic_1)) then 
            grp_fu_237_p2 <= pre_grp_fu_237_p2;
        else 
            grp_fu_237_p2 <= pre_grp_fu_237_p2_reg;
        end if; 
    end process;


    grp_fu_241_p2_assign_proc : process(grp_fu_241_ce, pre_grp_fu_241_p2, pre_grp_fu_241_p2_reg)
    begin
        if ((grp_fu_241_ce = ap_const_logic_1)) then 
            grp_fu_241_p2 <= pre_grp_fu_241_p2;
        else 
            grp_fu_241_p2 <= pre_grp_fu_241_p2_reg;
        end if; 
    end process;


    grp_fu_245_p2_assign_proc : process(grp_fu_245_ce, pre_grp_fu_245_p2, pre_grp_fu_245_p2_reg)
    begin
        if ((grp_fu_245_ce = ap_const_logic_1)) then 
            grp_fu_245_p2 <= pre_grp_fu_245_p2;
        else 
            grp_fu_245_p2 <= pre_grp_fu_245_p2_reg;
        end if; 
    end process;


    grp_fu_249_p2_assign_proc : process(grp_fu_249_ce, pre_grp_fu_249_p2, pre_grp_fu_249_p2_reg)
    begin
        if ((grp_fu_249_ce = ap_const_logic_1)) then 
            grp_fu_249_p2 <= pre_grp_fu_249_p2;
        else 
            grp_fu_249_p2 <= pre_grp_fu_249_p2_reg;
        end if; 
    end process;


    grp_fu_253_p2_assign_proc : process(grp_fu_253_ce, pre_grp_fu_253_p2, pre_grp_fu_253_p2_reg)
    begin
        if ((grp_fu_253_ce = ap_const_logic_1)) then 
            grp_fu_253_p2 <= pre_grp_fu_253_p2;
        else 
            grp_fu_253_p2 <= pre_grp_fu_253_p2_reg;
        end if; 
    end process;


    grp_fu_257_p2_assign_proc : process(grp_fu_257_ce, pre_grp_fu_257_p2, pre_grp_fu_257_p2_reg)
    begin
        if ((grp_fu_257_ce = ap_const_logic_1)) then 
            grp_fu_257_p2 <= pre_grp_fu_257_p2;
        else 
            grp_fu_257_p2 <= pre_grp_fu_257_p2_reg;
        end if; 
    end process;

    icmp_ln124_fu_273_p2 <= "1" when (signed(iter_cast_fu_269_p1) < signed(select_ln59)) else "0";
    iter_cast_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_iter_load),23));
    or_ln133_s_fu_926_p17 <= (((((((((((((((bitcast_ln133_15_fu_922_p1 & bitcast_ln133_14_fu_918_p1) & bitcast_ln133_13_fu_914_p1) & bitcast_ln133_12_fu_910_p1) & bitcast_ln133_11_fu_906_p1) & bitcast_ln133_10_fu_902_p1) & bitcast_ln133_9_fu_898_p1) & bitcast_ln133_8_fu_894_p1) & bitcast_ln133_7_fu_890_p1) & bitcast_ln133_6_fu_886_p1) & bitcast_ln133_5_fu_882_p1) & bitcast_ln133_4_fu_878_p1) & bitcast_ln133_3_fu_874_p1) & bitcast_ln133_2_fu_870_p1) & bitcast_ln133_1_fu_866_p1) & bitcast_ln133_fu_862_p1);

    pass_16_i_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, pass_16_i_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            pass_16_i_blk_n <= pass_16_i_full_n;
        else 
            pass_16_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pass_16_i_din <= or_ln133_s_fu_926_p17;
    pass_16_i_write <= pass_16_i_write_local;

    pass_16_i_write_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            pass_16_i_write_local <= ap_const_logic_1;
        else 
            pass_16_i_write_local <= ap_const_logic_0;
        end if; 
    end process;


    pass_32_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, pass_32_i_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pass_32_i_blk_n <= pass_32_i_empty_n;
        else 
            pass_32_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pass_32_i_read <= pass_32_i_read_local;

    pass_32_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pass_32_i_read_local <= ap_const_logic_1;
        else 
            pass_32_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln127_10_fu_396_p4 <= pass_32_i_dout(191 downto 176);
    trunc_ln127_11_fu_406_p4 <= pass_32_i_dout(207 downto 192);
    trunc_ln127_12_fu_416_p4 <= pass_32_i_dout(223 downto 208);
    trunc_ln127_13_fu_426_p4 <= pass_32_i_dout(239 downto 224);
    trunc_ln127_14_fu_436_p4 <= pass_32_i_dout(255 downto 240);
    trunc_ln127_15_fu_446_p4 <= pass_32_i_dout(271 downto 256);
    trunc_ln127_16_fu_456_p4 <= pass_32_i_dout(287 downto 272);
    trunc_ln127_17_fu_466_p4 <= pass_32_i_dout(303 downto 288);
    trunc_ln127_18_fu_476_p4 <= pass_32_i_dout(319 downto 304);
    trunc_ln127_19_fu_486_p4 <= pass_32_i_dout(335 downto 320);
    trunc_ln127_1_fu_306_p4 <= pass_32_i_dout(47 downto 32);
    trunc_ln127_20_fu_496_p4 <= pass_32_i_dout(351 downto 336);
    trunc_ln127_21_fu_506_p4 <= pass_32_i_dout(367 downto 352);
    trunc_ln127_22_fu_516_p4 <= pass_32_i_dout(383 downto 368);
    trunc_ln127_23_fu_526_p4 <= pass_32_i_dout(399 downto 384);
    trunc_ln127_24_fu_536_p4 <= pass_32_i_dout(415 downto 400);
    trunc_ln127_25_fu_546_p4 <= pass_32_i_dout(431 downto 416);
    trunc_ln127_26_fu_556_p4 <= pass_32_i_dout(447 downto 432);
    trunc_ln127_27_fu_566_p4 <= pass_32_i_dout(463 downto 448);
    trunc_ln127_28_fu_576_p4 <= pass_32_i_dout(479 downto 464);
    trunc_ln127_29_fu_586_p4 <= pass_32_i_dout(495 downto 480);
    trunc_ln127_2_fu_316_p4 <= pass_32_i_dout(63 downto 48);
    trunc_ln127_30_fu_596_p4 <= pass_32_i_dout(511 downto 496);
    trunc_ln127_3_fu_326_p4 <= pass_32_i_dout(79 downto 64);
    trunc_ln127_4_fu_336_p4 <= pass_32_i_dout(95 downto 80);
    trunc_ln127_5_fu_346_p4 <= pass_32_i_dout(111 downto 96);
    trunc_ln127_6_fu_356_p4 <= pass_32_i_dout(127 downto 112);
    trunc_ln127_7_fu_366_p4 <= pass_32_i_dout(143 downto 128);
    trunc_ln127_8_fu_376_p4 <= pass_32_i_dout(159 downto 144);
    trunc_ln127_9_fu_386_p4 <= pass_32_i_dout(175 downto 160);
    trunc_ln127_fu_292_p1 <= pass_32_i_dout(16 - 1 downto 0);
    trunc_ln127_s_fu_296_p4 <= pass_32_i_dout(31 downto 16);
end behav;
