# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# shift_reg.wlf opened as dataset "shift_reg"
add wave -position end  shift_reg:/shift_reg_tb/clk
add wave -position end  shift_reg:/shift_reg_tb/rst_n
add wave -position end  shift_reg:/shift_reg_tb/shift_en
add wave -position end  shift_reg:/shift_reg_tb/dir
add wave -position end  shift_reg:/shift_reg_tb/d_in
add wave -position end  shift_reg:/shift_reg_tb/q_out
