git clone --depth 1 --no-tags https://github.com/1820158cpe/HDL-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579889455
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/six_iir_ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582319028
git clone --depth 1 --no-tags https://github.com/skerr92/oak8m14-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582371484
git clone --depth 1 --no-tags https://github.com/evd18i021/accumulator_npar_parallel_complete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583616691
git clone --depth 1 --no-tags https://github.com/7vik-g/-16bit-pipelined-RISC-processor-mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583725653
git clone --depth 1 --no-tags https://github.com/adityan18/rakshit_efables.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583042540
git clone --depth 1 --no-tags https://github.com/W4xMell/MyCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582287304
git clone --depth 1 --no-tags https://github.com/taeyoup/image-updown-scaling-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582901720
git clone --depth 1 --no-tags https://github.com/elifatar/BIL264-265_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579693151
git clone --depth 1 --no-tags https://github.com/LabSprout/google_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579824275
git clone --depth 1 --no-tags https://github.com/gstei/ASIC_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578602056
git clone --depth 1 --no-tags https://github.com/wreeten/PCIe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579829408
git clone --depth 1 --no-tags https://github.com/Nayanamakani1999/Center-of-object-in-an-image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580502618
git clone --depth 1 --no-tags https://github.com/PaulLeeECE/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579281470
git clone --depth 1 --no-tags https://github.com/cjcara036/SUBLEQ_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579557981
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579548469
git clone --depth 1 --no-tags https://github.com/CSIE523/2023_ICC_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579241709
git clone --depth 1 --no-tags https://github.com/hakan-emre-gedik/multi_cycle_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579502832
git clone --depth 1 --no-tags https://github.com/necrolust666/_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578032741
git clone --depth 1 --no-tags https://github.com/Basanthkp21/DSVD_HLDD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581106764
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581165308
git clone --depth 1 --no-tags https://github.com/amora7741/Verilog-Waves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581260877
git clone --depth 1 --no-tags https://github.com/calvinlclee3/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578416000
git clone --depth 1 --no-tags https://github.com/toddsharpe/SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578416880
git clone --depth 1 --no-tags https://github.com/2020629-cpe/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578510651
git clone --depth 1 --no-tags https://github.com/BrandonYU34/MIPS-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578525629
git clone --depth 1 --no-tags https://github.com/Ohgram/drink_moore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578135384
git clone --depth 1 --no-tags https://github.com/Aadyot/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578265657
git clone --depth 1 --no-tags https://github.com/AgamemnonasKyriazis/lab6_microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578705961
git clone --depth 1 --no-tags https://github.com/joeliambrown/ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578734653
git clone --depth 1 --no-tags https://github.com/2020759-CpE/CastilloHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583097764
git clone --depth 1 --no-tags https://github.com/Hadi-loo/Computer-Aided-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583586859
git clone --depth 1 --no-tags https://github.com/CricySaray/dedicated-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583631754
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_silice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581588176
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/memory_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581295313
git clone --depth 1 --no-tags https://github.com/nair-arjun/Multi-Stage-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581631158
git clone --depth 1 --no-tags https://github.com/embelon/sky130-wb-hyperram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582451188
git clone --depth 1 --no-tags https://github.com/evd18i021/lifting97_extdirect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583545148
git clone --depth 1 --no-tags https://github.com/2020158-CPE/Iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580777326
git clone --depth 1 --no-tags https://github.com/AKASHTHER/Up_or_down_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580684225
git clone --depth 1 --no-tags https://github.com/DixantaG/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580228264
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581839405
git clone --depth 1 --no-tags https://github.com/homuch/CA_Final_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582009280
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581591217
git clone --depth 1 --no-tags https://github.com/tsanjay330/Polynomial-Evaluation-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583214640
git clone --depth 1 --no-tags https://github.com/Onkar-Joshi/Interrupt-control-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583208692
git clone --depth 1 --no-tags https://github.com/YanbooooH/FPGA-frequency-acquisition-serial-port-output.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581380548
git clone --depth 1 --no-tags https://github.com/nulface/UART_TX.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581349132
git clone --depth 1 --no-tags https://github.com/tobiaj10/Restoring-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581670438
git clone --depth 1 --no-tags https://github.com/radhe-2022/IIT_Indore_MM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583590261
git clone --depth 1 --no-tags https://github.com/Shashank-06/iit_indore_neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583714792
git clone --depth 1 --no-tags https://github.com/Aakash-Jana/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579307740
git clone --depth 1 --no-tags https://github.com/andylithia/OpenFASOC_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579391033
git clone --depth 1 --no-tags https://github.com/Zeynep-Parlatan/Computer-Organization-CSE331-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578799457
git clone --depth 1 --no-tags https://github.com/phvictorr/deslocamentocircular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578742003
git clone --depth 1 --no-tags https://github.com/Acecoder35/iiitb_gray_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578709129
git clone --depth 1 --no-tags https://github.com/oooyuanooo/a5-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581015680
git clone --depth 1 --no-tags https://github.com/Vaishnavidg/Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580898144
git clone --depth 1 --no-tags https://github.com/beomsun5/IcarusVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581824623
git clone --depth 1 --no-tags https://github.com/Chetan493401/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581834068
git clone --depth 1 --no-tags https://github.com/bhim4078652/MIPS_32_PIPELINED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581772906
git clone --depth 1 --no-tags https://github.com/sigdox/mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581920367
git clone --depth 1 --no-tags https://github.com/mohanadtalat91/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582386473
git clone --depth 1 --no-tags https://github.com/Ho97/FP-MAC-frontend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581714538
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct8_par_2d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581886071
git clone --depth 1 --no-tags https://github.com/evd18i021/lifting53_ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581762259
git clone --depth 1 --no-tags https://github.com/Ofahmy143/GPIO_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581925501
git clone --depth 1 --no-tags https://github.com/mdw-at-linuxbox/x2821.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581957746
git clone --depth 1 --no-tags https://github.com/mdw-at-linuxbox/x2150.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581956949
git clone --depth 1 --no-tags https://github.com/mattngaw/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579211612
git clone --depth 1 --no-tags https://github.com/phvictorr/multiplex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578740667
git clone --depth 1 --no-tags https://github.com/lashhw/DSD-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582554859
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir6_multi_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582312687
git clone --depth 1 --no-tags https://github.com/McLucifer2646/caravel_iiitb_sd_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580747431
git clone --depth 1 --no-tags https://github.com/greatdreams/learn-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581533916
git clone --depth 1 --no-tags https://github.com/KashishPrakash/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581541487
git clone --depth 1 --no-tags https://github.com/segf00lt/riscy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581146790
git clone --depth 1 --no-tags https://github.com/davoudifatemeh/Accelerator-RTL-design-with-a-simple-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581142762
git clone --depth 1 --no-tags https://github.com/magnaza/T-F_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581115941
git clone --depth 1 --no-tags https://github.com/umarcis/single_Neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580347646
git clone --depth 1 --no-tags https://github.com/Ohgram/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582358923
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582477536
git clone --depth 1 --no-tags https://github.com/feichay10/Practicas-EdC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580982152
git clone --depth 1 --no-tags https://github.com/NeoLou/Multicycle-Processor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581344403
git clone --depth 1 --no-tags https://github.com/1viorel/12-bit-BCD-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579323203
git clone --depth 1 --no-tags https://github.com/t-sasatani/xls_workshop_tapeout_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578827294
git clone --depth 1 --no-tags https://github.com/dwisehart/grey_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579378385
git clone --depth 1 --no-tags https://github.com/arianniakan/MipsPipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579589997
git clone --depth 1 --no-tags https://github.com/JillianTo/RISCVCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579847095
git clone --depth 1 --no-tags https://github.com/afterGlow4ever/fpga_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579392693
git clone --depth 1 --no-tags https://github.com/dozingmoon/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578480701
git clone --depth 1 --no-tags https://github.com/ashwini0921/Design-of-Delta-sigma-modulator-using-eSim-and-Sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583088762
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/hada_2d1_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583261991
git clone --depth 1 --no-tags https://github.com/mbatuhanorak/Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583484584
