0.7
2020.2
Oct 13 2023
20:21:30
/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.sim/sim_1/behav/xsim/glbl.v,1763034722,verilog,,,,glbl,,,,,,,,
/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.srcs/sim_1/new/test.v,1763034722,verilog,,,,test,,,,,,,,
/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.srcs/sources_1/new/encoder.v,1763034722,verilog,,/home/leo/vivado_project/verilogHDL-design-experiment/2_1/2_1.srcs/sim_1/new/test.v,,encoder,,,,,,,,
