---
layout: archive
title: "Mini Processor"
permalink: /projects/Verilog/
author_profile: true
---

{% include base_path %}
-----

## RNN_Self-Attention_Sine_Prediction
_Feb, 2024 - Mar, 2024_
(Advisor â€“ Prof. Joycee Mekie, IIT Gandhinagar) | [Project Link](https://github.com/Nihar1402-iit/Verilog)

- Developed and simulated digital circuits using Verilog, emphasizing efficient hardware description.
- Designed and implemented a mini processor on an FPGA, demonstrating practical hardware development skills.
- Created various digital logic modules, showcasing proficiency in FPGA implementation and hardware-software co-design.

---

