// Seed: 1552710415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    input supply0 id_4
);
  wire id_6 = -1'b0, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [7:0][1] id_8;
endmodule
