// Seed: 2953350313
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  logic id_3, id_4;
  assign id_3 = -1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  localparam id_3 = 1 == -1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd62
) (
    input supply1 id_0,
    output tri0 id_1,
    input wor _id_2,
    input wand _id_3,
    input tri0 id_4,
    input wand id_5,
    output uwire id_6,
    output uwire id_7,
    inout wor id_8
    , id_10
);
  wire id_11, id_12;
  and primCall (id_7, id_11, id_8, id_4, id_12);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire [1  <  id_2 : (  1  )  +  1  ?  -1 'h0 : id_3] id_13;
  always begin : LABEL_0
    $unsigned(98);
    ;
    id_10 = "";
    disable id_14;
  end
  assign id_8  = -1;
  assign id_11 = (-1);
  assign id_6  = 1 & id_4;
endmodule
