-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_process_word_Pipeline_VITIS_LOOP_113_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    trunc_ln : IN STD_LOGIC_VECTOR (2 downto 0);
    word_buffer_m_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce0 : OUT STD_LOGIC;
    old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce1 : OUT STD_LOGIC;
    old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lb_ce0 : OUT STD_LOGIC;
    lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    rb_ce0 : OUT STD_LOGIC;
    rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
    line_buffer_m_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_2_ce0 : OUT STD_LOGIC;
    line_buffer_m_2_we0 : OUT STD_LOGIC;
    line_buffer_m_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_2_ce1 : OUT STD_LOGIC;
    line_buffer_m_2_we1 : OUT STD_LOGIC;
    line_buffer_m_2_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    add_ln114 : IN STD_LOGIC_VECTOR (5 downto 0);
    last_wrd : IN STD_LOGIC_VECTOR (0 downto 0);
    word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce0 : OUT STD_LOGIC;
    word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce1 : OUT STD_LOGIC;
    word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of top_process_word_Pipeline_VITIS_LOOP_113_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln1027_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal storemerge6_reg_487 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_505 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_24_reg_1041 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_wrd_read_reg_1020 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_519 : STD_LOGIC_VECTOR (1 downto 0);
    signal rb_load_1_reg_1122 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_wrd_read_read_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_1025_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bank_V_cast_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bank_V_cast_reg_1029 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln127_fu_570_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln127_reg_1035 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_24_fu_590_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1041_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln125_1_fu_628_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_1_reg_1045 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_7_fu_690_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_7_reg_1072 : STD_LOGIC_VECTOR (7 downto 0);
    signal rb_addr_gep_fu_189_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln127_1_fu_741_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln127_1_reg_1099 : STD_LOGIC_VECTOR (7 downto 0);
    signal rb_load_reg_1136 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buffer_m_2_addr_3_reg_1140 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_2_addr_4_reg_1145 : STD_LOGIC_VECTOR (7 downto 0);
    signal old_word_buffer_m_load_9_reg_1170 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_m_2_addr_5_reg_1175 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_2_addr_6_reg_1180 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_2_addr_7_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_2_addr_8_reg_1210 : STD_LOGIC_VECTOR (7 downto 0);
    signal lb_addr_gep_fu_416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal line_buffer_m_2_addr_1_reg_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge6_reg_487 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge6_reg_487 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln125_3_fu_640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln125_4_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_11_fu_702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_12_fu_713_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln125_5_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_6_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_13_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_14_fu_793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_1_fu_803_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln118_2_fu_813_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_7_fu_823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_8_fu_833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_15_fu_843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_16_fu_853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_3_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln118_4_fu_873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_5_fu_883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_9_fu_893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln125_10_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_17_fu_913_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_18_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_6_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln125_2_fu_938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_1_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_10_fu_952_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_7_fu_971_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln127_2_fu_976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bank_V_fu_92 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln840_fu_554_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_bank_V_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln127_fu_995_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln120_fu_1004_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln125_cast_fu_536_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln127_fu_566_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_fu_576_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln186_fu_580_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal s_idx_V_fu_584_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln125_cast2_fu_532_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln125_fu_598_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln125_fu_604_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_25_fu_616_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl4_fu_608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln125_1_fu_624_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln125_fu_634_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_2_fu_645_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal s_idx_V_cast_fu_656_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_662_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_676_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln118_8_fu_672_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln118_9_fu_686_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln118_1_fu_696_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_8_fu_707_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_730_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_723_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln127_1_fu_737_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln118_fu_747_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_3_fu_758_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_4_fu_768_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_9_fu_778_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_10_fu_788_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_fu_798_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_1_fu_808_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_5_fu_818_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_6_fu_828_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_11_fu_838_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_12_fu_848_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_2_fu_858_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_3_fu_868_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_4_fu_878_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_7_fu_888_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln125_8_fu_898_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_13_fu_908_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_14_fu_918_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_5_fu_928_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln128_1_fu_942_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln121_fu_956_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_6_fu_966_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln128_fu_980_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln127_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_917 : BOOLEAN;
    signal ap_condition_922 : BOOLEAN;
    signal ap_condition_476 : BOOLEAN;
    signal ap_condition_156 : BOOLEAN;
    signal ap_condition_339 : BOOLEAN;
    signal ap_condition_174 : BOOLEAN;
    signal ap_condition_429 : BOOLEAN;
    signal ap_condition_946 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_917)) then
                if ((last_wrd_read_reg_1020 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439 <= ap_const_lv2_0;
                elsif ((last_wrd_read_reg_1020 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439 <= word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_922)) then
                if ((last_wrd_read_reg_1020 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451 <= ap_const_lv2_0;
                elsif ((last_wrd_read_reg_1020 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451 <= word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_476)) then
                if ((last_wrd_read_reg_1020 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463 <= ap_const_lv2_0;
                elsif ((last_wrd_read_reg_1020 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463 <= word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_174)) then
                if ((ap_const_boolean_1 = ap_condition_339)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_condition_156)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= word_buffer_m_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_storemerge6_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (rb_load_1_reg_1122 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= word_buffer_m_q0;
            elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (rb_load_reg_1136 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= old_word_buffer_m_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                ap_phi_reg_pp0_iter1_storemerge6_reg_487 <= ap_phi_reg_pp0_iter0_storemerge6_reg_487;
            end if; 
        end if;
    end process;

    bank_V_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0))) then 
                    bank_V_fu_92 <= add_ln840_fu_554_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    bank_V_fu_92 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
                reg_505 <= word_buffer_m_q1;
            elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
                reg_505 <= word_buffer_m_q0;
            end if; 
        end if;
    end process;

    reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
                reg_512 <= old_word_buffer_m_q1;
            elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
                reg_512 <= old_word_buffer_m_q0;
            end if; 
        end if;
    end process;

    reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
                reg_519 <= word_buffer_m_q1;
            elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
                reg_519 <= word_buffer_m_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_24_fu_590_p3 = ap_const_lv1_1) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln118_7_reg_1072(7 downto 1) <= add_ln118_7_fu_690_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_24_fu_590_p3 = ap_const_lv1_0) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    add_ln125_1_reg_1045(7 downto 1) <= add_ln125_1_fu_628_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    add_ln127_1_reg_1099(7 downto 1) <= add_ln127_1_fu_741_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln127_reg_1035 <= add_ln127_fu_570_p2;
                    bank_V_cast_reg_1029(3 downto 0) <= bank_V_cast_fu_560_p1(3 downto 0);
                tmp_24_reg_1041 <= s_idx_V_fu_584_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_reg_1025 <= icmp_ln1027_fu_548_p2;
                icmp_ln1027_reg_1025_pp0_iter1_reg <= icmp_ln1027_reg_1025;
                tmp_24_reg_1041_pp0_iter1_reg <= tmp_24_reg_1041;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1027_reg_1025_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    line_buffer_m_2_addr_1_reg_1250(7 downto 1) <= zext_ln128_fu_985_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    line_buffer_m_2_addr_3_reg_1140(7 downto 1) <= zext_ln118_1_fu_803_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_2_addr_4_reg_1145(7 downto 1) <= zext_ln118_2_fu_813_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    line_buffer_m_2_addr_5_reg_1175(7 downto 1) <= zext_ln118_3_fu_863_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_2_addr_6_reg_1180(7 downto 1) <= zext_ln118_4_fu_873_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_2_addr_7_reg_1185(7 downto 1) <= zext_ln118_5_fu_883_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    line_buffer_m_2_addr_8_reg_1210(7 downto 1) <= zext_ln118_6_fu_933_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1))) then
                old_word_buffer_m_load_9_reg_1170 <= old_word_buffer_m_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0))) then
                rb_load_1_reg_1122 <= rb_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1))) then
                rb_load_reg_1136 <= rb_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                storemerge6_reg_487 <= ap_phi_reg_pp0_iter1_storemerge6_reg_487;
            end if;
        end if;
    end process;
    bank_V_cast_reg_1029(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln125_1_reg_1045(0) <= '0';
    add_ln118_7_reg_1072(0) <= '0';
    add_ln127_1_reg_1099(0) <= '0';
    line_buffer_m_2_addr_3_reg_1140(0) <= '0';
    line_buffer_m_2_addr_4_reg_1145(0) <= '1';
    line_buffer_m_2_addr_5_reg_1175(0) <= '0';
    line_buffer_m_2_addr_6_reg_1180(0) <= '1';
    line_buffer_m_2_addr_7_reg_1185(0) <= '0';
    line_buffer_m_2_addr_8_reg_1210(0) <= '1';
    line_buffer_m_2_addr_1_reg_1250(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln118_10_fu_788_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_4));
    add_ln118_11_fu_838_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_5));
    add_ln118_12_fu_848_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_6));
    add_ln118_13_fu_908_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_7));
    add_ln118_14_fu_918_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_8));
    add_ln118_1_fu_808_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_3));
    add_ln118_2_fu_858_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_4));
    add_ln118_3_fu_868_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_5));
    add_ln118_4_fu_878_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_6));
    add_ln118_5_fu_928_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_7));
    add_ln118_6_fu_966_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_8));
    add_ln118_7_fu_690_p2 <= std_logic_vector(unsigned(zext_ln118_8_fu_672_p1) + unsigned(zext_ln118_9_fu_686_p1));
    add_ln118_8_fu_707_p2 <= std_logic_vector(unsigned(add_ln118_7_fu_690_p2) + unsigned(ap_const_lv8_2));
    add_ln118_9_fu_778_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_3));
    add_ln118_fu_798_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_2));
    add_ln121_fu_956_p2 <= std_logic_vector(unsigned(add_ln118_7_reg_1072) + unsigned(ap_const_lv8_9));
    add_ln125_1_fu_628_p2 <= std_logic_vector(unsigned(p_shl4_fu_608_p3) + unsigned(zext_ln125_1_fu_624_p1));
    add_ln125_2_fu_645_p2 <= std_logic_vector(unsigned(add_ln125_1_fu_628_p2) + unsigned(ap_const_lv8_2));
    add_ln125_3_fu_758_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_3));
    add_ln125_4_fu_768_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_4));
    add_ln125_5_fu_818_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_5));
    add_ln125_6_fu_828_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_6));
    add_ln125_7_fu_888_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_7));
    add_ln125_8_fu_898_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_8));
    add_ln125_fu_598_p2 <= std_logic_vector(unsigned(zext_ln125_cast2_fu_532_p1) + unsigned(s_idx_V_fu_584_p2));
    add_ln127_1_fu_741_p2 <= std_logic_vector(unsigned(p_shl_fu_723_p3) + unsigned(zext_ln127_1_fu_737_p1));
    add_ln127_fu_570_p2 <= std_logic_vector(unsigned(zext_ln125_cast_fu_536_p1) + unsigned(zext_ln127_fu_566_p1));
    add_ln128_1_fu_942_p2 <= std_logic_vector(unsigned(add_ln125_1_reg_1045) + unsigned(ap_const_lv8_9));
    add_ln128_fu_980_p2 <= std_logic_vector(unsigned(add_ln127_1_reg_1099) + unsigned(ap_const_lv8_9));
    add_ln840_fu_554_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_bank_V_2) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_156_assign_proc : process(icmp_ln1027_reg_1025, tmp_24_reg_1041, last_wrd_read_reg_1020)
    begin
                ap_condition_156 <= ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0));
    end process;


    ap_condition_174_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_174 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_339_assign_proc : process(icmp_ln1027_reg_1025, tmp_24_reg_1041, last_wrd_read_reg_1020)
    begin
                ap_condition_339 <= ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0));
    end process;


    ap_condition_429_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_429 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_476_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1025, tmp_24_reg_1041, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_476 <= ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0));
    end process;


    ap_condition_917_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_24_reg_1041)
    begin
                ap_condition_917 <= ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_0));
    end process;


    ap_condition_922_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, tmp_24_reg_1041, ap_block_pp0_stage2_11001)
    begin
                ap_condition_922 <= ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_0));
    end process;


    ap_condition_946_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln1027_fu_548_p2, ap_block_pp0_stage0)
    begin
                ap_condition_946 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln1027_reg_1025)
    begin
        if (((icmp_ln1027_reg_1025 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_phi_reg_pp0_iter0_ref_tmp50_0_7_reg_475 <= "XX";
    ap_phi_reg_pp0_iter0_storemerge6_reg_487 <= ap_const_lv2_0;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_bank_V_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, bank_V_fu_92, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_bank_V_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_bank_V_2 <= bank_V_fu_92;
        end if; 
    end process;

    bank_V_cast_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_bank_V_2),64));
    icmp_ln1027_fu_548_p2 <= "1" when (ap_sig_allocacmp_bank_V_2 = ap_const_lv4_8) else "0";
    last_wrd_read_read_fu_96_p2 <= last_wrd;
    last_wrd_read_reg_1020 <= last_wrd;
    lb_addr_gep_fu_416_p3 <= bank_V_cast_reg_1029(3 - 1 downto 0);

    lb_address0_assign_proc : process(icmp_ln1027_reg_1025, tmp_24_reg_1041, bank_V_cast_reg_1029, lb_addr_gep_fu_416_p3, ap_condition_429)
    begin
        if ((ap_const_boolean_1 = ap_condition_429)) then
            if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
                lb_address0 <= lb_addr_gep_fu_416_p3;
            elsif ((tmp_24_reg_1041 = ap_const_lv1_0)) then 
                lb_address0 <= bank_V_cast_reg_1029(3 - 1 downto 0);
            else 
                lb_address0 <= "XXX";
            end if;
        else 
            lb_address0 <= "XXX";
        end if; 
    end process;


    lb_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1025, tmp_24_reg_1041, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
            lb_ce0 <= ap_const_logic_1;
        else 
            lb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_fu_576_p1 <= ap_sig_allocacmp_bank_V_2(3 - 1 downto 0);

    line_buffer_m_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, tmp_24_reg_1041, ap_CS_fsm_pp0_stage3, icmp_ln1027_reg_1025_pp0_iter1_reg, tmp_24_reg_1041_pp0_iter1_reg, line_buffer_m_2_addr_7_reg_1185, line_buffer_m_2_addr_1_reg_1250, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln118_3_fu_863_p1, ap_block_pp0_stage3, zext_ln118_5_fu_883_p1, zext_ln118_6_fu_933_p1, ap_block_pp0_stage4, zext_ln118_7_fu_971_p1, zext_ln127_2_fu_976_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            line_buffer_m_2_address0 <= line_buffer_m_2_addr_1_reg_1250;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1027_reg_1025_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            line_buffer_m_2_address0 <= zext_ln127_2_fu_976_p1(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
            line_buffer_m_2_address0 <= zext_ln118_7_fu_971_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address0 <= zext_ln118_6_fu_933_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_address0 <= line_buffer_m_2_addr_7_reg_1185;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address0 <= zext_ln118_5_fu_883_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_address0 <= zext_ln118_3_fu_863_p1(8 - 1 downto 0);
        else 
            line_buffer_m_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, tmp_24_reg_1041, last_wrd_read_reg_1020, ap_CS_fsm_pp0_stage3, line_buffer_m_2_addr_3_reg_1140, line_buffer_m_2_addr_4_reg_1145, line_buffer_m_2_addr_5_reg_1175, line_buffer_m_2_addr_6_reg_1180, line_buffer_m_2_addr_8_reg_1210, ap_block_pp0_stage0, zext_ln118_fu_753_p1, ap_block_pp0_stage1, zext_ln118_1_fu_803_p1, ap_block_pp0_stage2, zext_ln118_2_fu_813_p1, ap_block_pp0_stage3, zext_ln118_4_fu_873_p1, ap_block_pp0_stage4)
    begin
        if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address1 <= line_buffer_m_2_addr_5_reg_1175;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_address1 <= line_buffer_m_2_addr_8_reg_1210;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address1 <= line_buffer_m_2_addr_4_reg_1145;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_address1 <= line_buffer_m_2_addr_6_reg_1180;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address1 <= zext_ln118_4_fu_873_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_address1 <= line_buffer_m_2_addr_3_reg_1140;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_address1 <= zext_ln118_1_fu_803_p1(8 - 1 downto 0);
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_address1 <= zext_ln118_2_fu_813_p1(8 - 1 downto 0);
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_address1 <= zext_ln118_fu_753_p1(8 - 1 downto 0);
        else 
            line_buffer_m_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_24_reg_1041, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, icmp_ln1027_reg_1025_pp0_iter1_reg, tmp_24_reg_1041_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1027_reg_1025_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            line_buffer_m_2_ce0 <= ap_const_logic_1;
        else 
            line_buffer_m_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_24_reg_1041, last_wrd_read_reg_1020, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_ce1 <= ap_const_logic_1;
        else 
            line_buffer_m_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, old_word_buffer_m_q0, old_word_buffer_m_q1, storemerge6_reg_487, ap_CS_fsm_pp0_stage1, tmp_24_reg_1041, ap_CS_fsm_pp0_stage3, reg_512, icmp_ln1027_reg_1025_pp0_iter1_reg, tmp_24_reg_1041_pp0_iter1_reg, ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451, ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463, ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, select_ln127_fu_995_p3, select_ln120_fu_1004_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            line_buffer_m_2_d0 <= storemerge6_reg_487;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1027_reg_1025_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            line_buffer_m_2_d0 <= select_ln120_fu_1004_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            line_buffer_m_2_d0 <= select_ln127_fu_995_p3;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_d0 <= reg_512;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_d0 <= ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_d0 <= old_word_buffer_m_q1;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_d0 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_d0 <= old_word_buffer_m_q0;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_d0 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451;
        else 
            line_buffer_m_2_d0 <= "XX";
        end if; 
    end process;


    line_buffer_m_2_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, old_word_buffer_m_q1, word_buffer_m_q1, reg_505, ap_CS_fsm_pp0_stage1, tmp_24_reg_1041, last_wrd_read_reg_1020, ap_CS_fsm_pp0_stage3, reg_512, old_word_buffer_m_load_9_reg_1170, ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1))) then 
            line_buffer_m_2_d1 <= old_word_buffer_m_load_9_reg_1170;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_d1 <= reg_505;
        elsif (((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0))) then 
            line_buffer_m_2_d1 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
            line_buffer_m_2_d1 <= reg_512;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1)))) then 
            line_buffer_m_2_d1 <= old_word_buffer_m_q1;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_d1 <= ap_const_lv2_0;
        elsif ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_d1 <= word_buffer_m_q1;
        else 
            line_buffer_m_2_d1 <= "XX";
        end if; 
    end process;


    line_buffer_m_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_24_reg_1041, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, icmp_ln1027_reg_1025_pp0_iter1_reg, tmp_24_reg_1041_pp0_iter1_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1027_reg_1025_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_24_reg_1041_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            line_buffer_m_2_we0 <= ap_const_logic_1;
        else 
            line_buffer_m_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_1025, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_24_reg_1041, last_wrd_read_reg_1020, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_1) and (tmp_24_reg_1041 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_24_reg_1041 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1025 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (last_wrd_read_reg_1020 = ap_const_lv1_0) and (tmp_24_reg_1041 = ap_const_lv1_0)))) then 
            line_buffer_m_2_we1 <= ap_const_logic_1;
        else 
            line_buffer_m_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, zext_ln118_12_fu_713_p1, ap_block_pp0_stage1, zext_ln118_14_fu_793_p1, ap_block_pp0_stage2, zext_ln118_16_fu_853_p1, ap_block_pp0_stage3, zext_ln118_18_fu_923_p1, ap_block_pp0_stage4, zext_ln121_fu_961_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                old_word_buffer_m_address0 <= zext_ln121_fu_961_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                old_word_buffer_m_address0 <= zext_ln118_18_fu_923_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                old_word_buffer_m_address0 <= zext_ln118_16_fu_853_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                old_word_buffer_m_address0 <= zext_ln118_14_fu_793_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                old_word_buffer_m_address0 <= zext_ln118_12_fu_713_p1(8 - 1 downto 0);
            else 
                old_word_buffer_m_address0 <= "XXXXXXXX";
            end if;
        else 
            old_word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, zext_ln118_11_fu_702_p1, ap_block_pp0_stage1, zext_ln118_13_fu_783_p1, ap_block_pp0_stage2, zext_ln118_15_fu_843_p1, ap_block_pp0_stage3, zext_ln118_17_fu_913_p1, ap_block_pp0_stage4, zext_ln118_10_fu_952_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                old_word_buffer_m_address1 <= zext_ln118_10_fu_952_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                old_word_buffer_m_address1 <= zext_ln118_17_fu_913_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                old_word_buffer_m_address1 <= zext_ln118_15_fu_843_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                old_word_buffer_m_address1 <= zext_ln118_13_fu_783_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                old_word_buffer_m_address1 <= zext_ln118_11_fu_702_p1(8 - 1 downto 0);
            else 
                old_word_buffer_m_address1 <= "XXXXXXXX";
            end if;
        else 
            old_word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            old_word_buffer_m_ce0 <= ap_const_logic_1;
        else 
            old_word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            old_word_buffer_m_ce1 <= ap_const_logic_1;
        else 
            old_word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln118_1_fu_696_p2 <= (ap_const_lv8_1 or add_ln118_7_fu_690_p2);
    or_ln118_fu_747_p2 <= (ap_const_lv8_1 or add_ln127_1_fu_741_p2);
    or_ln125_fu_634_p2 <= (ap_const_lv8_1 or add_ln125_1_fu_628_p2);
    or_ln127_fu_990_p2 <= (lb_q0 or last_wrd);
    p_shl4_fu_608_p3 <= (trunc_ln125_fu_604_p1 & ap_const_lv3_0);
    p_shl_fu_723_p3 <= (add_ln127_reg_1035 & ap_const_lv3_0);
    rb_addr_gep_fu_189_p3 <= bank_V_cast_fu_560_p1(3 - 1 downto 0);

    rb_address0_assign_proc : process(last_wrd_read_read_fu_96_p2, bank_V_cast_fu_560_p1, tmp_24_fu_590_p3, rb_addr_gep_fu_189_p3, ap_condition_946)
    begin
        if ((ap_const_boolean_1 = ap_condition_946)) then
            if ((tmp_24_fu_590_p3 = ap_const_lv1_1)) then 
                rb_address0 <= rb_addr_gep_fu_189_p3;
            elsif (((tmp_24_fu_590_p3 = ap_const_lv1_0) and (last_wrd_read_read_fu_96_p2 = ap_const_lv1_0))) then 
                rb_address0 <= bank_V_cast_fu_560_p1(3 - 1 downto 0);
            else 
                rb_address0 <= "XXX";
            end if;
        else 
            rb_address0 <= "XXX";
        end if; 
    end process;


    rb_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, last_wrd_read_read_fu_96_p2, icmp_ln1027_fu_548_p2, tmp_24_fu_590_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_24_fu_590_p3 = ap_const_lv1_1) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_24_fu_590_p3 = ap_const_lv1_0) and (icmp_ln1027_fu_548_p2 = ap_const_lv1_0) and (last_wrd_read_read_fu_96_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rb_ce0 <= ap_const_logic_1;
        else 
            rb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    s_idx_V_cast_fu_656_p2 <= std_logic_vector(unsigned(trunc_ln) + unsigned(lhs_fu_576_p1));
    s_idx_V_fu_584_p2 <= std_logic_vector(unsigned(add_ln114) + unsigned(zext_ln186_fu_580_p1));
    select_ln120_fu_1004_p3 <= 
        ap_const_lv2_0 when (lb_q0(0) = '1') else 
        reg_512;
    select_ln127_fu_995_p3 <= 
        ap_const_lv2_0 when (or_ln127_fu_990_p2(0) = '1') else 
        reg_519;
    tmp_24_fu_590_p3 <= s_idx_V_fu_584_p2(5 downto 5);
    tmp_25_fu_616_p3 <= (add_ln125_fu_598_p2 & ap_const_lv1_0);
    tmp_9_fu_662_p4 <= ((word_buffer_m_offset & s_idx_V_cast_fu_656_p2) & ap_const_lv3_0);
    tmp_fu_730_p3 <= (add_ln127_reg_1035 & ap_const_lv1_0);
    tmp_s_fu_676_p4 <= ((word_buffer_m_offset & s_idx_V_cast_fu_656_p2) & ap_const_lv1_0);
    trunc_ln125_fu_604_p1 <= add_ln125_fu_598_p2(5 - 1 downto 0);

    word_buffer_m_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, zext_ln125_4_fu_651_p1, ap_block_pp0_stage1, zext_ln125_6_fu_773_p1, ap_block_pp0_stage2, zext_ln125_8_fu_833_p1, ap_block_pp0_stage3, zext_ln125_10_fu_903_p1, ap_block_pp0_stage4, zext_ln128_1_fu_947_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                word_buffer_m_address0 <= zext_ln128_1_fu_947_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                word_buffer_m_address0 <= zext_ln125_10_fu_903_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                word_buffer_m_address0 <= zext_ln125_8_fu_833_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                word_buffer_m_address0 <= zext_ln125_6_fu_773_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_buffer_m_address0 <= zext_ln125_4_fu_651_p1(8 - 1 downto 0);
            else 
                word_buffer_m_address0 <= "XXXXXXXX";
            end if;
        else 
            word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, zext_ln125_3_fu_640_p1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln125_5_fu_763_p1, ap_block_pp0_stage2, zext_ln125_7_fu_823_p1, ap_block_pp0_stage3, zext_ln125_9_fu_893_p1, ap_block_pp0_stage4, zext_ln125_2_fu_938_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                word_buffer_m_address1 <= zext_ln125_2_fu_938_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                word_buffer_m_address1 <= zext_ln125_9_fu_893_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                word_buffer_m_address1 <= zext_ln125_7_fu_823_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                word_buffer_m_address1 <= zext_ln125_5_fu_763_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_buffer_m_address1 <= zext_ln125_3_fu_640_p1(8 - 1 downto 0);
            else 
                word_buffer_m_address1 <= "XXXXXXXX";
            end if;
        else 
            word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            word_buffer_m_ce0 <= ap_const_logic_1;
        else 
            word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_m_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            word_buffer_m_ce1 <= ap_const_logic_1;
        else 
            word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln118_10_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_7_reg_1072),64));
    zext_ln118_11_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln118_1_fu_696_p2),64));
    zext_ln118_12_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_8_fu_707_p2),64));
    zext_ln118_13_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_9_fu_778_p2),64));
    zext_ln118_14_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_10_fu_788_p2),64));
    zext_ln118_15_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_11_fu_838_p2),64));
    zext_ln118_16_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_12_fu_848_p2),64));
    zext_ln118_17_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_13_fu_908_p2),64));
    zext_ln118_18_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_14_fu_918_p2),64));
    zext_ln118_1_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_fu_798_p2),64));
    zext_ln118_2_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_1_fu_808_p2),64));
    zext_ln118_3_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_2_fu_858_p2),64));
    zext_ln118_4_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_3_fu_868_p2),64));
    zext_ln118_5_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_4_fu_878_p2),64));
    zext_ln118_6_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_5_fu_928_p2),64));
    zext_ln118_7_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_6_fu_966_p2),64));
    zext_ln118_8_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_662_p4),8));
    zext_ln118_9_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_676_p4),8));
    zext_ln118_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln118_fu_747_p2),64));
    zext_ln121_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_fu_956_p2),64));
    zext_ln125_10_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_8_fu_898_p2),64));
    zext_ln125_1_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_616_p3),8));
    zext_ln125_2_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_1_reg_1045),64));
    zext_ln125_3_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln125_fu_634_p2),64));
    zext_ln125_4_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_2_fu_645_p2),64));
    zext_ln125_5_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_3_fu_758_p2),64));
    zext_ln125_6_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_4_fu_768_p2),64));
    zext_ln125_7_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_5_fu_818_p2),64));
    zext_ln125_8_fu_833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_6_fu_828_p2),64));
    zext_ln125_9_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln125_7_fu_888_p2),64));
    zext_ln125_cast2_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln125),6));
    zext_ln125_cast_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln125),5));
    zext_ln127_1_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_730_p3),8));
    zext_ln127_2_fu_976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln127_1_reg_1099),64));
    zext_ln127_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_bank_V_2),5));
    zext_ln128_1_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln128_1_fu_942_p2),64));
    zext_ln128_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln128_fu_980_p2),64));
    zext_ln186_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_fu_576_p1),6));
end behav;
