<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=dashboard_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_1/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_2/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_3/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_4/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_5/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_6/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_7/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_8/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/btn_0_1" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/system_ila_0/inst/probe0_1" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[31:0]" gui_info=""/>
    <Object name="design_1_i/system_ila_1/inst/probe1_1" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/addr_counter_0_o_addra_counter[12]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[11]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[10]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[9]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[8]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[7]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[6]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[5]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[4]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[3]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[2]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[1]"/>
        <net name="design_1_i/addr_counter_0_o_addra_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/btn_0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/clk_100MHz_1"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_addra[12]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[11]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[10]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[9]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[8]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[7]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[6]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[5]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[4]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[3]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[2]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[1]"/>
        <net name="design_1_i/gpio_to_bram_0_addra[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[31]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[30]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[29]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[28]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[27]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[26]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[25]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[24]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[23]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[22]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[21]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[20]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[19]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[18]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[17]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[16]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[15]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[14]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[13]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[12]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[11]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[10]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[9]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[8]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[7]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[6]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[5]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[4]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[3]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[2]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[1]"/>
        <net name="design_1_i/gpio_to_bram_0_dina_two_bit[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_ena"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_o_count_go"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_o_reset_counter"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio_to_bram_0_wea"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_clk_wiz_1_100M_peripheral_aresetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[31]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[30]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[29]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[28]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[27]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[26]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[25]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[24]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[23]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[22]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[21]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[20]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[19]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[18]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[17]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[16]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[31]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[30]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[29]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[28]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[27]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[26]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[25]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[24]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[23]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[22]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[21]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[20]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[19]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[18]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[17]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[16]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_din_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[31]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[30]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[29]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[28]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[27]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[26]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[25]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[24]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[23]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[22]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[21]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[20]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[19]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[18]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[17]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[16]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_dout_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_en_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_rst_1"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="edge_det_1_pulse"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[12:0]"/>
        <Option Id="NAME.CUSTOM" value="addr_counter_0_o_addra_counter"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[12]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[11]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[10]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[9]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[8]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[7]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[6]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[5]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[4]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[3]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[2]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[1]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Short"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[31]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[30]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[29]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[28]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[27]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[26]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[25]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[24]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[23]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[22]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[21]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[20]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[19]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[18]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[17]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[16]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[15]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[14]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[13]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[12]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[11]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[10]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[9]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[8]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[7]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[6]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[5]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[4]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[3]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[2]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[1]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[31]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[30]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[29]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[28]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[27]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[26]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[25]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[24]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[23]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[22]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[21]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[20]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[19]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[18]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[17]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[16]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[15]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[14]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[13]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[12]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[11]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[10]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[9]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[8]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[7]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[6]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[5]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[4]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[3]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[2]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[1]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_din_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[31]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[30]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[29]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[28]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[27]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[26]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[25]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[24]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[23]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[22]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[21]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[20]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[19]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[18]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[17]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[16]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[15]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[14]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[13]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[12]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[11]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[10]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[9]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[8]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[7]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[6]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[5]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[4]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[3]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[2]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[1]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_dout_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_en_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_rst_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_we_1[3]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_we_1[2]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_we_1[1]"/>
        <net name="design_1_i/system_ila_1/inst/SLOT_0_BRAM_we_1[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="edge_det_1_pulse"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="edge_det_0_pulse"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_1/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="clk_100MHz_1"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_2/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[12]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[11]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[10]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[9]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[8]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[7]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[6]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[5]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[4]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[3]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[2]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[1]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_addr_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[31]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[30]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[29]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[28]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[27]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[26]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[25]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[24]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[23]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[22]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[21]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[20]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[19]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[18]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[17]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[16]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[15]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[14]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[13]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[12]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[11]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[10]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[9]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[8]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[7]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[6]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[5]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[4]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[3]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[2]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[1]"/>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_din_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_en_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_3/inst/SLOT_0_BRAM_we_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_5"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="gpio_to_bram_0_o_count_go"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_4/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_6"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="gpio_to_bram_0_o_reset_counter"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_5/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_7"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="i_sw1_0_1"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_6/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_8"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="i_sw2_0_1"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_7/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_9"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="reset_rtl_0_1"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_8/inst/probe0_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
