# compile vhdl design source files
vhdl xbip_utils_v3_0_12  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_8  \
"../../../../test.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_5  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_8  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_8  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_8  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_17  \
"../../../../test.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Adder/sim/Adder.vhd" \

vhdl xbip_bram18k_v3_0_8  \
"../../../../test.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_20  \
"../../../../test.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/sim/Multiplier.vhd" \

# Do not sort compile order
nosort
