<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p876" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_876{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_876{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_876{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_876{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_876{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.32px;}
#t6_876{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_876{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t8_876{left:96px;bottom:960px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_876{left:96px;bottom:925px;letter-spacing:0.14px;word-spacing:-0.46px;}
#ta_876{left:96px;bottom:904px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_876{left:96px;bottom:869px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tc_876{left:96px;bottom:847px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_876{left:96px;bottom:826px;letter-spacing:0.16px;}
#te_876{left:96px;bottom:791px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tf_876{left:96px;bottom:769px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_876{left:96px;bottom:734px;letter-spacing:0.15px;word-spacing:-0.39px;}
#th_876{left:96px;bottom:713px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ti_876{left:96px;bottom:678px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tj_876{left:96px;bottom:656px;letter-spacing:0.11px;word-spacing:-0.42px;}
#tk_876{left:96px;bottom:610px;letter-spacing:0.14px;}
#tl_876{left:168px;bottom:610px;letter-spacing:0.2px;word-spacing:0.01px;}
#tm_876{left:96px;bottom:569px;letter-spacing:0.13px;}
#tn_876{left:173px;bottom:569px;letter-spacing:0.17px;word-spacing:-0.06px;}
#to_876{left:96px;bottom:537px;letter-spacing:0.13px;word-spacing:-1.11px;}
#tp_876{left:417px;bottom:537px;}
#tq_876{left:426px;bottom:537px;letter-spacing:0.15px;word-spacing:-1.19px;}
#tr_876{left:523px;bottom:537px;}
#ts_876{left:532px;bottom:537px;letter-spacing:0.12px;word-spacing:-1.09px;}
#tt_876{left:660px;bottom:537px;}
#tu_876{left:672px;bottom:537px;letter-spacing:0.11px;word-spacing:-1.13px;}
#tv_876{left:96px;bottom:516px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_876{left:373px;bottom:516px;}
#tx_876{left:382px;bottom:516px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_876{left:96px;bottom:494px;letter-spacing:0.14px;}
#tz_876{left:185px;bottom:494px;}
#t10_876{left:194px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.85px;}
#t11_876{left:632px;bottom:494px;}
#t12_876{left:645px;bottom:494px;letter-spacing:0.12px;word-spacing:-0.82px;}
#t13_876{left:96px;bottom:473px;letter-spacing:0.14px;word-spacing:-0.9px;}
#t14_876{left:96px;bottom:452px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_876{left:248px;bottom:452px;}
#t16_876{left:257px;bottom:452px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t17_876{left:96px;bottom:430px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_876{left:96px;bottom:390px;letter-spacing:0.13px;}
#t19_876{left:173px;bottom:390px;letter-spacing:0.18px;word-spacing:-0.06px;}
#t1a_876{left:96px;bottom:358px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_876{left:96px;bottom:337px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_876{left:343px;bottom:337px;}
#t1d_876{left:356px;bottom:337px;letter-spacing:0.12px;word-spacing:-0.5px;}
#t1e_876{left:96px;bottom:316px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1f_876{left:96px;bottom:294px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1g_876{left:96px;bottom:273px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1h_876{left:96px;bottom:251px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1i_876{left:274px;bottom:251px;}
#t1j_876{left:284px;bottom:251px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1k_876{left:96px;bottom:216px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1l_876{left:96px;bottom:195px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1m_876{left:96px;bottom:173px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1n_876{left:96px;bottom:152px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1o_876{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_876{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_876{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_876{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_876{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s5_876{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_876{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_876{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts876" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg876Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg876" style="-webkit-user-select: none;"><object width="935" height="1210" data="876/876.svg" type="image/svg+xml" id="pdf876" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_876" class="t s1_876">421 </span><span id="t2_876" class="t s2_876">Software Debug and Performance Resources </span>
<span id="t3_876" class="t s1_876">AMD64 Technology </span><span id="t4_876" class="t s1_876">24593—Rev. 3.41—June 2023 </span>
<span id="t5_876" class="t s3_876">CPUID Fn8000_0001_ECX[PerfCtrExtL2I] = 1 indicates support for the four architecturally defined </span>
<span id="t6_876" class="t s3_876">L2 cache performance counter / event-select pairs. </span>
<span id="t7_876" class="t s3_876">See Section 3.3, “Processor Feature Identification,” on page 71 for more information on using the </span>
<span id="t8_876" class="t s3_876">CPUID instruction. </span>
<span id="t9_876" class="t s3_876">Processors that return a non-zero value in CPUID Fn8000_0022_EBX[NumPerfCtrCore] report the </span>
<span id="ta_876" class="t s3_876">number of available core performance counters in CPUID Fn8000_0022_EBX[NumPerfCtrCore]. </span>
<span id="tb_876" class="t s3_876">Processors that return a non-zero value in CPUID Fn8000_0022_EBX[NumPerfCtrNB] report the </span>
<span id="tc_876" class="t s3_876">number of available Northbridge performance counters in CPUID </span>
<span id="td_876" class="t s3_876">Fn8000_0022_EBX[NumPerfCtrNB]. </span>
<span id="te_876" class="t s3_876">A given processor may implement other performance measurement MSRs with similar capabilities </span>
<span id="tf_876" class="t s3_876">even if one or more of the optional architected facilities are not supported. </span>
<span id="tg_876" class="t s3_876">CPUID Fn8000_0022_EAX[PerfMonV2] = 1 indicates support for PerfCntGlobalCtl MSR, </span>
<span id="th_876" class="t s3_876">PerfCntGlobalStatus MSR, PerfCntGlobalStatusClr MSR and PerfCntGlobalStatusSet MSR. </span>
<span id="ti_876" class="t s3_876">CPUID Fn8000_0022_EAX[LbrAndPmcFreeze] = 1 indicates support for LBR Stack and Core </span>
<span id="tj_876" class="t s3_876">Performance Counter Freeze on PMC overflow. </span>
<span id="tk_876" class="t s4_876">13.2.3 </span><span id="tl_876" class="t s4_876">Using Performance Counters </span>
<span id="tm_876" class="t s5_876">13.2.3.1 </span><span id="tn_876" class="t s5_876">Starting and Stopping </span>
<span id="to_876" class="t s3_876">Performance measurement using the PerfCtr</span><span id="tp_876" class="t s6_876">n</span><span id="tq_876" class="t s3_876">, NB_PerfCtr</span><span id="tr_876" class="t s6_876">n</span><span id="ts_876" class="t s3_876">, and L2I_PerfCtr</span><span id="tt_876" class="t s6_876">n </span><span id="tu_876" class="t s3_876">registers is initiated by </span>
<span id="tv_876" class="t s3_876">setting the corresponding *PerfEvtSel</span><span id="tw_876" class="t s6_876">n</span><span id="tx_876" class="t s3_876">[EN] bit to 1. Counting is stopped by clearing the </span>
<span id="ty_876" class="t s3_876">*PerfEvtSel</span><span id="tz_876" class="t s6_876">n</span><span id="t10_876" class="t s3_876">[EN] bit. Software must initialize the remaining *PerfEvtSel</span><span id="t11_876" class="t s6_876">n </span><span id="t12_876" class="t s3_876">fields with the appropriate </span>
<span id="t13_876" class="t s3_876">setup information before or at the same time EN is set. Counting begins when the WRMSR instruction </span>
<span id="t14_876" class="t s3_876">that sets *PerfEvtSel</span><span id="t15_876" class="t s6_876">n</span><span id="t16_876" class="t s3_876">[EN] to 1 completes execution. Counting stops when the WRMSR instruction </span>
<span id="t17_876" class="t s3_876">that clears the EN bit completes execution. </span>
<span id="t18_876" class="t s5_876">13.2.3.2 </span><span id="t19_876" class="t s5_876">Counter Overflow </span>
<span id="t1a_876" class="t s3_876">Some processor implementations support an interrupt-on-overflow capability that allows an interrupt </span>
<span id="t1b_876" class="t s3_876">to occur when one of the *PerfCtr</span><span id="t1c_876" class="t s6_876">n </span><span id="t1d_876" class="t s3_876">registers overflows. The source and type of interrupt is </span>
<span id="t1e_876" class="t s3_876">implementation dependent. Some implementations cause a debug interrupt to occur, while others </span>
<span id="t1f_876" class="t s3_876">make use of the local APIC to specify the interrupt vector and trigger the interrupt when an overflow </span>
<span id="t1g_876" class="t s3_876">occurs. Software enables or disables the triggering of an interrupt on counter overflow by setting or </span>
<span id="t1h_876" class="t s3_876">clearing the *PerfEvtSel</span><span id="t1i_876" class="t s6_876">n</span><span id="t1j_876" class="t s3_876">[INT] bit. </span>
<span id="t1k_876" class="t s3_876">If system software makes use of the interrupt-on-overflow capability, an interrupt handler must be </span>
<span id="t1l_876" class="t s3_876">provided that can record information relevant to the counter overflow. Before returning from the </span>
<span id="t1m_876" class="t s3_876">interrupt handler, the performance counter can be re-initialized to its previous state so that another </span>
<span id="t1n_876" class="t s3_876">interrupt occurs when the appropriate number of events are counted. </span>
<span id="t1o_876" class="t s7_876">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
