INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab1/lab1.srcs/sources_1/new/lab1-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab1/lab1.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
