/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_timers_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/11/11 8:35p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Oct 11 10:52:17 2011
 *                 MD5 Checksum         12f5dd38e0ec050efd2afb0b1c62e9d9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_raaga_dsp_timers_1.h $
 * 
 * Hydra_Software_Devel/1   10/11/11 8:35p pntruong
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_TIMERS_1_H__
#define BCHP_RAAGA_DSP_TIMERS_1_H__

/***************************************************************************
 *RAAGA_DSP_TIMERS_1 - Raaga DSP Timers Control Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_TIMERS_1_TSM_TIMER        0x00d21000 /* TSM Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_TSM_TIMER_VALUE  0x00d21004 /* Time of the TSM Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_DSP_CLK_TIMER    0x00d21008 /* DSP Core Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_DSP_CLK_TIMER_VALUE 0x00d2100c /* Time of the DSP Core Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER0   0x00d21010 /* Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER_VALUE0 0x00d21014 /* Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER1   0x00d21018 /* Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER_VALUE1 0x00d2101c /* Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER2   0x00d21020 /* Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER_VALUE2 0x00d21024 /* Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER3   0x00d21028 /* Sys Clock Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_SYS_CLK_TIMER_VALUE3 0x00d2102c /* Time of the Sys Clock Timer */
#define BCHP_RAAGA_DSP_TIMERS_1_PROFILE_TIMER0   0x00d21030 /* Profile Timer 0 Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_PROFILE_TIMER_VALUE0 0x00d21034 /* Time of the Profile Timer 0 */
#define BCHP_RAAGA_DSP_TIMERS_1_PROFILE_TIMER1   0x00d21038 /* Profile Timer 1 Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_PROFILE_TIMER_VALUE1 0x00d2103c /* Time of the Profile Timer 1 */
#define BCHP_RAAGA_DSP_TIMERS_1_DAISY_CHAIN_TIMER_CTRL 0x00d21040 /* Daisy Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_DAISY_CHAIN_TIMER_LS 0x00d21044 /* Daisy Chain Timer LS  Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_DAISY_CHAIN_TIMER_VALUE_LS 0x00d21048 /* Time of the Daisy Chain Timer LS */
#define BCHP_RAAGA_DSP_TIMERS_1_DAISY_CHAIN_TIMER_MS 0x00d2104c /* Daisy Chain Timer MS Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_DAISY_CHAIN_TIMER_VALUE_MS 0x00d21050 /* Time of the Daisy Chain Timer MS */
#define BCHP_RAAGA_DSP_TIMERS_1_WATCHDOG_TIMER   0x00d21054 /* Watchdog Timer Control Register */
#define BCHP_RAAGA_DSP_TIMERS_1_WATCHDOG_TIMER_VALUE 0x00d21058 /* Time of the Watchdog Timer */

#endif /* #ifndef BCHP_RAAGA_DSP_TIMERS_1_H__ */

/* End of File */
