{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624213073627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624213073636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 19:17:53 2021 " "Processing started: Sun Jun 20 19:17:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624213073636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213073636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModoDeAcucar -c ModoDeAcucar " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModoDeAcucar -c ModoDeAcucar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213073637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624213074675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624213074675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escolha_prod_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file escolha_prod_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Escolha_prod_FSM-maquina " "Found design unit 1: Escolha_prod_FSM-maquina" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Escolha_prod_FSM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Escolha_prod_FSM " "Found entity 1: Escolha_prod_FSM" {  } { { "Escolha_prod_FSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Escolha_prod_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoded.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoded.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Decoded-Display " "Found design unit 1: Display_Decoded-Display" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Display_Decoded.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Decoded " "Found entity 1: Display_Decoded" {  } { { "Display_Decoded.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Display_Decoded.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085742 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/ClkDividerN.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mododeacu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mododeacu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modoDeAcu-RTL " "Found design unit 1: modoDeAcu-RTL" {  } { { "modoDeAcu.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/modoDeAcu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085754 ""} { "Info" "ISGN_ENTITY_NAME" "1 modoDeAcu " "Found entity 1: modoDeAcu" {  } { { "modoDeAcu.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/modoDeAcu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-RTL " "Found design unit 1: Bin7SegDecoder-RTL" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_autotop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_autotop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_AutoTop-Structural " "Found design unit 1: Maquina_AutoTop-Structural" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Maquina_AutoTop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_AutoTop " "Found entity 1: Maquina_AutoTop" {  } { { "Maquina_AutoTop.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Maquina_AutoTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085784 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085790 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-Shell " "Found design unit 1: Registo-Shell" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Registo.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/Registo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mododeacucardemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mododeacucardemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModoDeAcucarDemo " "Found entity 1: ModoDeAcucarDemo" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624213085804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213085804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModoDeAcucarDemo " "Elaborating entity \"ModoDeAcucarDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624213085910 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ClkDividerN inst3 " "Block or symbol \"ClkDividerN\" of instance \"inst3\" overlaps another block or symbol" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 392 208 352 472 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624213085913 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DebounceUnit inst9 " "Block or symbol \"DebounceUnit\" of instance \"inst9\" overlaps another block or symbol" {  } { { "ModoDeAcucarDemo.bdf" "" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 208 24 192 288 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624213085913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Decoded Display_Decoded:inst8 " "Elaborating entity \"Display_Decoded\" for hierarchy \"Display_Decoded:inst8\"" {  } { { "ModoDeAcucarDemo.bdf" "inst8" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 328 832 1040 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escolha_prod_FSM Escolha_prod_FSM:inst2 " "Elaborating entity \"Escolha_prod_FSM\" for hierarchy \"Escolha_prod_FSM:inst2\"" {  } { { "ModoDeAcucarDemo.bdf" "inst2" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 264 464 664 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo Registo:inst10 " "Elaborating entity \"Registo\" for hierarchy \"Registo:inst10\"" {  } { { "ModoDeAcucarDemo.bdf" "inst10" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 280 184 376 424 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst3 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst3\"" {  } { { "ModoDeAcucarDemo.bdf" "inst3" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 392 208 352 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerFSM TimerFSM:inst7 " "Elaborating entity \"TimerFSM\" for hierarchy \"TimerFSM:inst7\"" {  } { { "ModoDeAcucarDemo.bdf" "inst7" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 448 496 680 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085959 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lenght TimerFSM.vhd(16) " "VHDL Signal Declaration warning at TimerFSM.vhd(16): used explicit default value for signal \"lenght\" because signal was never assigned a value" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/Projeto_Final_P6/Fase2/TimerFSM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1624213085959 "|ModoDeAcucarDemo|TimerFSM:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst12 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst12\"" {  } { { "ModoDeAcucarDemo.bdf" "inst12" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { -72 784 992 8 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modoDeAcu modoDeAcu:inst6 " "Elaborating entity \"modoDeAcu\" for hierarchy \"modoDeAcu:inst6\"" {  } { { "ModoDeAcucarDemo.bdf" "inst6" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 96 472 664 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst5 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst5\"" {  } { { "ModoDeAcucarDemo.bdf" "inst5" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 88 24 192 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624213085986 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "seBar\[15\] " "Node \"seBar\[15\]\" is missing source" {  } { { "ModoDeAcucarDemo.bdf" "seBar\[15\]" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 144 664 681 224 "seBar\[15..12\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1624213086053 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "seBar\[14\] " "Node \"seBar\[14\]\" is missing source" {  } { { "ModoDeAcucarDemo.bdf" "seBar\[14\]" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 144 664 681 224 "seBar\[15..12\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1624213086053 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "seBar\[13\] " "Node \"seBar\[13\]\" is missing source" {  } { { "ModoDeAcucarDemo.bdf" "seBar\[13\]" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 144 664 681 224 "seBar\[15..12\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1624213086053 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "seBar\[12\] " "Node \"seBar\[12\]\" is missing source" {  } { { "ModoDeAcucarDemo.bdf" "seBar\[12\]" { Schematic "C:/LSD/Projeto_Final_P6/Fase2/ModoDeAcucarDemo.bdf" { { 144 664 681 224 "seBar\[15..12\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1624213086053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624213086173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 20 19:18:06 2021 " "Processing ended: Sun Jun 20 19:18:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624213086173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624213086173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624213086173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213086173 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624213086752 ""}
