INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_18FSM_Moore/project_18FSM_Moore.srcs/sources_1/new/moore_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_18FSM_Moore/project_18FSM_Moore.srcs/sim_1/new/moore_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_18FSM_Moore/project_18FSM_Moore.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
