<profile>

<section name = "Vitis HLS Report for 'tiled_conv'" level="0">
<item name = "Date">Mon Mar 27 21:27:45 2023
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.634 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1135073281, 1135073281, 11.351 sec, 11.351 sec, 1135073282, 1135073282, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv_7x7_fu_392">conv_7x7, 136217, 136217, 1.362 ms, 1.362 ms, 136217, 136217, none</column>
<column name="grp_load_layer_params_from_DRAM_fu_403">load_layer_params_from_DRAM, 613, 613, 6.130 us, 6.130 us, 613, 613, none</column>
<column name="grp_store_output_tile_to_DRAM_fu_433">store_output_tile_to_DRAM, 1850, 1850, 18.500 us, 18.500 us, 1850, 1850, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_ROW_TILE_COL">1135073280, 1135073280, 2216940, -, -, 512, no</column>
<column name=" + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH">7186, 7186, 12, 1, 1, 7176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 549, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 150, 8111, 20931, -</column>
<column name="Memory">11, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 887, -</column>
<column name="Register">-, -, 1258, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 69, 8, 42, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="grp_conv_7x7_fu_392">conv_7x7, 0, 148, 6007, 17337, 0</column>
<column name="fm_m_axi_U">fm_m_axi, 2, 0, 537, 677, 0</column>
<column name="grp_load_layer_params_from_DRAM_fu_403">load_layer_params_from_DRAM, 0, 0, 406, 877, 0</column>
<column name="mul_2ns_22ns_23_1_1_U203">mul_2ns_22ns_23_1_1, 0, 0, 0, 24, 0</column>
<column name="grp_store_output_tile_to_DRAM_fu_433">store_output_tile_to_DRAM, 0, 2, 308, 787, 0</column>
<column name="wt_m_axi_U">wt_m_axi, 2, 0, 537, 677, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_2ns_7ns_6ns_8_1_1_U205">mac_muladd_2ns_7ns_6ns_8_1_1, i0 * i1 + i2</column>
<column name="mac_muladd_5ns_7ns_3s_11_1_1_U204">mac_muladd_5ns_7ns_3s_11_1_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_7ns_6ns_13_1_1_U206">mac_muladd_8ns_7ns_6ns_13_1_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv_in_buf_V_U">conv_in_buf_V, 8, 0, 0, 0, 7176, 16, 1, 114816</column>
<column name="conv_out_buf_V_U">conv_out_buf_V, 2, 0, 0, 0, 1840, 16, 1, 29440</column>
<column name="conv_wt_buf_V_U">conv_wt_buf_V, 1, 0, 0, 0, 588, 16, 1, 9408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_1_fu_838_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_2_fu_589_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln34_fu_616_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln37_1_fu_706_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln37_fu_662_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln39_1_fu_742_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln39_fu_599_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln42_fu_700_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln46_1_fu_574_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln46_2_fu_694_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln46_fu_794_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln49_1_fu_829_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln49_2_fu_846_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln49_fu_823_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln52_2_fu_500_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln52_fu_512_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln55_fu_904_p2">+, 0, 0, 14, 6, 1</column>
<column name="and_ln34_fu_656_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage0_iter10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1028">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op194_readreq_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op205_read_state14">and, 0, 0, 2, 1, 1</column>
<column name="empty_fu_604_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln34_fu_610_p2">icmp, 0, 0, 12, 13, 11</column>
<column name="icmp_ln37_fu_622_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln42_fu_650_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln46_fu_799_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln52_fu_506_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="icmp_ln55_fu_518_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="p_mid126_fu_584_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="p_mid13_fu_747_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_fu_668_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln46_fu_805_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln34_1_fu_636_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln34_2_fu_729_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln34_3_fu_734_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln34_fu_628_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln37_1_fu_682_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln37_2_fu_753_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln37_3_fu_760_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln37_4_fu_712_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln37_fu_674_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln52_1_fu_524_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln52_fu_536_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln34_fu_644_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">329, 71, 1, 71</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter11">9, 2, 1, 2</column>
<column name="ap_phi_mux_c_phi_fu_340_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_i_phi_fu_362_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_storemerge_phi_fu_384_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_380">9, 2, 16, 32</column>
<column name="c_reg_336">9, 2, 2, 4</column>
<column name="conv_in_buf_V_address0">14, 3, 13, 39</column>
<column name="conv_in_buf_V_ce0">14, 3, 1, 3</column>
<column name="conv_in_buf_V_ce1">9, 2, 1, 2</column>
<column name="conv_out_buf_V_address0">20, 4, 11, 44</column>
<column name="conv_out_buf_V_ce0">20, 4, 1, 4</column>
<column name="conv_out_buf_V_d0">14, 3, 16, 48</column>
<column name="conv_out_buf_V_we0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_address0">14, 3, 10, 30</column>
<column name="conv_wt_buf_V_ce0">14, 3, 1, 3</column>
<column name="conv_wt_buf_V_ce1">9, 2, 1, 2</column>
<column name="conv_wt_buf_V_we0">9, 2, 1, 2</column>
<column name="fm_AWVALID">9, 2, 1, 2</column>
<column name="fm_BREADY">9, 2, 1, 2</column>
<column name="fm_WVALID">9, 2, 1, 2</column>
<column name="fm_blk_n_AR">9, 2, 1, 2</column>
<column name="fm_blk_n_R">9, 2, 1, 2</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_kernel_group_offset">81, 17, 4, 68</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_p_read">14, 3, 16, 48</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_p_read1">14, 3, 16, 48</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_p_read2">14, 3, 16, 48</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_p_read3">14, 3, 16, 48</column>
<column name="grp_store_output_tile_to_DRAM_fu_433_kernel_group">81, 17, 4, 68</column>
<column name="i_reg_358">9, 2, 6, 12</column>
<column name="indvar_flatten38_reg_325">9, 2, 13, 26</column>
<column name="indvar_flatten49_reg_291">9, 2, 10, 20</column>
<column name="indvar_flatten_reg_347">9, 2, 12, 24</column>
<column name="j_reg_369">9, 2, 6, 12</column>
<column name="ti_reg_302">9, 2, 5, 10</column>
<column name="tj_reg_313">9, 2, 6, 12</column>
<column name="wt_ARVALID">9, 2, 1, 2</column>
<column name="wt_RREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln37_reg_1088">6, 0, 6, 0</column>
<column name="add_ln39_reg_1055">11, 0, 11, 0</column>
<column name="add_ln46_2_reg_1104">7, 0, 7, 0</column>
<column name="add_ln47_reg_1139">8, 0, 8, 0</column>
<column name="add_ln49_1_reg_1128">22, 0, 23, 1</column>
<column name="add_ln52_1_reg_1028">11, 0, 11, 0</column>
<column name="add_ln52_2_reg_999">10, 0, 10, 0</column>
<column name="add_ln55_reg_1161">6, 0, 6, 0</column>
<column name="and_ln34_reg_1082">1, 0, 1, 0</column>
<column name="ap_CS_fsm">70, 0, 70, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter10_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter11_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter7_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter8_storemerge_reg_380">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter9_storemerge_reg_380">16, 0, 16, 0</column>
<column name="c_reg_336">2, 0, 2, 0</column>
<column name="conv_bias_buf_V_0_1_fu_200">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_1_1_fu_204">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_2_1_fu_208">16, 0, 16, 0</column>
<column name="conv_bias_buf_V_3_1_fu_212">16, 0, 16, 0</column>
<column name="empty_reg_1060">1, 0, 1, 0</column>
<column name="fm_addr_read_reg_1144">16, 0, 16, 0</column>
<column name="fm_addr_reg_1133">64, 0, 64, 0</column>
<column name="grp_conv_7x7_fu_392_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_layer_params_from_DRAM_fu_403_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_store_output_tile_to_DRAM_fu_433_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_358">6, 0, 6, 0</column>
<column name="icmp_ln34_reg_1065">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_1069">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_1007">1, 0, 1, 0</column>
<column name="indvar_flatten38_reg_325">13, 0, 13, 0</column>
<column name="indvar_flatten49_reg_291">10, 0, 10, 0</column>
<column name="indvar_flatten_reg_347">12, 0, 12, 0</column>
<column name="input_feature_map_read_reg_994">64, 0, 64, 0</column>
<column name="j_reg_369">6, 0, 6, 0</column>
<column name="layer_bias_read_reg_984">64, 0, 64, 0</column>
<column name="layer_weights_read_reg_989">64, 0, 64, 0</column>
<column name="mul_ln34_reg_1119">23, 0, 23, 0</column>
<column name="or_ln46_reg_1124">1, 0, 1, 0</column>
<column name="output_feature_map_read_reg_979">64, 0, 64, 0</column>
<column name="p_mid126_reg_1045">1, 0, 1, 0</column>
<column name="reg_476">16, 0, 16, 0</column>
<column name="reg_482">16, 0, 16, 0</column>
<column name="reg_488">16, 0, 16, 0</column>
<column name="reg_494">16, 0, 16, 0</column>
<column name="select_ln34_1_reg_1075">2, 0, 2, 0</column>
<column name="select_ln37_1_reg_1098">6, 0, 6, 0</column>
<column name="select_ln37_reg_1093">6, 0, 6, 0</column>
<column name="select_ln52_1_reg_1012">5, 0, 5, 0</column>
<column name="select_ln52_reg_1023">6, 0, 6, 0</column>
<column name="ti_reg_302">5, 0, 5, 0</column>
<column name="tj_reg_313">6, 0, 6, 0</column>
<column name="trunc_ln28_reg_1035">5, 0, 5, 0</column>
<column name="trunc_ln52_reg_1018">4, 0, 4, 0</column>
<column name="zext_ln46_reg_1040">8, 0, 12, 4</column>
<column name="icmp_ln34_reg_1065">64, 32, 1, 0</column>
<column name="or_ln46_reg_1124">64, 32, 1, 0</column>
<column name="select_ln34_1_reg_1075">64, 32, 2, 0</column>
<column name="select_ln37_1_reg_1098">64, 32, 6, 0</column>
<column name="select_ln37_reg_1093">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, tiled_conv, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
</table>
</item>
</section>
</profile>
