#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 31 09:05:00 2023
# Process ID: 1072119
# Current directory: /home/ubuntu/SoC_Design/Lab4_2/rtl/user
# Command line: vivado
# Log file: /home/ubuntu/SoC_Design/Lab4_2/rtl/user/vivado.log
# Journal file: /home/ubuntu/SoC_Design/Lab4_2/rtl/user/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3393.626 MHz, CPU Physical cores: 4, Host memory: 12538 MB
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/accelerated_FIR/project_3/project_3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ubuntu/accelerated_FIR/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7607.504 ; gain = 77.227 ; free physical = 155 ; free virtual = 8411
update_compile_order -fileset sources_1
add_files -norecurse /home/ubuntu/SoC_Design/Lab4_2/rtl/user/bram11.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/bram11.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/accelerated_FIR/project_2/project_2.srcs/sources_1/new/bram11.v
set_property top bram11 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ubuntu/accelerated_FIR/project_3/project_3.runs/synth_1/fir.dcp to /home/ubuntu/accelerated_FIR/project_3/project_3.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Oct 31 09:06:17 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/accelerated_FIR/project_3/project_3.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 09:07:50 2023...
