Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 17 17:15:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Start_btn/r_1kHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.256        0.000                      0                   65        0.221        0.000                      0                   65        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.256        0.000                      0                   65        0.221        0.000                      0                   65        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 send_tx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.858ns (25.057%)  route 2.566ns (74.943%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  send_tx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDPE (Prop_fdpe_C_Q)         0.456     5.613 r  send_tx_data_reg_reg[5]/Q
                         net (fo=4, routed)           0.660     6.274    send_tx_data_reg[5]
    SLICE_X7Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.398 r  send_tx_data_reg[7]_i_6/O
                         net (fo=2, routed)           0.667     7.064    send_tx_data_reg[7]_i_6_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  send_tx_data_reg[5]_i_3/O
                         net (fo=2, routed)           0.668     7.856    send_tx_data_reg[5]_i_3_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I4_O)        0.154     8.010 r  send_tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.571     8.581    send_tx_data_next[5]
    SLICE_X7Y47          FDPE                                         r  send_tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X7Y47          FDPE                                         r  send_tx_data_reg_reg[5]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y47          FDPE (Setup_fdpe_C_D)       -0.284    14.838    send_tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.064ns (29.767%)  route 2.510ns (70.233%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.636     5.157    U_UART/U_UART_TX/CLK
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.013     6.626    U_UART/U_UART_TX/state[0]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  U_UART/U_UART_TX/bit_count_reg[2]_i_5/O
                         net (fo=1, routed)           1.002     7.780    U_UART/U_UART_TX/bit_count_reg[2]_i_5_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.332     8.112 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.495     8.608    U_UART/U_UART_TX/bit_count_next
    SLICE_X4Y48          LUT4 (Prop_lut4_I2_O)        0.124     8.732 r  U_UART/U_UART_TX/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.732    U_UART/U_UART_TX/bit_count_reg[0]_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/C
                         clock pessimism              0.276    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y48          FDCE (Setup_fdce_C_D)        0.029    15.129    U_UART/U_UART_TX/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.058ns (29.649%)  route 2.510ns (70.351%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.636     5.157    U_UART/U_UART_TX/CLK
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.013     6.626    U_UART/U_UART_TX/state[0]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  U_UART/U_UART_TX/bit_count_reg[2]_i_5/O
                         net (fo=1, routed)           1.002     7.780    U_UART/U_UART_TX/bit_count_reg[2]_i_5_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.332     8.112 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.495     8.608    U_UART/U_UART_TX/bit_count_next
    SLICE_X4Y48          LUT5 (Prop_lut5_I3_O)        0.118     8.726 r  U_UART/U_UART_TX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.726    U_UART/U_UART_TX/bit_count_reg[1]_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[1]/C
                         clock pessimism              0.276    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y48          FDCE (Setup_fdce_C_D)        0.075    15.175    U_UART/U_UART_TX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.883ns (55.402%)  route 1.516ns (44.598%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.156    U_Start_btn/CLK
    SLICE_X4Y45          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.860     6.473    U_Start_btn/counter[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.053 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_Start_btn/counter0_carry__1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.594 r  U_Start_btn/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.655     8.249    U_Start_btn/data0[16]
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.306     8.555 r  U_Start_btn/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.555    U_Start_btn/counter_0[16]
    SLICE_X4Y46          FDCE                                         r  U_Start_btn/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517    14.858    U_Start_btn/CLK
    SLICE_X4Y46          FDCE                                         r  U_Start_btn/counter_reg[16]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.031    15.127    U_Start_btn/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.901ns (55.414%)  route 1.530ns (44.586%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.156    U_Start_btn/CLK
    SLICE_X4Y45          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.860     6.473    U_Start_btn/counter[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.053 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_Start_btn/counter0_carry__1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.615 r  U_Start_btn/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.669     8.284    U_Start_btn/data0[14]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.303     8.587 r  U_Start_btn/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.587    U_Start_btn/counter_0[14]
    SLICE_X6Y46          FDCE                                         r  U_Start_btn/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517    14.858    U_Start_btn/CLK
    SLICE_X6Y46          FDCE                                         r  U_Start_btn/counter_reg[14]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.079    15.175    U_Start_btn/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.805ns (54.566%)  route 1.503ns (45.434%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.156    U_Start_btn/CLK
    SLICE_X4Y45          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.860     6.473    U_Start_btn/counter[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.053 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.281    U_Start_btn/counter0_carry__1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.520 r  U_Start_btn/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.643     8.162    U_Start_btn/data0[15]
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.302     8.464 r  U_Start_btn/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.464    U_Start_btn/counter_0[15]
    SLICE_X4Y46          FDCE                                         r  U_Start_btn/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517    14.858    U_Start_btn/CLK
    SLICE_X4Y46          FDCE                                         r  U_Start_btn/counter_reg[15]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y46          FDCE (Setup_fdce_C_D)        0.031    15.127    U_Start_btn/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.671ns (51.239%)  route 1.590ns (48.761%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X0Y45          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/Q
                         net (fo=3, routed)           0.647     6.262    U_UART/U_BAUD_Tick_Gen/count_reg[6]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.175 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[2]
                         net (fo=1, routed)           0.944     8.118    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_5
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.302     8.420 r  U_UART/U_BAUD_Tick_Gen/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.420    U_UART/U_BAUD_Tick_Gen/count_next[11]
    SLICE_X0Y47          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.861    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X0Y47          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.029    15.129    U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.749ns (53.986%)  route 1.491ns (46.014%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X0Y44          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.492     6.108    U_UART/U_BAUD_Tick_Gen/count_reg[2]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.782 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.782    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.095 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.999     8.093    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_4
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.306     8.399 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.399    U_UART/U_BAUD_Tick_Gen/count_next[8]
    SLICE_X0Y47          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.861    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X0Y47          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.769ns (53.836%)  route 1.517ns (46.164%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.156    U_Start_btn/CLK
    SLICE_X4Y45          FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Start_btn/counter_reg[0]/Q
                         net (fo=3, routed)           0.860     6.473    U_Start_btn/counter[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.053 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.053    U_Start_btn/counter0_carry_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.167    U_Start_btn/counter0_carry__0_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  U_Start_btn/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.657     8.136    U_Start_btn/data0[12]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.306     8.442 r  U_Start_btn/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.442    U_Start_btn/counter_0[12]
    SLICE_X6Y46          FDCE                                         r  U_Start_btn/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517    14.858    U_Start_btn/CLK
    SLICE_X6Y46          FDCE                                         r  U_Start_btn/counter_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y46          FDCE (Setup_fdce_C_D)        0.081    15.177    U_Start_btn/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.064ns (32.861%)  route 2.174ns (67.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.636     5.157    U_UART/U_UART_TX/CLK
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.013     6.626    U_UART/U_UART_TX/state[0]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  U_UART/U_UART_TX/bit_count_reg[2]_i_5/O
                         net (fo=1, routed)           1.002     7.780    U_UART/U_UART_TX/bit_count_reg[2]_i_5_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.332     8.112 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.159     8.271    U_UART/U_UART_TX/bit_count_next
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.124     8.395 r  U_UART/U_UART_TX/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.395    U_UART/U_UART_TX/bit_count_reg[2]_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    U_UART/U_UART_TX/CLK
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                         clock pessimism              0.276    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y48          FDCE (Setup_fdce_C_D)        0.031    15.131    U_UART/U_UART_TX/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X4Y48          FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_UART_TX/bit_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.166     1.785    U_UART/U_UART_TX/sel0[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.830    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X3Y48          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     1.994    U_UART/U_UART_TX/CLK
    SLICE_X3Y48          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.478     1.516    
    SLICE_X3Y48          FDPE (Hold_fdpe_C_D)         0.092     1.608    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.165%)  route 0.157ns (45.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X4Y47          FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_UART_TX/tick_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.157     1.776    U_UART/U_UART_TX/tick_count_reg[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  U_UART/U_UART_TX/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    U_UART/U_UART_TX/tick_count_reg[3]_i_2_n_0
    SLICE_X4Y47          FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X4Y47          FDCE                                         r  U_UART/U_UART_TX/tick_count_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.092     1.569    U_UART/U_UART_TX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.179     1.796    send_tx_data_reg[0]
    SLICE_X7Y46          LUT3 (Prop_lut3_I1_O)        0.042     1.838 r  send_tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    send_tx_data_next[1]
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.107     1.583    send_tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.181     1.798    send_tx_data_reg[0]
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.043     1.841 r  send_tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    send_tx_data_next[3]
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.107     1.583    send_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  send_tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  send_tx_data_reg_reg[6]/Q
                         net (fo=5, routed)           0.189     1.808    send_tx_data_reg[6]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.042     1.850 r  send_tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.850    send_tx_data_next[7]
    SLICE_X7Y47          FDCE                                         r  send_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  send_tx_data_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.107     1.584    send_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.141%)  route 0.132ns (36.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  send_tx_data_reg_reg[3]/Q
                         net (fo=7, routed)           0.132     1.736    send_tx_data_reg[3]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     1.834 r  send_tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    send_tx_data_next[4]
    SLICE_X7Y46          FDPE                                         r  send_tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y46          FDPE                                         r  send_tx_data_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y46          FDPE (Hold_fdpe_C_D)         0.092     1.568    send_tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.933%)  route 0.179ns (49.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    U_UART/U_UART_TX/CLK
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.179     1.797    U_UART/U_UART_TX/state[1]
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  U_UART/U_UART_TX/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_UART/U_UART_TX/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    U_UART/U_UART_TX/CLK
    SLICE_X5Y48          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.092     1.569    U_UART/U_UART_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.179     1.796    send_tx_data_reg[0]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  send_tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    send_tx_data_next[0]
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.091     1.567    send_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  send_tx_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.181     1.798    send_tx_data_reg[0]
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  send_tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    send_tx_data_next[2]
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  send_tx_data_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.092     1.568    send_tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y45          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=16, routed)          0.187     1.830    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X2Y45          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y45          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.120     1.598    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_Start_btn/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_Start_btn/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y46    U_Start_btn/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y46    U_Start_btn/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    U_Start_btn/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y46    U_Start_btn/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    U_Start_btn/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y46    U_Start_btn/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_Start_btn/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_Start_btn/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_Start_btn/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    U_Start_btn/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    U_Start_btn/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    U_Start_btn/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    U_Start_btn/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    U_Start_btn/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    U_Start_btn/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_Start_btn/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_Start_btn/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C



