/*
 * stm32fxx.h
 *
 *  Created on: Jul 27, 2021
 *      Author: arsha
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
* base addresses of Flash and SRAM memories
*/

#define FLASH_BASE_ADDRESS										0x08000000U
#define S_RAM_1_BASE_ADDRESS									0x20000000U  // 112kb
#define S_RAM_2_BASE_ADDRESS									0x2001C000U
#define ROM														0x1FFF0000U  // System memory in reference manual
#define S_RAM													S_RAM_1_BASE_ADDRESS


/*
* AHBx and APBx Bus Peripheral base addresses
*/

#define PERIPH_BASE_ADDRESS											0x40000000U
#define APB1_PERIPH_BASE_ADDRESS									PERIPH_BASE_ADDRESS
#define APB2_PERIPH_BASE_ADDRESS									0x40010000U
#define AHB1_PERIPH_BASE_ADDRESS									0x40020000U
#define AHB2_PERIPH_BASE_ADDRESS									0x50000000U

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 * TODO : Complete for all other peripherals
 */

#define GPIOA_BASEADDR                   (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR                   (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR 					 (AHB1PERIPH_BASEADDR + 0x2000)
#define RCC_BASEADDR                     (AHB1PERIPH_BASEADDR + 0x3800)

#endif /* INC_STM32F407XX_H_ */
