Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Fetch_Unit_Host_intf.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Fetch_Unit_Host_intf.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Fetch_Unit_Host_intf"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Fetch_Unit_Host_intf
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../SRC"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/Fetch/SRC/Fetch_Unit_Host_Intf.vhd" in Library work.
Architecture behavioral of Entity fetch_unit_host_intf is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Fetch_Unit_Host_intf> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Fetch_Unit_Host_intf> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/Fetch/SRC/Fetch_Unit_Host_Intf.vhd" line 225: Instantiating black box module <BYOC_Host_intf>.
Entity <Fetch_Unit_Host_intf> analyzed. Unit <Fetch_Unit_Host_intf> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Fetch_Unit_Host_intf>.
    Related source file is "C:/Users/Dor/Dropbox/IDC/Build Your Own Computer/Projects/Mips-Pipelined-processor/Fetch/SRC/Fetch_Unit_Host_Intf.vhd".
WARNING:Xst:1780 - Signal <HOLD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_sevenseg_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_anodes_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_v_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_red2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_red1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_red0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_h_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_grn2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_grn1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_grn0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_blu2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_VGA_blu1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_PS2_kbd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_PS2_kbd_ck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_MIPS_DMem_wr_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_MIPS_DMem_we> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_MIPS_DMem_rd_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_MIPS_DMem_adrs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_wr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_we_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_Flash_sts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_rp_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FU_Flash_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_oe_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_ce_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FU_Flash_adrs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Fetch_Unit_Host_intf> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../SRC/BYOC_Host_intf.ngc>.
Loading core <BYOC_Host_intf> for timing and area information for instance <hostintf>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Fetch_Unit_Host_intf> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Fetch_Unit_Host_intf, actual ratio is 19.
INFO:Xst:2260 - The FF/Latch <CrntState_23> in Unit <hostintf> is equivalent to the following FF/Latch : <CrntState_23_1> 
INFO:Xst:2260 - The FF/Latch <CrntState_30> in Unit <hostintf> is equivalent to the following FF/Latch : <CrntState_30_1> 
INFO:Xst:2260 - The FF/Latch <CrntState_23> in Unit <hostintf> is equivalent to the following FF/Latch : <CrntState_23_1> 
INFO:Xst:2260 - The FF/Latch <CrntState_30> in Unit <hostintf> is equivalent to the following FF/Latch : <CrntState_30_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Fetch_Unit_Host_intf.ngr
Top Level Output File Name         : Fetch_Unit_Host_intf
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 601

Cell Usage :
# BELS                             : 2250
#      GND                         : 2
#      INV                         : 33
#      LUT1                        : 116
#      LUT2                        : 127
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 609
#      LUT3_D                      : 10
#      LUT3_L                      : 14
#      LUT4                        : 552
#      LUT4_D                      : 18
#      LUT4_L                      : 84
#      MUXCY                       : 205
#      MUXF5                       : 201
#      MUXF6                       : 72
#      MUXF7                       : 32
#      VCC                         : 2
#      XORCY                       : 166
# FlipFlops/Latches                : 697
#      FD                          : 65
#      FDC                         : 124
#      FDCE                        : 172
#      FDE                         : 237
#      FDP                         : 2
#      FDPE                        : 10
#      FDR                         : 28
#      FDRE                        : 54
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDS                         : 2
# RAMS                             : 13
#      RAMB16_S18_S18              : 4
#      RAMB16_S36                  : 1
#      RAMB16_S4_S4                : 8
# Shift Registers                  : 4
#      SRL16                       : 1
#      SRL16E                      : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 600
#      IBUF                        : 557
#      OBUF                        : 43
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      904  out of   4656    19%  
 Number of Slice Flip Flops:            697  out of   9312     7%  
 Number of 4 input LUTs:               1574  out of   9312    16%  
    Number used as logic:              1570
    Number used as Shift registers:       4
 Number of IOs:                         601
 Number of bonded IOBs:                 601  out of    232   259% (*) 
 Number of BRAMs:                        13  out of     20    65%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
CK_25MHz                              | BUFGP                  | 662   |
hostintf/UART_TOP/divider_entity/T_FF1| BUFG                   | 52    |
--------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+----------------------------------------------------------+-------+
Control Signal                        | Buffer(FF name)                                          | Load  |
--------------------------------------+----------------------------------------------------------+-------+
hostintf/MIPS_reset(hostintf/RESET1:O)| NONE(hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd1)| 280   |
buttons_in<3>                         | IBUF                                                     | 28    |
--------------------------------------+----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.819ns (Maximum Frequency: 101.844MHz)
   Minimum input arrival time before clock: 6.615ns
   Maximum output required time after clock: 8.174ns
   Maximum combinational path delay: 9.087ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK_25MHz'
  Clock period: 9.819ns (frequency: 101.844MHz)
  Total number of paths / destination ports: 25047 / 1288
-------------------------------------------------------------------------
Delay:               9.819ns (Levels of Logic = 10)
  Source:            hostintf/adrs_reg_20 (FF)
  Destination:       hostintf/Tx_data_reg_0 (FF)
  Source Clock:      CK_25MHz rising
  Destination Clock: CK_25MHz rising

  Data Path: hostintf/adrs_reg_20 to hostintf/Tx_data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  adrs_reg_20 (adrs_reg<20>)
     LUT4:I0->O            1   0.704   0.000  Host_Flash_accs_cmp_eq00001_wg_lut<1> (Host_Flash_accs_cmp_eq00001_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Host_Flash_accs_cmp_eq00001_wg_cy<1> (Host_Flash_accs_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Host_Flash_accs_cmp_eq00001_wg_cy<2> (Host_Flash_accs_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Host_Flash_accs_cmp_eq00001_wg_cy<3> (Host_Flash_accs_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.459   0.455  Host_Flash_accs_cmp_eq00001_wg_cy<4> (Host_Flash_accs_cmp_eq00001_wg_cy<4>)
     LUT3_D:I2->O         50   0.704   1.272  Host_Flash_accs_cmp_eq00001_wg_cy<6>1 (Host_Flash_accs_cmp_eq00001_wg_cy<6>)
     LUT4_D:I3->O         15   0.704   1.052  Host_or_MIPS_Flash_accs1 (Host_or_MIPS_Flash_accs)
     LUT4:I2->O            1   0.704   0.000  Flash_intf_in_host_intf/Flash_regs_rd_data<0>_F (N612)
     MUXF5:I0->O           2   0.321   0.451  Flash_intf_in_host_intf/Flash_regs_rd_data<0> (Flash_Intf_regs_rd_data<0>)
     LUT4:I3->O            1   0.704   0.000  Host_MIPS_rd_data<0> (Host_MIPS_rd_data<0>)
     FDE:D                     0.308          Tx_data_reg_0
    ----------------------------------------
    Total                      9.819ns (5.781ns logic, 4.038ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hostintf/UART_TOP/divider_entity/T_FF1'
  Clock period: 6.201ns (frequency: 161.264MHz)
  Total number of paths / destination ports: 357 / 107
-------------------------------------------------------------------------
Delay:               6.201ns (Levels of Logic = 3)
  Source:            hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0 (FF)
  Destination:       hostintf/UART_TOP/Rx_output_sync_entity/Q1 (FF)
  Source Clock:      hostintf/UART_TOP/divider_entity/T_FF1 rising
  Destination Clock: hostintf/UART_TOP/divider_entity/T_FF1 rising

  Data Path: hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0 to hostintf/UART_TOP/Rx_output_sync_entity/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  UART_TOP/receiver_entity/sub_bit_cntr_0 (UART_TOP/receiver_entity/sub_bit_cntr<0>)
     LUT4:I0->O            4   0.704   0.622  UART_TOP/receiver_entity/CrntState_cmp_eq00001 (UART_TOP/receiver_entity/CrntState_cmp_eq0000)
     LUT3:I2->O           10   0.704   1.057  UART_TOP/receiver_entity/dout_we1 (UART_TOP/Rx_dout_we)
     LUT3:I0->O            1   0.704   0.420  UART_TOP/Rx_output_sync_entity/Q1_not00011 (UART_TOP/Rx_output_sync_entity/Q1_not0001)
     FDCE:CE                   0.555          UART_TOP/Rx_output_sync_entity/Q1
    ----------------------------------------
    Total                      6.201ns (3.258ns logic, 2.943ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CK_25MHz'
  Total number of paths / destination ports: 646 / 106
-------------------------------------------------------------------------
Offset:              6.615ns (Levels of Logic = 8)
  Source:            rdbk1<9> (PAD)
  Destination:       hostintf/Tx_data_reg_9 (FF)
  Destination Clock: CK_25MHz rising

  Data Path: rdbk1<9> to hostintf/Tx_data_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  rdbk1_9_IBUF (rdbk1_9_IBUF)
     begin scope: 'hostintf'
     LUT3:I0->O            1   0.704   0.000  Mmux_Host_RDBK_data_831 (Mmux_Host_RDBK_data_831)
     MUXF5:I0->O           1   0.321   0.000  Mmux_Host_RDBK_data_6_f5_30 (Mmux_Host_RDBK_data_6_f531)
     MUXF6:I0->O           1   0.521   0.000  Mmux_Host_RDBK_data_4_f6_30 (Mmux_Host_RDBK_data_4_f631)
     MUXF7:I0->O           1   0.521   0.424  Mmux_Host_RDBK_data_2_f7_30 (Host_RDBK_data<9>)
     LUT4:I3->O            1   0.704   0.595  Host_MIPS_rd_data<9>_SW0_SW0 (N300)
     LUT4:I0->O            1   0.704   0.000  Host_MIPS_rd_data<9> (Host_MIPS_rd_data<9>)
     FDE:D                     0.308          Tx_data_reg_9
    ----------------------------------------
    Total                      6.615ns (5.001ns logic, 1.614ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hostintf/UART_TOP/divider_entity/T_FF1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.523ns (Levels of Logic = 3)
  Source:            buttons_in<3> (PAD)
  Destination:       hostintf/UART_TOP/transmitter_entity/CrntState_FSM_FFd2 (FF)
  Destination Clock: hostintf/UART_TOP/divider_entity/T_FF1 rising

  Data Path: buttons_in<3> to hostintf/UART_TOP/transmitter_entity/CrntState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.343  buttons_in_3_IBUF (buttons_in_3_IBUF)
     begin scope: 'hostintf'
     LUT2:I1->O          302   0.704   1.347  RESET1 (MIPS_reset)
     FDR:R                     0.911          UART_TOP/transmitter_entity/CrntState_FSM_FFd2
    ----------------------------------------
    Total                      5.523ns (2.833ns logic, 2.690ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK_25MHz'
  Total number of paths / destination ports: 133 / 34
-------------------------------------------------------------------------
Offset:              8.174ns (Levels of Logic = 4)
  Source:            hostintf/CrntState_5 (FF)
  Destination:       MIPS_reset (PAD)
  Source Clock:      CK_25MHz rising

  Data Path: hostintf/CrntState_5 to MIPS_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   1.057  CrntState_5 (CrntState<5>)
     LUT2:I0->O          302   0.704   1.426  RESET1 (MIPS_reset)
     end scope: 'hostintf'
     LUT2:I1->O            1   0.704   0.420  RESET1 (MIPS_reset_OBUF)
     OBUF:I->O                 3.272          MIPS_reset_OBUF (MIPS_reset)
    ----------------------------------------
    Total                      8.174ns (5.271ns logic, 2.903ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hostintf/UART_TOP/divider_entity/T_FF1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 2)
  Source:            hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0 (FF)
  Destination:       RS232_Tx (PAD)
  Source Clock:      hostintf/UART_TOP/divider_entity/T_FF1 rising

  Data Path: hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0 to RS232_Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.591   0.420  UART_TOP/transmitter_entity/Out_shift_reg_0 (RS232_Tx)
     end scope: 'hostintf'
     OBUF:I->O                 3.272          RS232_Tx_OBUF (RS232_Tx)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               9.087ns (Levels of Logic = 5)
  Source:            buttons_in<3> (PAD)
  Destination:       MIPS_reset (PAD)

  Data Path: buttons_in<3> to MIPS_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.343  buttons_in_3_IBUF (buttons_in_3_IBUF)
     begin scope: 'hostintf'
     LUT2:I1->O          302   0.704   1.426  RESET1 (MIPS_reset)
     end scope: 'hostintf'
     LUT2:I1->O            1   0.704   0.420  RESET1 (MIPS_reset_OBUF)
     OBUF:I->O                 3.272          MIPS_reset_OBUF (MIPS_reset)
    ----------------------------------------
    Total                      9.087ns (5.898ns logic, 3.189ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.90 secs
 
--> 

Total memory usage is 286784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    4 (   0 filtered)

