#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  8 19:05:35 2024
# Process ID: 3743
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/vivado.jou
#-----------------------------------------------------------
start_gui
ls
source make_project.tcl
update_compile_order -fileset sources_1
create_bd_cell -type module -reference red_pitaya_dfilt1 red_pitaya_dfilt1_0
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a]
undo
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 1145 1390} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {14}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins red_pitaya_dfilt1_0/adc_dat_i]
connect_bd_net [get_bd_pins red_pitaya_dfilt1_0/adc_dat_o] [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a]
set_property location {4 1505 531} [get_bd_cells red_pitaya_dfilt1_0]
connect_bd_net [get_bd_pins reset/dout] [get_bd_pins red_pitaya_dfilt1_0/adc_rstn_i]
connect_bd_net [get_bd_pins red_pitaya_dfilt1_0/adc_clk_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
set_property location {4 1462 1445} [get_bd_cells red_pitaya_dfilt1_0]
set_property location {4 1437 1594} [get_bd_cells red_pitaya_dfilt1_0]
set_property location {3 1048 1574} [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
copy_bd_objs /  [get_bd_cells {xlconstant_1}]
copy_bd_objs /  [get_bd_cells {xlconstant_1}]
copy_bd_objs /  [get_bd_cells {xlconstant_1}]
set_property location {3 1079 1865} [get_bd_cells xlconstant_2]
set_property location {3 1086 1970} [get_bd_cells xlconstant_3]
set_property location {3 1035 2045} [get_bd_cells xlconstant_4]
set_property location {4 1462 1564} [get_bd_cells red_pitaya_dfilt1_0]
set_property -dict [list CONFIG.CONST_WIDTH {18}] [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {25}] [get_bd_cells xlconstant_2]
set_property -dict [list CONFIG.CONST_WIDTH {25}] [get_bd_cells xlconstant_3]
set_property -dict [list CONFIG.CONST_WIDTH {25}] [get_bd_cells xlconstant_4]
set_property -dict [list CONFIG.CONST_VAL {16901}] [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_VAL {193419}] [get_bd_cells xlconstant_2]
set_property -dict [list CONFIG.CONST_VAL {14260634}] [get_bd_cells xlconstant_3]
set_property -dict [list CONFIG.CONST_VAL {9830}] [get_bd_cells xlconstant_4]
connect_bd_net [get_bd_pins xlconstant_4/dout] [get_bd_pins red_pitaya_dfilt1_0/cfg_pp_i]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins red_pitaya_dfilt1_0/cfg_kk_i]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins red_pitaya_dfilt1_0/cfg_bb_i]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins red_pitaya_dfilt1_0/cfg_aa_i]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run system_util_vector_logic_0_1_synth_1
reset_run system_util_vector_logic_0_2_synth_1
reset_run system_high_threshold_0_0_synth_1
reset_run system_red_pitaya_dfilt1_0_0_synth_1
reset_run system_axi_gpio_0_0_synth_1
reset_run system_axi_gpio_4_0_synth_1
reset_run system_axi_gpio_3_0_synth_1
reset_run system_axi_gpio_2_0_synth_1
reset_run system_axi_gpio_5_0_synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_util_ds_buf_2_0_synth_1
reset_run system_signal_split_0_0_synth_1
reset_run system_auto_pc_0_synth_1
reset_run system_rst_ps7_0_125M_0_synth_1
reset_run system_util_vector_logic_0_0_synth_1
reset_run system_trigger_mossbauer_0_1_synth_1
reset_run system_trigger_mossbauer_0_0_synth_1
reset_run system_rising32_0_0_synth_1
reset_run system_low_threshold_0_0_synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_5
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {18} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_5]
delete_bd_objs [get_bd_nets red_pitaya_dfilt1_0_adc_dat_o]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_1]
connect_bd_net [get_bd_pins red_pitaya_dfilt1_0/adc_dat_o] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins xlconstant_5/dout] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a] [get_bd_pins xlconcat_1/dout]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ls
cd tmp
ls
cd Data_Splitter
ls
cd Data_Splitter.runs
ls
cd impl_1
ls
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
pwd
pwd
delete_bd_objs [get_bd_nets red_pitaya_dfilt1_0_adc_dat_o] [get_bd_nets xlconstant_5_dout] [get_bd_nets xlconcat_1_dout] [get_bd_cells xlconcat_1]
update_module_reference system_adc_smooth_mossbauer_0_0
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a] [get_bd_pins red_pitaya_dfilt1_0/adc_dat_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run system_adc_smooth_mossbauer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
update_module_reference system_adc_smooth_mossbauer_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference system_adc_smooth_mossbauer_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
disconnect_bd_net /adc_smooth_mossbauer_0_smooth_data [get_bd_pins axi_gpio_1/gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins red_pitaya_dfilt1_0/adc_dat_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference system_red_pitaya_dfilt1_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_1]
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins red_pitaya_dfilt1_0/adc_dat_o]
connect_bd_net [get_bd_pins xlconstant_5/dout] [get_bd_pins xlconcat_1/In1]
startgroup
set_property -dict [list CONFIG.CONST_VAL {8}] [get_bd_cells xlconstant_5]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_bd_net /red_pitaya_dfilt1_0_adc_dat_o [get_bd_pins axi_gpio_1/gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins xlconcat_1/dout]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
add_files -norecurse /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/red_pitaya_dfilt2.sv
update_compile_order -fileset sources_1
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd}
update_module_reference system_red_pitaya_dfilt1_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
import_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/red_pitaya_dfilt2.sv
reset_run synth_1
reset_run system_red_pitaya_dfilt1_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference system_red_pitaya_dfilt1_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/system.bd}
disconnect_bd_net /red_pitaya_dfilt1_0_adc_dat_o [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a]
delete_bd_objs [get_bd_nets xlconcat_1_dout]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins adc_smooth_mossbauer_0/smooth_data]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
startgroup
set_property -dict [list CONFIG.DIN_TO {13} CONFIG.DIN_FROM {13}] [get_bd_cells sign]
endgroup
update_module_reference system_rising32_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference system_low_threshold_0_0
update_module_reference system_high_threshold_0_0
update_module_reference system_adc_smooth_mossbauer_0_0
update_module_reference system_adc_smooth_mossbauer_0_0
update_module_reference system_adc_smooth_mossbauer_0_0
update_module_reference system_adc_smooth_mossbauer_0_0
update_module_reference system_adc_smooth_mossbauer_0_0
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins low_threshold_0/adc_dat_a]
startgroup
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/axis_adc_a] [get_bd_pins low_threshold_0/adc_dat_a]
endgroup
disconnect_bd_net /signal_split_0_M_AXIS_PORT1_tdata [get_bd_pins high_threshold_0/adc_dat_a]
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/axis_adc_a] [get_bd_pins high_threshold_0/adc_dat_a]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
update_module_reference system_rising32_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
delete_bd_objs [get_bd_nets forward_skim_voltage_Res]
delete_bd_objs [get_bd_nets backward_skim_voltage_Res]
connect_bd_net [get_bd_pins led_concat/In6] [get_bd_pins back_skim/enable]
connect_bd_net [get_bd_pins led_concat/In5] [get_bd_pins forward_skim/enable]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
delete_bd_objs [get_bd_nets xlconcat_1_dout]
connect_bd_net [get_bd_pins adc_smooth_mossbauer_0/adc_dat_a] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
