

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 21:58:56 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  38353|  151921|  38353|  151921|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min  |   max  |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |- Loop 1         |  38352|  151920| 2397 ~ 9495 |          -|          -|       16|    no    |
        | + Loop 1.1      |   2394|    9492|  171 ~ 339  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    168|     336|           12|          -|          -| 14 ~ 28 |    no    |
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 20 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 21 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 22 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [48 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 23 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [48 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 24 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [48 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 25 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 26 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i7 %sext_ln41_2 to i14" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 27 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i7 %sext_ln41_2 to i12" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 28 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i7 %sext_ln41_2 to i10" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 29 'zext' 'zext_ln103_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 30 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln103_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 31 'zext' 'zext_ln103_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_60 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 33 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 35 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %add_ln20_3, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 36 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i9 [ 0, %0 ], [ %add_ln20, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 37 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln20 = add i9 %phi_mul5, %zext_ln103_3" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 38 'add' 'add_ln20' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln20_3 = add i9 %phi_mul2, %zext_ln103_1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 39 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 42 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %2, label %.preheader3.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %phi_mul2 to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 44 'zext' 'zext_ln41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (4.35ns)   --->   "%mul_ln41 = mul i14 %zext_ln103, %zext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 45 'mul' 'mul_ln41' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i5 %out_d_0 to i2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 46 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 47 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln47 = add i14 1, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 48 'add' 'add_ln47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.56ns)   --->   "%add_ln47_1 = add i2 1, %trunc_ln41" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 49 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln53 = add i14 2, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 50 'add' 'add_ln53' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln53 = xor i2 %trunc_ln41, -2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 51 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.56ns)   --->   "%add_ln60 = add i2 -1, %trunc_ln41" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 52 'add' 'add_ln60' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader3" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader3.preheader ], [ %out_h, %.preheader3.loopexit ]"   --->   Operation 54 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader3.loopexit ]" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 55 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, %zext_ln103_4" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 56 'add' 'next_mul' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 57 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_h_0, %empty_60" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 58 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 59 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 61 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln79_1 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 62 'add' 'add_ln79_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.82ns)   --->   "%tmp = add i9 %zext_ln41_1, %phi_mul5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 63 'add' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.35>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i10 %phi_mul to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 65 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %out_h to i12" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 66 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.74ns)   --->   "%mul_ln60 = mul i12 %zext_ln103_2, %zext_ln60" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 67 'mul' 'mul_ln60' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i12 %mul_ln60 to i14" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 68 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %add_ln79_1 to i12" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 69 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.74ns)   --->   "%mul_ln79 = mul i12 %zext_ln103_2, %zext_ln79" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 70 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i12 %mul_ln79 to i14" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 71 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 72 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (4.35ns)   --->   "%tmp10 = mul i14 %zext_ln103_1_cast, %tmp_cast" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 73 'mul' 'tmp10' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.81>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 76 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 77 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 78 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader3.loopexit, label %1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i5 %out_w_0 to i14" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 80 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln41 = add i14 %zext_ln41_3, %mul_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 81 'add' 'add_ln41' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.81ns)   --->   "%add_ln47_2 = add i14 %zext_ln41_3, %add_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 82 'add' 'add_ln47_2' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln53_1 = add i14 %zext_ln41_3, %add_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 83 'add' 'add_ln53_1' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.81ns)   --->   "%add_ln103 = add i14 %zext_ln41_3, %tmp10" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 84 'add' 'add_ln103' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 85 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln41_1 = add i14 %zext_ln41_2, %add_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 86 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln47_3 = add i14 %zext_ln41_2, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 87 'add' 'add_ln47_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i14 %add_ln41_1 to i64" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 88 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln41_4" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 89 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 90 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i14 %add_ln47_3 to i64" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 91 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 92 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 93 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln53_2 = add i14 %zext_ln41_2, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 94 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.81ns)   --->   "%add_ln60_2 = add i14 %zext_ln60_1, %add_ln41" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 95 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 96 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 97 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 98 [2/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 98 'load' 'kernel1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 99 [2/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 99 'load' 'kernel2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 100 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 100 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %add_ln53_2 to i64" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 101 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 102 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 103 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i14 %add_ln60_2 to i64" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 104 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln60_2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 105 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 106 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 107 [1/1] (1.81ns)   --->   "%add_ln66 = add i14 %zext_ln60_1, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 107 'add' 'add_ln66' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.81ns)   --->   "%add_ln72 = add i14 %zext_ln60_1, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 108 'add' 'add_ln72' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.81ns)   --->   "%add_ln79 = add i14 %zext_ln79_2, %add_ln41" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 109 'add' 'add_ln79' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln85 = add i14 %zext_ln79_2, %add_ln47_2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 110 'add' 'add_ln85' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.81ns)   --->   "%add_ln91 = add i14 %zext_ln79_2, %add_ln53_1" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 111 'add' 'add_ln91' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 112 [1/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 112 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 113 [1/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 113 'load' 'kernel1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 114 [1/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 114 'load' 'kernel2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 115 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 115 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 116 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 116 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i14 %add_ln66 to i64" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 117 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln66" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 118 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 119 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i14 %add_ln72 to i64" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 120 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln72" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 121 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 122 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 123 [1/1] (1.77ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln41)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 123 'mux' 'tmp_s' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (1.77ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln47_1)" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 124 'mux' 'tmp_1' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (1.77ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln53)" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 125 'mux' 'tmp_2' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.77ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln60)" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 126 'mux' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 127 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 128 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 128 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i14 %add_ln79 to i64" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 129 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln79_1" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 130 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 131 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i14 %add_ln85 to i64" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 132 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln85" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 133 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 134 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 135 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 136 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i30 %sext_ln41_1, %sext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 137 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i16 %input_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 138 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i16 %tmp_1 to i30" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 139 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln47 = mul i30 %sext_ln47_1, %sext_ln47" [../layers_c/depthwise_conv2d.cpp:47]   --->   Operation 140 'mul' 'mul_ln47' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %input_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 141 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln66 = mul i30 %sext_ln41_1, %sext_ln66" [../layers_c/depthwise_conv2d.cpp:66]   --->   Operation 142 'mul' 'mul_ln66' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i16 %input_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 143 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln72 = mul i30 %sext_ln47_1, %sext_ln72" [../layers_c/depthwise_conv2d.cpp:72]   --->   Operation 144 'mul' 'mul_ln72' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 145 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 145 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 146 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 146 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i14 %add_ln91 to i64" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 147 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln91" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 148 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 149 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i16 %input_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 150 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i16 %tmp_2 to i30" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 151 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln53 = mul i30 %sext_ln53_1, %sext_ln53" [../layers_c/depthwise_conv2d.cpp:53]   --->   Operation 152 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i16 %input_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 153 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i16 %tmp_3 to i30" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 154 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln60_1 = mul i30 %sext_ln60_1, %sext_ln60" [../layers_c/depthwise_conv2d.cpp:60]   --->   Operation 155 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i16 %input_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 156 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln79_1 = mul i30 %sext_ln53_1, %sext_ln79" [../layers_c/depthwise_conv2d.cpp:79]   --->   Operation 157 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 158 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln85 = mul i30 %sext_ln60_1, %sext_ln85" [../layers_c/depthwise_conv2d.cpp:85]   --->   Operation 159 'mul' 'mul_ln85' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 160 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 160 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln47, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:92]   --->   Operation 161 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln92_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln41_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:92]   --->   Operation 162 'partselect' 'trunc_ln92_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln66, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:95]   --->   Operation 163 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln72, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:98]   --->   Operation 164 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (2.07ns)   --->   "%add_ln103_1 = add i16 %trunc_ln92_3, %trunc_ln7" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 165 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (2.07ns)   --->   "%add_ln103_5 = add i16 %trunc_ln1, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 166 'add' 'add_ln103_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 167 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln91 = mul i30 %sext_ln41_1, %sext_ln91" [../layers_c/depthwise_conv2d.cpp:91]   --->   Operation 168 'mul' 'mul_ln91' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln53, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:93]   --->   Operation 169 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln60_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:97]   --->   Operation 170 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln79_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:94]   --->   Operation 171 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln85, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:101]   --->   Operation 172 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i16 %trunc_ln9, %trunc_ln8" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 173 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_4 = add i16 %add_ln103_1, %add_ln103_2" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 174 'add' 'add_ln103_4' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln91, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:101]   --->   Operation 175 'partselect' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_6 = add i16 %trunc_ln101_3, %trunc_ln3" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 176 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 177 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_7 = add i16 %trunc_ln2, %add_ln103_6" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 177 'add' 'add_ln103_7' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_8 = add i16 %add_ln103_5, %add_ln103_7" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 178 'add' 'add_ln103_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln103_3 = add i16 %add_ln103_4, %add_ln103_8" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 179 'add' 'add_ln103_3' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i14 %add_ln103 to i64" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 180 'zext' 'zext_ln103_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln103_5" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 181 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (3.25ns)   --->   "store i16 %add_ln103_3, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:103]   --->   Operation 182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 3.33ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:20) [28]  (1.77 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	'phi' operation ('phi_mul2', ../layers_c/depthwise_conv2d.cpp:20) with incoming values : ('add_ln20_3', ../layers_c/depthwise_conv2d.cpp:20) [29]  (0 ns)
	'mul' operation ('mul_ln41', ../layers_c/depthwise_conv2d.cpp:41) [39]  (4.35 ns)

 <State 3>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln47', ../layers_c/depthwise_conv2d.cpp:47) [41]  (1.81 ns)

 <State 4>: 1.82ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:60) [48]  (0 ns)
	'add' operation ('tmp', ../layers_c/depthwise_conv2d.cpp:41) [65]  (1.82 ns)

 <State 5>: 4.35ns
The critical path consists of the following:
	'mul' operation ('tmp10', ../layers_c/depthwise_conv2d.cpp:41) [67]  (4.35 ns)

 <State 6>: 1.81ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/depthwise_conv2d.cpp:22) [70]  (0 ns)
	'add' operation ('add_ln41', ../layers_c/depthwise_conv2d.cpp:41) [77]  (1.81 ns)

 <State 7>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln41_1', ../layers_c/depthwise_conv2d.cpp:41) [78]  (1.81 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:41) [80]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' [81]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' [81]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:53) on array 'input_r' [102]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load_4', ../layers_c/depthwise_conv2d.cpp:66) on array 'input_r' [118]  (3.25 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[88] ('mul_ln41_1', ../layers_c/depthwise_conv2d.cpp:41) [88]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[106] ('mul_ln53', ../layers_c/depthwise_conv2d.cpp:53) [106]  (6.38 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[144] ('mul_ln91', ../layers_c/depthwise_conv2d.cpp:91) [144]  (6.38 ns)

 <State 15>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln103_6', ../layers_c/depthwise_conv2d.cpp:103) [158]  (0 ns)
	'add' operation ('add_ln103_7', ../layers_c/depthwise_conv2d.cpp:103) [159]  (3.9 ns)

 <State 16>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln103_8', ../layers_c/depthwise_conv2d.cpp:103) [160]  (0 ns)
	'add' operation ('add_ln103_3', ../layers_c/depthwise_conv2d.cpp:103) [161]  (3.9 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:103) [164]  (0 ns)
	'store' operation ('store_ln103', ../layers_c/depthwise_conv2d.cpp:103) of variable 'add_ln103_3', ../layers_c/depthwise_conv2d.cpp:103 on array 'output_r' [165]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
