(window.webpackJsonp=window.webpackJsonp||[]).push([[7],{208:function(e,n,t){"use strict";var r=t(72);t.n(r).a},227:function(e,n,t){"use strict";t.r(n);t(208);var r=t(0),o=Object(r.a)({},(function(){var e=this,n=e.$createElement,t=e._self._c||n;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("ProfileSection",{attrs:{frontmatter:e.$page.frontmatter}}),e._v(" "),t("h2",{attrs:{id:"about-me"}},[e._v("About Me")]),e._v(" "),t("p",[e._v("I am an associate professor in "),t("a",{attrs:{href:"https://lab.things.ac.cn",target:"_blank",rel:"noopener noreferrer"}},[e._v("ThingsLAB"),t("OutboundLink")],1),e._v(" in Institute of Computing Technology, Chinese Academy of Sciences. I got my Ph.D degree in Department of Electrical and Electronic Engineering at The University of Hong Kong in 2016, advised by "),t("a",{attrs:{href:"http://www.eee.hku.hk/~hso",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Hayden Kwok-Hay So"),t("OutboundLink")],1),e._v(" and "),t("a",{attrs:{href:"http://www.eee.hku.hk/~nwong",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Ngai Wong"),t("OutboundLink")],1),e._v(". Then I worked as a research fellow in Xtra group led by "),t("a",{attrs:{href:"https://www.comp.nus.edu.sg/~hebs/",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Bingsheng He"),t("OutboundLink")],1),e._v(" in National University of Singapore.")]),e._v(" "),t("h2",{attrs:{id:"news"}},[e._v("News")]),e._v(" "),t("ul",[t("li",[e._v('[Jan 2020] Our paper "BitPruner: Network Pruning for Bit-Serial Accelerators" is accepted by DAC\'20.')])]),e._v(" "),t("h2",{attrs:{id:"education-experiences"}},[e._v("Education & Experiences")]),e._v(" "),t("ul",[t("li",[e._v("Associate professor in Institute of Computing Technology, Chinese Academy of Science, 2018-present")]),e._v(" "),t("li",[e._v("Research Fellow in School of Computing, National University of Singapore, 2016-2018")]),e._v(" "),t("li",[e._v("Ph.D. in Computer Engineering, The University of Hong Kong, 2011-2016")]),e._v(" "),t("li",[e._v("RA in Institute of Computing Technology, Chinese Academy of Sciences, 2009-2011")]),e._v(" "),t("li",[e._v("M.Eng. in Electronic Engineering, Harbin Institute of Technology, 2007-2009")]),e._v(" "),t("li",[e._v("B.Eng. in Electronic Engineering, Harbin Institute of Technology, 2003-2007")])]),e._v(" "),t("h2",{attrs:{id:"projects"}},[e._v("Projects")]),e._v(" "),t("ProjectCard",{attrs:{hideBorder:"true"}},[t("p",[t("strong",[e._v("DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family")])])]),e._v(" "),t("ProjectCard",{attrs:{hideBorder:"true"}},[t("p",[t("strong",[e._v("QuickDough: a rapid loop acceleration on closely coupled CPU-FPGA architectures")])])]),e._v(" "),t("ProjectCard",{attrs:{hideBorder:"true"}},[t("p",[t("strong",[e._v("Large-scale graph processing on heterogeneous CPU-FPGA architectures")])])])],1)}),[],!1,null,null,null);n.default=o.exports},72:function(e,n,t){}}]);