#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x270b230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x271ebc0 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x270b6c0 .functor NOT 1, L_0x2785130, C4<0>, C4<0>, C4<0>;
L_0x2784fb0 .functor XOR 12, L_0x2784e70, L_0x2784f10, C4<000000000000>, C4<000000000000>;
L_0x27850c0 .functor XOR 12, L_0x2784fb0, L_0x2785020, C4<000000000000>, C4<000000000000>;
v0x277e0e0_0 .net *"_ivl_10", 11 0, L_0x2785020;  1 drivers
v0x277e1e0_0 .net *"_ivl_12", 11 0, L_0x27850c0;  1 drivers
v0x277e2c0_0 .net *"_ivl_2", 11 0, L_0x2784dd0;  1 drivers
v0x277e380_0 .net *"_ivl_4", 11 0, L_0x2784e70;  1 drivers
v0x277e460_0 .net *"_ivl_6", 11 0, L_0x2784f10;  1 drivers
v0x277e590_0 .net *"_ivl_8", 11 0, L_0x2784fb0;  1 drivers
v0x277e670_0 .var "clk", 0 0;
v0x277e710_0 .net "in", 0 0, v0x277afc0_0;  1 drivers
v0x277e7b0_0 .net "next_state_dut", 9 0, L_0x2784050;  1 drivers
v0x277e850_0 .net "next_state_ref", 9 0, L_0x27816f0;  1 drivers
v0x277e960_0 .net "out1_dut", 0 0, L_0x2782ad0;  1 drivers
v0x277ea00_0 .net "out1_ref", 0 0, L_0x270e510;  1 drivers
v0x277eaa0_0 .net "out2_dut", 0 0, L_0x2784bc0;  1 drivers
v0x277eb40_0 .net "out2_ref", 0 0, L_0x270f3b0;  1 drivers
v0x277ec10_0 .net "state", 9 0, v0x277b2f0_0;  1 drivers
v0x277ecb0_0 .var/2u "stats1", 287 0;
v0x277ed50_0 .var/2u "strobe", 0 0;
v0x277edf0_0 .net "tb_match", 0 0, L_0x2785130;  1 drivers
v0x277eec0_0 .net "tb_mismatch", 0 0, L_0x270b6c0;  1 drivers
v0x277ef60_0 .net "wavedrom_enable", 0 0, v0x277b530_0;  1 drivers
v0x277f030_0 .net "wavedrom_title", 511 0, v0x277b5f0_0;  1 drivers
L_0x2784dd0 .concat [ 1 1 10 0], L_0x270f3b0, L_0x270e510, L_0x27816f0;
L_0x2784e70 .concat [ 1 1 10 0], L_0x270f3b0, L_0x270e510, L_0x27816f0;
L_0x2784f10 .concat [ 1 1 10 0], L_0x2784bc0, L_0x2782ad0, L_0x2784050;
L_0x2785020 .concat [ 1 1 10 0], L_0x270f3b0, L_0x270e510, L_0x27816f0;
L_0x2785130 .cmp/eeq 12, L_0x2784dd0, L_0x27850c0;
S_0x271ed50 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x271ebc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x270e510 .functor OR 1, L_0x277f180, L_0x277f220, C4<0>, C4<0>;
L_0x270f3b0 .functor OR 1, L_0x277f3b0, L_0x277f450, C4<0>, C4<0>;
L_0x270fb00 .functor OR 1, L_0x277f930, L_0x277f9d0, C4<0>, C4<0>;
L_0x270c510 .functor OR 1, L_0x270fb00, L_0x277fb60, C4<0>, C4<0>;
L_0x272c6f0 .functor OR 1, L_0x270c510, L_0x277fcd0, C4<0>, C4<0>;
L_0x27517d0 .functor AND 1, L_0x277f610, L_0x272c6f0, C4<1>, C4<1>;
L_0x27800b0 .functor OR 1, L_0x277ff00, L_0x277ffa0, C4<0>, C4<0>;
L_0x2780260 .functor OR 1, L_0x27800b0, L_0x27801c0, C4<0>, C4<0>;
L_0x27803c0 .functor AND 1, v0x277afc0_0, L_0x2780260, C4<1>, C4<1>;
L_0x2780040 .functor AND 1, v0x277afc0_0, L_0x2780480, C4<1>, C4<1>;
L_0x2780900 .functor AND 1, v0x277afc0_0, L_0x2780650, C4<1>, C4<1>;
L_0x2780aa0 .functor AND 1, v0x277afc0_0, L_0x2780970, C4<1>, C4<1>;
L_0x2780c70 .functor AND 1, v0x277afc0_0, L_0x2780bd0, C4<1>, C4<1>;
L_0x2780ea0 .functor AND 1, v0x277afc0_0, L_0x2780d60, C4<1>, C4<1>;
L_0x2780b60 .functor OR 1, L_0x2781010, L_0x27810b0, C4<0>, C4<0>;
L_0x2781300 .functor AND 1, v0x277afc0_0, L_0x2780b60, C4<1>, C4<1>;
L_0x27815b0 .functor AND 1, L_0x2780e00, L_0x2781450, C4<1>, C4<1>;
L_0x2781c70 .functor AND 1, L_0x2781a60, L_0x2781bd0, C4<1>, C4<1>;
v0x270e6c0_0 .net *"_ivl_1", 0 0, L_0x277f180;  1 drivers
v0x270f4c0_0 .net *"_ivl_100", 0 0, L_0x2781a60;  1 drivers
v0x270f560_0 .net *"_ivl_102", 0 0, L_0x2781bd0;  1 drivers
v0x270fd70_0 .net *"_ivl_104", 0 0, L_0x2781c70;  1 drivers
v0x270fe10_0 .net *"_ivl_15", 0 0, L_0x277f610;  1 drivers
v0x270c660_0 .net *"_ivl_17", 4 0, L_0x277f740;  1 drivers
v0x270c700_0 .net *"_ivl_19", 0 0, L_0x277f930;  1 drivers
v0x2777ac0_0 .net *"_ivl_21", 0 0, L_0x277f9d0;  1 drivers
v0x2777ba0_0 .net *"_ivl_22", 0 0, L_0x270fb00;  1 drivers
v0x2777c80_0 .net *"_ivl_25", 0 0, L_0x277fb60;  1 drivers
v0x2777d60_0 .net *"_ivl_26", 0 0, L_0x270c510;  1 drivers
v0x2777e40_0 .net *"_ivl_29", 0 0, L_0x277fcd0;  1 drivers
v0x2777f20_0 .net *"_ivl_3", 0 0, L_0x277f220;  1 drivers
v0x2778000_0 .net *"_ivl_30", 0 0, L_0x272c6f0;  1 drivers
v0x27780e0_0 .net *"_ivl_33", 0 0, L_0x27517d0;  1 drivers
v0x27781a0_0 .net *"_ivl_37", 0 0, L_0x277ff00;  1 drivers
v0x2778280_0 .net *"_ivl_39", 0 0, L_0x277ffa0;  1 drivers
v0x2778360_0 .net *"_ivl_40", 0 0, L_0x27800b0;  1 drivers
v0x2778440_0 .net *"_ivl_43", 0 0, L_0x27801c0;  1 drivers
v0x2778520_0 .net *"_ivl_44", 0 0, L_0x2780260;  1 drivers
v0x2778600_0 .net *"_ivl_47", 0 0, L_0x27803c0;  1 drivers
v0x27786c0_0 .net *"_ivl_51", 0 0, L_0x2780480;  1 drivers
v0x27787a0_0 .net *"_ivl_53", 0 0, L_0x2780040;  1 drivers
v0x2778860_0 .net *"_ivl_57", 0 0, L_0x2780650;  1 drivers
v0x2778940_0 .net *"_ivl_59", 0 0, L_0x2780900;  1 drivers
v0x2778a00_0 .net *"_ivl_63", 0 0, L_0x2780970;  1 drivers
v0x2778ae0_0 .net *"_ivl_65", 0 0, L_0x2780aa0;  1 drivers
v0x2778ba0_0 .net *"_ivl_69", 0 0, L_0x2780bd0;  1 drivers
v0x2778c80_0 .net *"_ivl_7", 0 0, L_0x277f3b0;  1 drivers
v0x2778d60_0 .net *"_ivl_71", 0 0, L_0x2780c70;  1 drivers
v0x2778e20_0 .net *"_ivl_75", 0 0, L_0x2780d60;  1 drivers
v0x2778f00_0 .net *"_ivl_77", 0 0, L_0x2780ea0;  1 drivers
v0x2778fc0_0 .net *"_ivl_81", 0 0, L_0x2781010;  1 drivers
v0x27792b0_0 .net *"_ivl_83", 0 0, L_0x27810b0;  1 drivers
v0x2779390_0 .net *"_ivl_84", 0 0, L_0x2780b60;  1 drivers
v0x2779470_0 .net *"_ivl_87", 0 0, L_0x2781300;  1 drivers
v0x2779530_0 .net *"_ivl_9", 0 0, L_0x277f450;  1 drivers
v0x2779610_0 .net *"_ivl_91", 0 0, L_0x2780e00;  1 drivers
v0x27796d0_0 .net *"_ivl_93", 0 0, L_0x2781450;  1 drivers
v0x27797b0_0 .net *"_ivl_95", 0 0, L_0x27815b0;  1 drivers
v0x2779870_0 .net "in", 0 0, v0x277afc0_0;  alias, 1 drivers
v0x2779930_0 .net "next_state", 9 0, L_0x27816f0;  alias, 1 drivers
v0x2779a10_0 .net "out1", 0 0, L_0x270e510;  alias, 1 drivers
v0x2779ad0_0 .net "out2", 0 0, L_0x270f3b0;  alias, 1 drivers
v0x2779b90_0 .net "state", 9 0, v0x277b2f0_0;  alias, 1 drivers
L_0x277f180 .part v0x277b2f0_0, 8, 1;
L_0x277f220 .part v0x277b2f0_0, 9, 1;
L_0x277f3b0 .part v0x277b2f0_0, 7, 1;
L_0x277f450 .part v0x277b2f0_0, 9, 1;
L_0x277f610 .reduce/nor v0x277afc0_0;
L_0x277f740 .part v0x277b2f0_0, 0, 5;
L_0x277f930 .reduce/or L_0x277f740;
L_0x277f9d0 .part v0x277b2f0_0, 7, 1;
L_0x277fb60 .part v0x277b2f0_0, 8, 1;
L_0x277fcd0 .part v0x277b2f0_0, 9, 1;
L_0x277ff00 .part v0x277b2f0_0, 0, 1;
L_0x277ffa0 .part v0x277b2f0_0, 8, 1;
L_0x27801c0 .part v0x277b2f0_0, 9, 1;
L_0x2780480 .part v0x277b2f0_0, 1, 1;
L_0x2780650 .part v0x277b2f0_0, 2, 1;
L_0x2780970 .part v0x277b2f0_0, 3, 1;
L_0x2780bd0 .part v0x277b2f0_0, 4, 1;
L_0x2780d60 .part v0x277b2f0_0, 5, 1;
L_0x2781010 .part v0x277b2f0_0, 6, 1;
L_0x27810b0 .part v0x277b2f0_0, 7, 1;
L_0x2780e00 .reduce/nor v0x277afc0_0;
L_0x2781450 .part v0x277b2f0_0, 5, 1;
LS_0x27816f0_0_0 .concat8 [ 1 1 1 1], L_0x27517d0, L_0x27803c0, L_0x2780040, L_0x2780900;
LS_0x27816f0_0_4 .concat8 [ 1 1 1 1], L_0x2780aa0, L_0x2780c70, L_0x2780ea0, L_0x2781300;
LS_0x27816f0_0_8 .concat8 [ 1 1 0 0], L_0x27815b0, L_0x2781c70;
L_0x27816f0 .concat8 [ 4 4 2 0], LS_0x27816f0_0_0, LS_0x27816f0_0_4, LS_0x27816f0_0_8;
L_0x2781a60 .reduce/nor v0x277afc0_0;
L_0x2781bd0 .part v0x277b2f0_0, 6, 1;
S_0x2779d10 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x271ebc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x277ad40_0 .net "clk", 0 0, v0x277e670_0;  1 drivers
v0x277ae20_0 .var/2s "errored1", 31 0;
v0x277af00_0 .var/2s "errored2", 31 0;
v0x277afc0_0 .var "in", 0 0;
v0x277b060_0 .net "next_state_dut", 9 0, L_0x2784050;  alias, 1 drivers
v0x277b170_0 .net "next_state_ref", 9 0, L_0x27816f0;  alias, 1 drivers
v0x277b230_0 .var/2s "onehot_error", 31 0;
v0x277b2f0_0 .var "state", 9 0;
v0x277b3b0_0 .var "state_error", 9 0;
v0x277b470_0 .net "tb_match", 0 0, L_0x2785130;  alias, 1 drivers
v0x277b530_0 .var "wavedrom_enable", 0 0;
v0x277b5f0_0 .var "wavedrom_title", 511 0;
E_0x271a5f0 .event negedge, v0x277ad40_0;
E_0x271a840 .event posedge, v0x277ad40_0;
S_0x2779f50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x2779d10;
 .timescale -12 -12;
v0x277a190_0 .var/2s "i", 31 0;
E_0x2719ec0/0 .event negedge, v0x277ad40_0;
E_0x2719ec0/1 .event posedge, v0x277ad40_0;
E_0x2719ec0 .event/or E_0x2719ec0/0, E_0x2719ec0/1;
S_0x277a290 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x2779d10;
 .timescale -12 -12;
v0x277a490_0 .var/2s "i", 31 0;
S_0x277a570 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x2779d10;
 .timescale -12 -12;
v0x277a750_0 .var/2s "i", 31 0;
S_0x277a830 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x2779d10;
 .timescale -12 -12;
v0x277aa10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x277ab10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x2779d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x277b7d0 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x271ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x2782ad0 .functor OR 1, L_0x2784880, L_0x2784a30, C4<0>, C4<0>;
v0x277ba40_0 .net *"_ivl_11", 0 0, L_0x27820f0;  1 drivers
v0x277bb20_0 .net *"_ivl_13", 0 0, L_0x2782190;  1 drivers
v0x277bc00_0 .net *"_ivl_14", 0 0, L_0x2782230;  1 drivers
v0x277bcf0_0 .net *"_ivl_19", 0 0, L_0x27823b0;  1 drivers
v0x277bdd0_0 .net *"_ivl_21", 0 0, L_0x2782450;  1 drivers
v0x277bf00_0 .net *"_ivl_22", 0 0, L_0x2782540;  1 drivers
v0x277bfe0_0 .net *"_ivl_27", 0 0, L_0x2782890;  1 drivers
v0x277c0c0_0 .net *"_ivl_29", 0 0, L_0x2782990;  1 drivers
v0x277c1a0_0 .net *"_ivl_3", 0 0, L_0x2781e70;  1 drivers
v0x277c310_0 .net *"_ivl_30", 0 0, L_0x2782a30;  1 drivers
v0x277c3f0_0 .net *"_ivl_35", 0 0, L_0x2782b90;  1 drivers
v0x277c4d0_0 .net *"_ivl_37", 0 0, L_0x2783040;  1 drivers
v0x277c5b0_0 .net *"_ivl_38", 0 0, L_0x2783160;  1 drivers
v0x277c690_0 .net *"_ivl_43", 0 0, L_0x27832a0;  1 drivers
v0x277c770_0 .net *"_ivl_45", 0 0, L_0x27833d0;  1 drivers
v0x277c850_0 .net *"_ivl_46", 0 0, L_0x2783470;  1 drivers
v0x277c930_0 .net *"_ivl_5", 0 0, L_0x2781f10;  1 drivers
v0x277cb20_0 .net *"_ivl_51", 0 0, L_0x2783650;  1 drivers
v0x277cc00_0 .net *"_ivl_53", 0 0, L_0x27836f0;  1 drivers
v0x277cce0_0 .net *"_ivl_54", 0 0, L_0x2783510;  1 drivers
v0x277cdc0_0 .net *"_ivl_59", 0 0, L_0x27838e0;  1 drivers
v0x277cea0_0 .net *"_ivl_6", 0 0, L_0x2781fb0;  1 drivers
v0x277cf80_0 .net *"_ivl_61", 0 0, L_0x2783a40;  1 drivers
v0x277d060_0 .net *"_ivl_62", 0 0, L_0x2783ae0;  1 drivers
v0x277d140_0 .net *"_ivl_67", 0 0, L_0x2783cf0;  1 drivers
v0x277d220_0 .net *"_ivl_69", 0 0, L_0x2783d90;  1 drivers
v0x277d300_0 .net *"_ivl_70", 0 0, L_0x2783f10;  1 drivers
v0x277d3e0_0 .net *"_ivl_76", 0 0, L_0x27844b0;  1 drivers
v0x277d4c0_0 .net *"_ivl_78", 0 0, L_0x2784550;  1 drivers
v0x277d5a0_0 .net *"_ivl_79", 0 0, L_0x27846f0;  1 drivers
v0x277d680_0 .net *"_ivl_82", 0 0, L_0x2784880;  1 drivers
v0x277d760_0 .net *"_ivl_84", 0 0, L_0x2784a30;  1 drivers
v0x277d840_0 .net "in", 0 0, v0x277afc0_0;  alias, 1 drivers
v0x277daf0_0 .net "next_state", 9 0, L_0x2784050;  alias, 1 drivers
v0x277dbb0_0 .net "out1", 0 0, L_0x2782ad0;  alias, 1 drivers
v0x277dc50_0 .net "out2", 0 0, L_0x2784bc0;  alias, 1 drivers
v0x277dd10_0 .net "state", 9 0, v0x277b2f0_0;  alias, 1 drivers
L_0x2781e70 .part v0x277b2f0_0, 0, 1;
L_0x2781f10 .part v0x277b2f0_0, 0, 1;
L_0x2781fb0 .functor MUXZ 1, L_0x2781f10, L_0x2781e70, v0x277afc0_0, C4<>;
L_0x27820f0 .part v0x277b2f0_0, 2, 1;
L_0x2782190 .part v0x277b2f0_0, 1, 1;
L_0x2782230 .functor MUXZ 1, L_0x2782190, L_0x27820f0, v0x277afc0_0, C4<>;
L_0x27823b0 .part v0x277b2f0_0, 0, 1;
L_0x2782450 .part v0x277b2f0_0, 3, 1;
L_0x2782540 .functor MUXZ 1, L_0x2782450, L_0x27823b0, v0x277afc0_0, C4<>;
L_0x2782890 .part v0x277b2f0_0, 4, 1;
L_0x2782990 .part v0x277b2f0_0, 0, 1;
L_0x2782a30 .functor MUXZ 1, L_0x2782990, L_0x2782890, v0x277afc0_0, C4<>;
L_0x2782b90 .part v0x277b2f0_0, 0, 1;
L_0x2783040 .part v0x277b2f0_0, 5, 1;
L_0x2783160 .functor MUXZ 1, L_0x2783040, L_0x2782b90, v0x277afc0_0, C4<>;
L_0x27832a0 .part v0x277b2f0_0, 7, 1;
L_0x27833d0 .part v0x277b2f0_0, 6, 1;
L_0x2783470 .functor MUXZ 1, L_0x27833d0, L_0x27832a0, v0x277afc0_0, C4<>;
L_0x2783650 .part v0x277b2f0_0, 8, 1;
L_0x27836f0 .part v0x277b2f0_0, 0, 1;
L_0x2783510 .functor MUXZ 1, L_0x27836f0, L_0x2783650, v0x277afc0_0, C4<>;
L_0x27838e0 .part v0x277b2f0_0, 0, 1;
L_0x2783a40 .part v0x277b2f0_0, 7, 1;
L_0x2783ae0 .functor MUXZ 1, L_0x2783a40, L_0x27838e0, v0x277afc0_0, C4<>;
L_0x2783cf0 .part v0x277b2f0_0, 1, 1;
L_0x2783d90 .part v0x277b2f0_0, 0, 1;
L_0x2783f10 .functor MUXZ 1, L_0x2783d90, L_0x2783cf0, v0x277afc0_0, C4<>;
LS_0x2784050_0_0 .concat8 [ 1 1 1 1], L_0x2781fb0, L_0x2782230, L_0x2782540, L_0x2782a30;
LS_0x2784050_0_4 .concat8 [ 1 1 1 1], L_0x2783160, L_0x2783470, L_0x2783510, L_0x2783ae0;
LS_0x2784050_0_8 .concat8 [ 1 1 0 0], L_0x2783f10, L_0x27846f0;
L_0x2784050 .concat8 [ 4 4 2 0], LS_0x2784050_0_0, LS_0x2784050_0_4, LS_0x2784050_0_8;
L_0x27844b0 .part v0x277b2f0_0, 1, 1;
L_0x2784550 .part v0x277b2f0_0, 0, 1;
L_0x27846f0 .functor MUXZ 1, L_0x2784550, L_0x27844b0, v0x277afc0_0, C4<>;
L_0x2784880 .part v0x277b2f0_0, 8, 1;
L_0x2784a30 .part v0x277b2f0_0, 9, 1;
L_0x2784bc0 .part v0x277b2f0_0, 7, 1;
S_0x277dec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x271ebc0;
 .timescale -12 -12;
E_0x2701a20 .event anyedge, v0x277ed50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x277ed50_0;
    %nor/r;
    %assign/vec4 v0x277ed50_0, 0;
    %wait E_0x2701a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2779d10;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277ae20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277af00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277b230_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x277b3b0_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x2779d10;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x271a840;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x2719ec0;
    %load/vec4 v0x277b3b0_0;
    %load/vec4 v0x277b170_0;
    %load/vec4 v0x277b060_0;
    %xor;
    %or;
    %assign/vec4 v0x277b3b0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x2779d10;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x277b2f0_0, 0;
    %wait E_0x271a5f0;
    %fork t_1, S_0x2779f50;
    %jmp t_0;
    .scope S_0x2779f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277a190_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x277a190_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2719ec0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x277a190_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x277b2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x277afc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277a190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277a190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2779d10;
t_0 %join;
    %fork t_3, S_0x277a290;
    %jmp t_2;
    .scope S_0x277a290;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277a490_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x277a490_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x2719ec0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x277a490_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x277b2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x277afc0_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277a490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277a490_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x2779d10;
t_2 %join;
    %wait E_0x271a5f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x277ab10;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2719ec0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x277b2f0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x277afc0_0, 0;
    %load/vec4 v0x277b470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277b230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277b230_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277ae20_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2719ec0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x277b2f0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x277afc0_0, 0;
    %load/vec4 v0x277b470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277ae20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277ae20_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x277b230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x277ae20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277af00_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2719ec0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x277b2f0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x277afc0_0, 0;
    %load/vec4 v0x277b470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277af00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277af00_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x277b230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x277af00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x277b230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x277ae20_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x277af00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x277a570;
    %jmp t_4;
    .scope S_0x277a570;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x277a750_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x277a750_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x277b3b0_0;
    %load/vec4 v0x277a750_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x277a750_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277a750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x277a750_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x2779d10;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x271ebc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x277ed50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x271ebc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x277e670_0;
    %inv;
    %store/vec4 v0x277e670_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x271ebc0;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x277ad40_0, v0x277eec0_0, v0x277e710_0, v0x277ec10_0, v0x277e850_0, v0x277e7b0_0, v0x277ea00_0, v0x277e960_0, v0x277eb40_0, v0x277eaa0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x271ebc0;
T_9 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x271ebc0;
T_10 ;
    %wait E_0x2719ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277ecb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
    %load/vec4 v0x277edf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x277ecb0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x277e850_0;
    %load/vec4 v0x277e850_0;
    %load/vec4 v0x277e7b0_0;
    %xor;
    %load/vec4 v0x277e850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x277ea00_0;
    %load/vec4 v0x277ea00_0;
    %load/vec4 v0x277e960_0;
    %xor;
    %load/vec4 v0x277ea00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x277eb40_0;
    %load/vec4 v0x277eb40_0;
    %load/vec4 v0x277eaa0_0;
    %xor;
    %load/vec4 v0x277eb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x277ecb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x277ecb0_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/fsm_onehot/iter2/response4/top_module.sv";
