$date
	Mon Apr 15 15:52:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var reg 1 # q $end
$upscope $end
$scope module tb_t_flip_flop $end
$var wire 1 $ q $end
$var reg 1 % clk $end
$var reg 1 & t $end
$scope module t_ff $end
$var wire 1 % clk $end
$var wire 1 $ q $end
$var wire 1 & t $end
$var reg 1 ' q_d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
x#
z"
z!
$end
#5
1%
#10
0%
1&
#15
1$
1'
1%
#20
0%
0&
#25
1%
#30
0%
1&
#35
0$
0'
1%
#40
0%
