/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  reg [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  reg [30:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  reg [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~in_data[22];
  assign celloutsig_0_48z = ~celloutsig_0_10z[6];
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = ~in_data[142];
  assign celloutsig_1_2z = ~celloutsig_1_1z[0];
  assign celloutsig_0_8z = ~celloutsig_0_7z[9];
  assign celloutsig_0_52z = ~((celloutsig_0_12z | celloutsig_0_32z[11]) & celloutsig_0_40z[6]);
  assign celloutsig_0_70z = ~((celloutsig_0_39z[6] | celloutsig_0_52z) & celloutsig_0_16z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_5z = ~((in_data[182] | celloutsig_1_2z) & celloutsig_1_4z[0]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z[3] | celloutsig_1_7z) & celloutsig_1_1z[2]);
  assign celloutsig_1_18z = ~((celloutsig_1_16z[4] | celloutsig_1_11z[4]) & celloutsig_1_9z);
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_12z) & celloutsig_0_4z);
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_0_27z = ~((celloutsig_0_4z | celloutsig_0_0z) & celloutsig_0_7z[2]);
  assign celloutsig_0_12z = celloutsig_0_10z[2] ^ celloutsig_0_8z;
  assign celloutsig_0_1z = in_data[50] ^ in_data[88];
  assign celloutsig_0_14z = celloutsig_0_3z ^ celloutsig_0_8z;
  assign celloutsig_0_33z = ~(celloutsig_0_13z ^ celloutsig_0_14z);
  assign celloutsig_0_71z = ~(celloutsig_0_39z[11] ^ celloutsig_0_48z);
  assign celloutsig_1_8z = ~(in_data[107] ^ celloutsig_1_5z);
  assign celloutsig_0_0z = in_data[21:18] >= in_data[11:8];
  assign celloutsig_0_3z = { in_data[85:55], celloutsig_0_1z, celloutsig_0_1z } >= { in_data[58:27], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } >= in_data[147:136];
  assign celloutsig_0_35z = celloutsig_0_7z[10:7] >= { celloutsig_0_7z[5:4], celloutsig_0_6z[12], celloutsig_0_7z[2] };
  assign celloutsig_1_19z = { in_data[99], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_13z } >= { in_data[119:99], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[68:59], celloutsig_0_13z, celloutsig_0_10z } >= { celloutsig_0_7z[7:5], celloutsig_0_7z[11:4], celloutsig_0_6z[12], celloutsig_0_7z[2:1], celloutsig_0_1z, celloutsig_0_8z, 1'h1, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_7z[8:6] >= { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_8z } >= celloutsig_0_6z[27:17];
  assign celloutsig_1_1z = { in_data[115:114], celloutsig_1_0z } % { 1'h1, in_data[147:146] };
  assign celloutsig_1_4z = { in_data[164:162], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[121:114], in_data[96] };
  assign celloutsig_0_39z = in_data[52:36] ~^ { in_data[86:73], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_33z };
  assign celloutsig_0_40z = { celloutsig_0_39z[11:4], celloutsig_0_21z } ~^ { celloutsig_0_6z[28:21], celloutsig_0_12z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } ~^ { celloutsig_1_4z[5:4], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_6z[3:1] ~^ { celloutsig_1_1z[2], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z } ~^ celloutsig_1_11z[7:1];
  assign celloutsig_1_16z = celloutsig_1_11z[5:0] ~^ { celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[36:30] ~^ in_data[35:29];
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_13z } ~^ { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_32z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_32z = { celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_22z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 31'h00000000;
    else if (celloutsig_1_19z) celloutsig_0_6z = { in_data[78:60], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, 1'h1, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, 1'h1 };
  always_latch
    if (clkin_data[128]) celloutsig_1_11z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_4z[6:0], celloutsig_1_7z, celloutsig_1_7z };
  assign { celloutsig_0_7z[11:4], celloutsig_0_7z[2:1] } = { celloutsig_0_6z[20:13], celloutsig_0_6z[11:10] } ~^ { in_data[35:32], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = ~celloutsig_0_35z;
  assign { celloutsig_0_7z[3], celloutsig_0_7z[0] } = { celloutsig_0_6z[12], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
