
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120599                       # Number of seconds simulated
sim_ticks                                120598703715                       # Number of ticks simulated
final_tick                               1178457525028                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51358                       # Simulator instruction rate (inst/s)
host_op_rate                                    64816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1401014                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914300                       # Number of bytes of host memory used
host_seconds                                 86079.58                       # Real time elapsed on the host
sim_insts                                  4420852243                       # Number of instructions simulated
sim_ops                                    5579327787                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3560192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3953792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1811968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1349120                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10681856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2649856                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2649856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27814                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30889                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10540                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 83452                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20702                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20702                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29520981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32784697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15024772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11186853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88573556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21972508                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21972508                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21972508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29520981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32784697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15024772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11186853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110546064                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144776356                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180749                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089084                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933933                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9366297                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669949                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87563                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128060367                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180749                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107622                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264085                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5617107                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141624510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114429153     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785061      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365623      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381610      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266148      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1123644      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778554      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978439      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516278      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141624510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160114                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884539                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103335544                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7041049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845845                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110267                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291796                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732646                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6465                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154461584                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291796                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103851567                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4359289                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1510221                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429926                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181703                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153006486                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1583                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402287                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30607                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214072373                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713162237                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713162237                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45813148                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33756                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17734                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803518                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688925                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149139595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33756                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139205966                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109274                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25208565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57134707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141624510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982923                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581962                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84233959     59.48%     59.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23735157     16.76%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11964332      8.45%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7803962      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6898917      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705323      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067791      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119322      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95747      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141624510                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976767     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156580     11.99%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172106     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114973982     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012393      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361039     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842530      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139205966                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961524                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305453                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421451169                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174382596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135090658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140511419                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200879                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1026                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157489                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291796                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3652564                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       253270                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149173351                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1169148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186508                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899159                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17734                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        202656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235491                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136831907                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111404                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374059                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952227                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294697                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840823                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945126                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135096469                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135090658                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81522632                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221159675                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933099                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368614                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26759425                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958829                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137332714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891426                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88235358     64.25%     64.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22504284     16.39%     80.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810280      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816631      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764208      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535245      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561725      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096092      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008891      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137332714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008891                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283505164                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302654719                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3151846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447764                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447764                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690721                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690721                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618322791                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186408500                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145830064                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144776356                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23793858                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19281135                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2063704                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9614184                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9135867                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2544567                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91681                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103784965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130972155                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23793858                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11680434                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28616374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6697244                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3271289                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12112206                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1665732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140260538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111644164     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2691946      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2052775      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5041970      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1132061      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1627569      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1233142      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          773141      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14063770     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140260538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904652                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102558711                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4867082                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28175887                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113652                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4545197                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4107260                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42717                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158001131                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80101                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4545197                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103426421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1365968                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2019688                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27411183                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1492073                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156386150                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        25024                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271759                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       610454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       170860                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219727068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728393167                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728393167                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173436076                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46290992                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37895                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21093                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5066406                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15087867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7362987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126178                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635038                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153614849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37873                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142702773                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191174                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28002814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60674178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140260538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017412                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80498542     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25103284     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11741719      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8605531      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7650713      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3036068      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3007313      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       466556      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150812      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140260538                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573499     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115645     13.88%     82.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144319     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119774240     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2145152      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16799      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13474364      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7292218      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142702773                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985677                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             833463                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426690721                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181655965                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139115642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143536236                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       352382                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3673647                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1056                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224490                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4545197                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         798772                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92173                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153652722                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15087867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7362987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21073                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1123585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175653                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2299238                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140133490                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12949179                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2569283                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20239667                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19905865                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7290488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.967931                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139297861                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139115642                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83442001                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231141355                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960900                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361000                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101604996                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124780503                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28873302                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2066348                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135715341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919428                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84546758     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23935308     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10549101      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5530484      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4405596      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1586419      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1343369      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005600      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2812706      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135715341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101604996                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124780503                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18552717                       # Number of memory references committed
system.switch_cpus1.commit.loads             11414220                       # Number of loads committed
system.switch_cpus1.commit.membars              16800                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17928567                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112431688                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2540291                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2812706                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286556440                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311853022                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4515818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101604996                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124780503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101604996                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.424894                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.424894                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.701807                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.701807                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631898799                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193781491                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147810626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33600                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144776356                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24059535                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19510468                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2055666                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9690658                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9248050                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2586162                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95074                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105022584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131560001                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24059535                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11834212                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28942376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6692682                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3305532                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12267886                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1612435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141881306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.134781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.539399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112938930     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2031962      1.43%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3729092      2.63%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3381649      2.38%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2154869      1.52%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1764997      1.24%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1023143      0.72%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1067517      0.75%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13789147      9.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141881306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166184                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908712                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103960717                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4698121                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28569452                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48080                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4604930                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4160674                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5888                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159132522                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        46559                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4604930                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104803696                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1083299                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2425881                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27755282                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1208212                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157357782                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        227604                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       522451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222585439                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    732719790                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    732719790                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176196901                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46388530                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34700                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17351                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4348803                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14910735                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7404950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85213                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1659415                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154379530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143467068                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161207                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27079392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59391890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141881306                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.011177                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.558812                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81793716     57.65%     57.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24721433     17.42%     75.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13008407      9.17%     84.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7517668      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8317754      5.86%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3086765      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2743518      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       526492      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165553      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141881306                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574630     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118032     14.15%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141430     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120810553     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2030005      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17349      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13242438      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7366723      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143467068                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.990956                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             834092                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429810741                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181493835                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140311128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144301160                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278379                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3424495                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       128494                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4604930                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         704284                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106472                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154414231                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14910735                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7404950                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17351                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         92101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1143342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2293301                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141100413                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12720036                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2366655                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20086388                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20080028                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7366352                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.974610                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140440205                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140311128                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81873049                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229928299                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969158                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356081                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102616654                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126350943                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28063743                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2075808                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137276376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.691830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85301022     62.14%     62.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24076933     17.54%     79.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11961601      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4068869      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5009337      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1755714      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1236311      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1022295      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2844294      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137276376                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102616654                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126350943                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18762696                       # Number of memory references committed
system.switch_cpus2.commit.loads             11486240                       # Number of loads committed
system.switch_cpus2.commit.membars              17350                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18237351                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113832514                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2605960                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2844294                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288846768                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313434472                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2895050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102616654                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126350943                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102616654                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410847                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410847                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708794                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708794                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635308466                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196400640                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148336271                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34700                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144776356                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24223658                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19845418                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2054770                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9834275                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9567940                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2479084                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94078                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107459770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130013932                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24223658                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12047024                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28170404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6157858                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4332936                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12573108                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1605970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    144048515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.104594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.529721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115878111     80.44%     80.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2271771      1.58%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3859638      2.68%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2244733      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1758769      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1551655      1.08%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          948745      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2376745      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13158348      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    144048515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167318                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.898033                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106782421                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5532409                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27575311                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73242                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4085126                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3971120                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156743033                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4085126                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107322357                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         613038                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3998645                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27091225                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       938119                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155677258                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95628                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       541148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219777614                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    724267797                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    724267797                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175881752                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43895862                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34998                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17526                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2730301                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14475779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7388980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71556                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1683578                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150558004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141293251                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        90827                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22473037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49921222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    144048515                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.980873                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.544717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86399522     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22122985     15.36%     75.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11911426      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8857677      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8633665      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3189980      2.21%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2425819      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       324619      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182822      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    144048515                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125178     27.92%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     27.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168063     37.48%     65.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155140     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119258999     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1913005      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17472      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12740120      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7363655      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141293251                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.975941                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             448381                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    427174225                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    173066280                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138278940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141741632                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       289310                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3047217                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       121516                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4085126                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         411178                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54783                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150593002                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       785258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14475779                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7388980                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17526                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1178728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1095279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2274007                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139093534                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12420252                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2199717                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19783710                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19682902                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7363458                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.960748                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138279002                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138278940                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81759821                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226508764                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.955121                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102262313                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126052717                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24540535                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2072017                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139963389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.900612                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.710896                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88983320     63.58%     63.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24572035     17.56%     81.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9608116      6.86%     88.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5053157      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4301974      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2068467      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       973598      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1508616      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2894106      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139963389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102262313                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126052717                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18696026                       # Number of memory references committed
system.switch_cpus3.commit.loads             11428562                       # Number of loads committed
system.switch_cpus3.commit.membars              17472                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18288874                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113479923                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2607124                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2894106                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287662535                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305273303                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 727841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102262313                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126052717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102262313                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.415735                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.415735                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706347                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706347                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625483830                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193067169                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146305664                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34944                       # number of misc regfile writes
system.l2.replacements                          83484                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           798222                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91676                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.706990                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.897612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.761104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2292.381953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.817745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2101.954686                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.799148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1239.938009                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.957771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    948.492873                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            587.145983                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            407.461120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            308.149749                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            285.242247                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.279832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000100                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.256586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.151360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.115783                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.071673                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.049739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.037616                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.034820                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        70458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25797                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        23134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  162804                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38222                       # number of Writeback hits
system.l2.Writeback_hits::total                 38222                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        70458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        23134                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162804                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        70458                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43415                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25797                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        23134                       # number of overall hits
system.l2.overall_hits::total                  162804                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27814                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        30889                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14156                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10540                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 83452                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27814                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        30889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10540                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83452                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27814                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        30889                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14156                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10540                       # number of overall misses
system.l2.overall_misses::total                 83452                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1608004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5733805754                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2023574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6225713233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2495278                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2890611679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2760432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2211737381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17070755335                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1608004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5733805754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2023574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6225713233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2495278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2890611679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2760432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2211737381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17070755335                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1608004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5733805754                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2023574                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6225713233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2495278                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2890611679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2760432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2211737381                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17070755335                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        98272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              246256                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38222                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38222                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        98272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74304                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33674                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               246256                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        98272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74304                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33674                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              246256                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.283031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.415711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.354316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.313001                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.338883                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.283031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.415711                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.354316                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.313001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338883                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.283031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.415711                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.354316                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.313001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338883                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 160800.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206148.189904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155659.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201551.142251                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 178234.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 204196.925615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       172527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 209842.256262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204557.773750                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 160800.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206148.189904                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155659.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201551.142251                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 178234.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 204196.925615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       172527                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 209842.256262                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204557.773750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 160800.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206148.189904                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155659.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201551.142251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 178234.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 204196.925615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       172527                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 209842.256262                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204557.773750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20702                       # number of writebacks
system.l2.writebacks::total                     20702                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27814                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        30889                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            83452                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        30889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        30889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83452                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1025358                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4114830902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1267539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4426202949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1680388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2066102270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1829973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1597763162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12210702541                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1025358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4114830902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1267539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4426202949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1680388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2066102270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1829973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1597763162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12210702541                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1025358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4114830902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1267539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4426202949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1680388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2066102270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1829973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1597763162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12210702541                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.283031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.415711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.354316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.313001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.338883                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.283031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.415711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.354316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.313001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338883                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.283031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.415711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.354316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.313001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338883                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102535.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147940.997411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        97503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143293.824630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 120027.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145952.406753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 114373.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151590.432827                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146320.070711                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102535.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147940.997411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        97503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 143293.824630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 120027.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 145952.406753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 114373.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 151590.432827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146320.070711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102535.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147940.997411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        97503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 143293.824630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 120027.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 145952.406753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 114373.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 151590.432827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146320.070711                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.600049                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840209.394545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.600049                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880769                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107506                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1796004                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1796004                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1796004                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1796004                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1796004                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1796004                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 179600.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 179600.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 179600.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 179600.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 179600.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 179600.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1691204                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1691204                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1691204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1691204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1691204                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1691204                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169120.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169120.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169120.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169120.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169120.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169120.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98272                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191224879                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98528                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1940.817625                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502026                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497974                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960326                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17294                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18669741                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18669741                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18669741                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18669741                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       405632                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       405632                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       405742                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        405742                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       405742                       # number of overall misses
system.cpu0.dcache.overall_misses::total       405742                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45567852790                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45567852790                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10750228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10750228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45578603018                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45578603018                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45578603018                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45578603018                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365958                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075483                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075483                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075483                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035688                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035688                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021270                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021270                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021270                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112337.914144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112337.914144                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97729.345455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97729.345455                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112333.953640                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112333.953640                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112333.953640                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112333.953640                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12704                       # number of writebacks
system.cpu0.dcache.writebacks::total            12704                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       307360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       307360                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       307470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       307470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       307470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       307470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98272                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98272                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98272                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10630932374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10630932374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10630932374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10630932374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10630932374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10630932374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005152                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108178.650826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108178.650826                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108178.650826                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108178.650826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108178.650826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108178.650826                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996234                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017192944                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050792.225806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996234                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12112189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12112189                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12112189                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12112189                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12112189                       # number of overall hits
system.cpu1.icache.overall_hits::total       12112189                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2749990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2749990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2749990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2749990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2749990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2749990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12112206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12112206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12112206                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12112206                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12112206                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12112206                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161764.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161764.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161764.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161764.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161764.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2132937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2132937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2132937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2132937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2132937                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2132937                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164072.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164072.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164072.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164072.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164072.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164072.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74304                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180624561                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74560                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2422.539713                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.740343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.259657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901329                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098671                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9748495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9748495                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7104898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7104898                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20808                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20808                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16800                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16800                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16853393                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16853393                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16853393                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16853393                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178445                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178445                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178445                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178445                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178445                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178445                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23317452022                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23317452022                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23317452022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23317452022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23317452022                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23317452022                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9926940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9926940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7104898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7104898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17031838                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17031838                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17031838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17031838                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017976                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017976                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010477                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 130670.245857                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 130670.245857                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 130670.245857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130670.245857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 130670.245857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130670.245857                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9107                       # number of writebacks
system.cpu1.dcache.writebacks::total             9107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104141                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104141                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104141                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104141                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74304                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74304                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74304                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9336331846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9336331846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9336331846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9336331846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9336331846                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9336331846                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125650.460890                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125650.460890                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 125650.460890                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 125650.460890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 125650.460890                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 125650.460890                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996698                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015227743                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192716.507559                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996698                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12267869                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12267869                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12267869                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12267869                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12267869                       # number of overall hits
system.cpu2.icache.overall_hits::total       12267869                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3245211                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3245211                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3245211                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3245211                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3245211                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3245211                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12267886                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12267886                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12267886                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12267886                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12267886                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12267886                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 190894.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 190894.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 190894.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 190894.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 190894.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 190894.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2611478                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2611478                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2611478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2611478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2611478                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2611478                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 186534.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186534.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 186534.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186534.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 186534.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186534.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39953                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168944011                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40209                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4201.646671                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.877907                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.122093                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905773                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094227                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9567219                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9567219                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7242327                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7242327                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17351                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17351                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17350                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17350                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16809546                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16809546                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16809546                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16809546                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120988                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120988                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120988                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120988                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120988                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120988                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16430731276                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16430731276                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16430731276                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16430731276                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16430731276                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16430731276                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9688207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9688207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7242327                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7242327                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16930534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16930534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16930534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16930534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135804.635799                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135804.635799                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135804.635799                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135804.635799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135804.635799                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135804.635799                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8651                       # number of writebacks
system.cpu2.dcache.writebacks::total             8651                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81035                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81035                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81035                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81035                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39953                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39953                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39953                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39953                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4699206650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4699206650                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4699206650                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4699206650                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4699206650                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4699206650                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 117618.367832                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 117618.367832                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 117618.367832                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117618.367832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 117618.367832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117618.367832                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.017441                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018923656                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205462.458874                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.017441                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024066                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738810                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12573091                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12573091                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12573091                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12573091                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12573091                       # number of overall hits
system.cpu3.icache.overall_hits::total       12573091                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3144062                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3144062                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3144062                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3144062                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3144062                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3144062                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12573108                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12573108                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12573108                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12573108                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12573108                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12573108                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 184944.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 184944.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 184944.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 184944.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 184944.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 184944.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2893598                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2893598                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2893598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2893598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2893598                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2893598                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180849.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180849.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180849.875000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180849.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180849.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180849.875000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33674                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163670790                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33930                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4823.778073                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.030633                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.969367                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902463                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097537                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9262593                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9262593                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7232521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7232521                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17502                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17502                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17472                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16495114                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16495114                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16495114                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16495114                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86029                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86029                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86029                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86029                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86029                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86029                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9943407227                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9943407227                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9943407227                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9943407227                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9943407227                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9943407227                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9348622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9348622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7232521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7232521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16581143                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16581143                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16581143                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16581143                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009202                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005188                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005188                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115582.038929                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115582.038929                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115582.038929                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115582.038929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115582.038929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115582.038929                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7760                       # number of writebacks
system.cpu3.dcache.writebacks::total             7760                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52355                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52355                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52355                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52355                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52355                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52355                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33674                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33674                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33674                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33674                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33674                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33674                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3817910683                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3817910683                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3817910683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3817910683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3817910683                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3817910683                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 113378.591287                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113378.591287                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 113378.591287                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113378.591287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 113378.591287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113378.591287                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
