{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733348671941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733348671941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:44:31 2024 " "Processing started: Wed Dec 04 16:44:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733348671941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733348671941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733348671941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733348672180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudRateGenerator-rtl " "Found design unit 1: baudRateGenerator-rtl" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672603 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux81-structural " "Found design unit 1: nbitmux81-structural" {  } { { "nbitmux81.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux81.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672609 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux81 " "Found entity 1: nbitmux81" {  } { { "nbitmux81.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-structural " "Found design unit 1: mux81-structural" {  } { { "mux81.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux81.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "mux81.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receivertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receivertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiverTopLevel-rtl " "Found design unit 1: receiverTopLevel-rtl" {  } { { "receiverTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverTopLevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672618 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiverTopLevel " "Found entity 1: receiverTopLevel" {  } { { "receiverTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiverfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiverfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiverFSM-rtl " "Found design unit 1: receiverFSM-rtl" {  } { { "receiverFSM.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverFSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672623 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiverFSM " "Found entity 1: receiverFSM" {  } { { "receiverFSM.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/receiverFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbittargetincrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbittargetincrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitTargetIncrementer-rtl " "Found design unit 1: nBitTargetIncrementer-rtl" {  } { { "nBitTargetIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitTargetIncrementer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672628 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitTargetIncrementer " "Found entity 1: nBitTargetIncrementer" {  } { { "nBitTargetIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitTargetIncrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdrflatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rdrflatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rdrfLatch-rtl " "Found design unit 1: rdrfLatch-rtl" {  } { { "rdrfLatch.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/rdrfLatch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672633 ""} { "Info" "ISGN_ENTITY_NAME" "1 rdrfLatch " "Found entity 1: rdrfLatch" {  } { { "rdrfLatch.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/rdrfLatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmittertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmittertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitterTopLevel-rtl " "Found design unit 1: transmitterTopLevel-rtl" {  } { { "transmitterTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterTopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672637 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitterTopLevel " "Found entity 1: transmitterTopLevel" {  } { { "transmitterTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitterfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitterfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitterFSM-rtl " "Found design unit 1: transmitterFSM-rtl" {  } { { "transmitterFSM.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672641 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitterFSM " "Found entity 1: transmitterFSM" {  } { { "transmitterFSM.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/transmitterFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672644 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdderSubtractor-rtl " "Found design unit 1: oneBitAdderSubtractor-rtl" {  } { { "oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitAdderSubtractor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672648 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdderSubtractor " "Found entity 1: oneBitAdderSubtractor" {  } { { "oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitAdderSubtractor.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbittimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbittimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitTimer-rtl " "Found design unit 1: nBitTimer-rtl" {  } { { "nBitTimer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitTimer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672651 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitTimer " "Found entity 1: nBitTimer" {  } { { "nBitTimer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitTimer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitShiftRegister-rtl " "Found design unit 1: nBitShiftRegister-rtl" {  } { { "nBitShiftRegister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672654 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitShiftRegister " "Found entity 1: nBitShiftRegister" {  } { { "nBitShiftRegister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-rtl " "Found design unit 1: nBitRegister-rtl" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672657 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux41-structural " "Found design unit 1: nbitmux41-structural" {  } { { "nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672661 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux41 " "Found entity 1: nbitmux41" {  } { { "nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux21-structural " "Found design unit 1: nbitmux21-structural" {  } { { "nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672665 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux21 " "Found entity 1: nbitmux21" {  } { { "nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitincrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitincrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitIncrementer-rtl " "Found design unit 1: nBitIncrementer-rtl" {  } { { "nBitIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672669 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitIncrementer " "Found entity 1: nBitIncrementer" {  } { { "nBitIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcomparator-rtl " "Found design unit 1: nbitcomparator-rtl" {  } { { "nbitcomparator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672672 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcomparator " "Found entity 1: nbitcomparator" {  } { { "nbitcomparator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdderSubtractor-rtl " "Found design unit 1: nBitAdderSubtractor-rtl" {  } { { "nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitAdderSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672675 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdderSubtractor " "Found entity 1: nBitAdderSubtractor" {  } { { "nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672675 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1733348672678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-structural " "Found design unit 1: mux41-structural" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-structural " "Found design unit 1: mux21-structural" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmTopLevel-rtl " "Found design unit 1: fsmTopLevel-rtl" {  } { { "fsmTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/fsmTopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672685 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmTopLevel " "Found entity 1: fsmTopLevel" {  } { { "fsmTopLevel.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/fsmTopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmController-structural " "Found design unit 1: fsmController-structural" {  } { { "fsmController.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/fsmController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672688 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmController " "Found entity 1: fsmController" {  } { { "fsmController.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/fsmController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672691 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightbitshiftregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/eightbitshiftregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672694 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightbitshiftregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/eightbitshiftregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "eightbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/eightbitregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672697 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/eightbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672700 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/bcd_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672703 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/bcd_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733348672703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733348672703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baudRateGenerator " "Elaborating entity \"baudRateGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733348672757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitIncrementer nBitIncrementer:count1 " "Elaborating entity \"nBitIncrementer\" for hierarchy \"nBitIncrementer:count1\"" {  } { { "baudRateGenerator.vhd" "count1" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor nBitIncrementer:count1\|nBitAdderSubtractor:adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"nBitIncrementer:count1\|nBitAdderSubtractor:adder\"" {  } { { "nBitIncrementer.vhd" "adder" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdderSubtractor nBitIncrementer:count1\|nBitAdderSubtractor:adder\|oneBitAdderSubtractor:add_0 " "Elaborating entity \"oneBitAdderSubtractor\" for hierarchy \"nBitIncrementer:count1\|nBitAdderSubtractor:adder\|oneBitAdderSubtractor:add_0\"" {  } { { "nBitAdderSubtractor.vhd" "add_0" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitAdderSubtractor.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister nBitIncrementer:count1\|nBitRegister:reg " "Elaborating entity \"nBitRegister\" for hierarchy \"nBitIncrementer:count1\|nBitRegister:reg\"" {  } { { "nBitIncrementer.vhd" "reg" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733348672788 "|transmitterTopLevel|nBitRegister:TDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b " "Elaborating entity \"enARdFF_2\" for hierarchy \"nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\"" {  } { { "nbitregister.vhd" "\\reg_n_bits:0:b" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcomparator nbitcomparator:comp41 " "Elaborating entity \"nbitcomparator\" for hierarchy \"nbitcomparator:comp41\"" {  } { { "baudRateGenerator.vhd" "comp41" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator nbitcomparator:comp41\|oneBitComparator:comparatorMSB " "Elaborating entity \"oneBitComparator\" for hierarchy \"nbitcomparator:comp41\|oneBitComparator:comparatorMSB\"" {  } { { "nbitcomparator.vhd" "comparatorMSB" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitcomparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81 mux81:baudMux " "Elaborating entity \"mux81\" for hierarchy \"mux81:baudMux\"" {  } { { "baudRateGenerator.vhd" "baudMux" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux81:baudMux\|mux41:mux1 " "Elaborating entity \"mux41\" for hierarchy \"mux81:baudMux\|mux41:mux1\"" {  } { { "mux81.vhd" "mux1" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux81.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux81:baudMux\|mux41:mux1\|mux21:mux1 " "Elaborating entity \"mux21\" for hierarchy \"mux81:baudMux\|mux41:mux1\|mux21:mux1\"" {  } { { "mux41.vhd" "mux1" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux41.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitIncrementer nBitIncrementer:count3 " "Elaborating entity \"nBitIncrementer\" for hierarchy \"nBitIncrementer:count3\"" {  } { { "baudRateGenerator.vhd" "count3" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor nBitIncrementer:count3\|nBitAdderSubtractor:adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"nBitIncrementer:count3\|nBitAdderSubtractor:adder\"" {  } { { "nBitIncrementer.vhd" "adder" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister nBitIncrementer:count3\|nBitRegister:reg " "Elaborating entity \"nBitRegister\" for hierarchy \"nBitIncrementer:count3\|nBitRegister:reg\"" {  } { { "nBitIncrementer.vhd" "reg" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nBitIncrementer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733348672867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733348672869 "|transmitterTopLevel|nBitTimer:fourBitInc|nBitIncrementer:incrementer|nBitRegister:reg"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux81:baudMux\|mux21:muxfinal\|y~synth " "Found clock multiplexer mux81:baudMux\|mux21:muxfinal\|y~synth" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733348673103 "|baudRateGenerator|mux81:baudMux|mux21:muxfinal|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux81:baudMux\|mux41:mux2\|mux21:muxfinal\|y~synth " "Found clock multiplexer mux81:baudMux\|mux41:mux2\|mux21:muxfinal\|y~synth" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733348673103 "|baudRateGenerator|mux81:baudMux|mux41:mux2|mux21:muxfinal|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux81:baudMux\|mux41:mux1\|mux21:muxfinal\|y~synth " "Found clock multiplexer mux81:baudMux\|mux41:mux1\|mux21:muxfinal\|y~synth" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733348673103 "|baudRateGenerator|mux81:baudMux|mux41:mux1|mux21:muxfinal|y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1733348673103 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nbitcomparator:comp41\|oneBitComparator:\\comparatorLoop:0:comparator_n\|o_GT~synth " "Found clock multiplexer nbitcomparator:comp41\|oneBitComparator:\\comparatorLoop:0:comparator_n\|o_GT~synth" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/oneBitComparator.vhd" 35 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733348673132 "|baudRateGenerator|nbitcomparator:comp41|oneBitComparator:comparatorLoop:0:comparator_n|o_GT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1733348673132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733348673370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733348673615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733348673615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733348673638 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733348673638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733348673638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733348673638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733348673657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:44:33 2024 " "Processing ended: Wed Dec 04 16:44:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733348673657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733348673657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733348673657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733348673657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733348674537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733348674537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:44:34 2024 " "Processing started: Wed Dec 04 16:44:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733348674537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733348674537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733348674537 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733348674606 ""}
{ "Info" "0" "" "Project  = CEG3155_PROJECT" {  } {  } 0 0 "Project  = CEG3155_PROJECT" 0 0 "Fitter" 0 0 1733348674606 ""}
{ "Info" "0" "" "Revision = CEG3155_PROJECT" {  } {  } 0 0 "Revision = CEG3155_PROJECT" 0 0 "Fitter" 0 0 1733348674606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733348674643 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3155_PROJECT EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CEG3155_PROJECT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733348674647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733348674679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733348674680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733348674680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733348674759 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733348674767 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733348675142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733348675142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733348675144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733348675144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733348675144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733348675144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733348675144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733348675144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733348675145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bclk " "Pin bclk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bclk } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bclkx8 " "Pin bclkx8 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bclkx8 } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bclkx8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baudSel\[0\] " "Pin baudSel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { baudSel[0] } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baudSel\[1\] " "Pin baudSel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { baudSel[1] } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baudSel\[2\] " "Pin baudSel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { baudSel[2] } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baudSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733348675935 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733348675935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'CEG3155_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733348676102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733348676102 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348676103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348676103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datac  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348676103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datac  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348676103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733348676103 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733348676104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733348676104 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733348676104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux81:baudMux\|mux21:muxfinal\|y  " "Automatically promoted node mux81:baudMux\|mux21:muxfinal\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733348676114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bclkx8~output " "Destination node bclkx8~output" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bclkx8~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733348676114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733348676114 ""}  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/mux21.vhd" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux81:baudMux|mux21:muxfinal|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733348676114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733348676114 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count1_reset " "Destination node count1_reset" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count1_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733348676114 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733348676114 ""}  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/arnav/Desktop/CEG3155-PROJECT/baudRateGenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733348676114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733348676310 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733348676311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733348676311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733348676311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733348676311 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733348676312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733348676312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733348676312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733348676318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733348676318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733348676318 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 4 2 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 4 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733348676319 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733348676319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733348676319 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733348676320 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733348676320 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733348676320 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733348676326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733348680091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733348680214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733348680220 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733348681467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733348681467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733348681700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "C:/Users/arnav/Desktop/CEG3155-PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733348683818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733348683818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733348685090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733348685092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733348685092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733348685106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733348685155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733348685387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733348685431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733348685624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733348685828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arnav/Desktop/CEG3155-PROJECT/output_files/CEG3155_PROJECT.fit.smsg " "Generated suppressed messages file C:/Users/arnav/Desktop/CEG3155-PROJECT/output_files/CEG3155_PROJECT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733348686461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5070 " "Peak virtual memory: 5070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733348686656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:44:46 2024 " "Processing ended: Wed Dec 04 16:44:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733348686656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733348686656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733348686656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733348686656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733348687426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733348687426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:44:47 2024 " "Processing started: Wed Dec 04 16:44:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733348687426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733348687426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733348687427 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733348689700 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733348689763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733348690296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:44:50 2024 " "Processing ended: Wed Dec 04 16:44:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733348690296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733348690296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733348690296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733348690296 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733348690901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733348691216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:44:50 2024 " "Processing started: Wed Dec 04 16:44:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733348691216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733348691216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3155_PROJECT -c CEG3155_PROJECT " "Command: quartus_sta CEG3155_PROJECT -c CEG3155_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733348691216 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733348691290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733348691417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733348691417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733348691454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733348691454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155_PROJECT.sdc " "Synopsys Design Constraints File file not found: 'CEG3155_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733348691630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733348691630 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudSel\[0\] baudSel\[0\] " "create_clock -period 1.000 -name baudSel\[0\] baudSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691631 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " "create_clock -period 1.000 -name nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691631 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691631 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691631 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733348691889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733348691889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691890 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733348691890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733348691898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733348691906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733348691906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.200 " "Worst-case setup slack is -1.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200        -7.474 clk  " "   -1.200        -7.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755        -3.494 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "   -0.755        -3.494 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -2.105 baudSel\[0\]  " "   -0.684        -2.105 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348691907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.032 " "Worst-case hold slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.032 clk  " "   -0.032        -0.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 baudSel\[0\]  " "    0.404         0.000 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "    0.440         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348691910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.717 " "Worst-case recovery slack is -2.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717       -21.732 clk  " "   -2.717       -21.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348691913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.878 " "Worst-case removal slack is 0.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878         0.000 clk  " "    0.878         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348691916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clk  " "   -3.000       -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.077 baudSel\[0\]  " "   -3.000       -10.077 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -10.280 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "   -1.285       -10.280 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348691918 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733348691965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733348691979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733348692249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733348692269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733348692273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733348692273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.964 " "Worst-case setup slack is -0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -6.040 clk  " "   -0.964        -6.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606        -2.638 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "   -0.606        -2.638 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -1.533 baudSel\[0\]  " "   -0.527        -1.533 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.090 " "Worst-case hold slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.090 clk  " "   -0.090        -0.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 baudSel\[0\]  " "    0.355         0.000 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "    0.387         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.346 " "Worst-case recovery slack is -2.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346       -18.763 clk  " "   -2.346       -18.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.758 " "Worst-case removal slack is 0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758         0.000 clk  " "    0.758         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clk  " "   -3.000       -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.304 baudSel\[0\]  " "   -3.000        -9.304 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -10.280 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "   -1.285       -10.280 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692290 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733348692352 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout " "Cell: baudMux\|mux1\|muxfinal\|y~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout " "Cell: baudMux\|mux2\|muxfinal\|y~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692438 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1733348692438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733348692439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733348692439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.091 " "Worst-case setup slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.306 clk  " "   -0.091        -0.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 baudSel\[0\]  " "    0.190         0.000 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "    0.206         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.047 " "Worst-case hold slack is -0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047        -0.172 clk  " "   -0.047        -0.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 baudSel\[0\]  " "    0.182         0.000 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "    0.201         0.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.812 " "Worst-case recovery slack is -0.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812        -6.493 clk  " "   -0.812        -6.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.374 " "Worst-case removal slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 clk  " "    0.374         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.680 clk  " "   -3.000       -11.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.965 baudSel\[0\]  " "   -3.000        -8.965 baudSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q  " "   -1.000        -8.000 nBitIncrementer:count1\|nBitRegister:reg\|enARdFF_2:\\reg_n_bits:0:b\|int_q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733348692457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733348692745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733348692745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733348692809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:44:52 2024 " "Processing ended: Wed Dec 04 16:44:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733348692809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733348692809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733348692809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733348692809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733348693609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733348693610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:44:53 2024 " "Processing started: Wed Dec 04 16:44:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733348693610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733348693610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CEG3155_PROJECT -c CEG3155_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733348693610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155_PROJECT.vo C:/Users/arnav/Desktop/CEG3155-PROJECT/simulation/modelsim/ simulation " "Generated file CEG3155_PROJECT.vo in folder \"C:/Users/arnav/Desktop/CEG3155-PROJECT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733348693845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4525 " "Peak virtual memory: 4525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733348693872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 16:44:53 2024 " "Processing ended: Wed Dec 04 16:44:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733348693872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733348693872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733348693872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733348693872 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733348694461 ""}
