
*** Running vivado
    with args -log sr4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sr4.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sr4.tcl -notrace
Command: synth_design -top sr4 -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40484
ERROR: [Synth 8-2715] syntax error near <= [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:31]
ERROR: [Synth 8-2715] syntax error near <= [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:32]
ERROR: [Synth 8-2715] syntax error near <= [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:33]
ERROR: [Synth 8-2715] syntax error near <= [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:34]
ERROR: [Synth 8-993] Q is an unknown type [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:31]
ERROR: [Synth 8-6775] single value range is not allowed in packed dimension [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:31]
ERROR: [Synth 8-993] Q is an unknown type [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:32]
ERROR: [Synth 8-6775] single value range is not allowed in packed dimension [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:32]
ERROR: [Synth 8-993] Q is an unknown type [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:33]
ERROR: [Synth 8-6775] single value range is not allowed in packed dimension [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:33]
ERROR: [Synth 8-993] Q is an unknown type [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:34]
ERROR: [Synth 8-6775] single value range is not allowed in packed dimension [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:34]
INFO: [Synth 8-2350] module sr4 ignored due to previous errors [D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v:23]
Failed to read verilog 'D:/Users/20401/FPGAclass/REinClassProject_1/REinClassProject_1.srcs/sources_1/new/sr4.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 20:08:34 2022...
