INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/BARREL_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BARREL_SHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/BARREL_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BARREL_SHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/BARREL_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BARREL_SHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/test_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_barrel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/BARREL_SHIFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BARREL_SHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/clk_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/up_down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/up_down_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/up_down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity up_down_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/fix_num_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sources_1/new/fib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fib_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fib_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/ece524_hw0/ece524_hw0.srcs/sim_1/new/fib_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fib_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sources_1/new/fix_num_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sources_1/new/fix_num_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fix_num_cycles_tb
WARNING: [VRFC 10-279] actual expression for generic num_cycles cannot reference a signal [/home/carlos/csun/csun_comp_projects/ece524_hw0/ece524_hw0.srcs/sim_1/new/fix_num_cycles_tb.vhd:24]
