
NucleoG474-USB-SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000954c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08009724  08009724  00019724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009944  08009944  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009944  08009944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800994c  0800994c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800994c  0800994c  0001994c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009b8  200001f4  08009b48  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bac  08009b48  00020bac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019176  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003141  00000000  00000000  0003939a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011e8  00000000  00000000  0003c4e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001068  00000000  00000000  0003d6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000279f1  00000000  00000000  0003e730  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001349f  00000000  00000000  00066121  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f0b58  00000000  00000000  000795c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016a118  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a8c  00000000  00000000  0016a194  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200001f4 	.word	0x200001f4
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800970c 	.word	0x0800970c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200001f8 	.word	0x200001f8
 8000214:	0800970c 	.word	0x0800970c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0

  hfdcan1.Instance = FDCAN1;
 800051c:	4b1f      	ldr	r3, [pc, #124]	; (800059c <MX_FDCAN1_Init+0x84>)
 800051e:	4a20      	ldr	r2, [pc, #128]	; (80005a0 <MX_FDCAN1_Init+0x88>)
 8000520:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
 8000522:	4b1e      	ldr	r3, [pc, #120]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000524:	2201      	movs	r2, #1
 8000526:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000528:	4b1c      	ldr	r3, [pc, #112]	; (800059c <MX_FDCAN1_Init+0x84>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800052e:	4b1b      	ldr	r3, [pc, #108]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000530:	2200      	movs	r2, #0
 8000532:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000534:	4b19      	ldr	r3, [pc, #100]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000536:	2200      	movs	r2, #0
 8000538:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800053a:	4b18      	ldr	r3, [pc, #96]	; (800059c <MX_FDCAN1_Init+0x84>)
 800053c:	2200      	movs	r2, #0
 800053e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000540:	4b16      	ldr	r3, [pc, #88]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000542:	2200      	movs	r2, #0
 8000544:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 40;
 8000546:	4b15      	ldr	r3, [pc, #84]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000548:	2228      	movs	r2, #40	; 0x28
 800054a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800054c:	4b13      	ldr	r3, [pc, #76]	; (800059c <MX_FDCAN1_Init+0x84>)
 800054e:	2201      	movs	r2, #1
 8000550:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000552:	4b12      	ldr	r3, [pc, #72]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000554:	220d      	movs	r2, #13
 8000556:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000558:	4b10      	ldr	r3, [pc, #64]	; (800059c <MX_FDCAN1_Init+0x84>)
 800055a:	2202      	movs	r2, #2
 800055c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800055e:	4b0f      	ldr	r3, [pc, #60]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000560:	2201      	movs	r2, #1
 8000562:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000564:	4b0d      	ldr	r3, [pc, #52]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000566:	2201      	movs	r2, #1
 8000568:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800056a:	4b0c      	ldr	r3, [pc, #48]	; (800059c <MX_FDCAN1_Init+0x84>)
 800056c:	2201      	movs	r2, #1
 800056e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000570:	4b0a      	ldr	r3, [pc, #40]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000572:	2201      	movs	r2, #1
 8000574:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000576:	4b09      	ldr	r3, [pc, #36]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000578:	2200      	movs	r2, #0
 800057a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800057c:	4b07      	ldr	r3, [pc, #28]	; (800059c <MX_FDCAN1_Init+0x84>)
 800057e:	2200      	movs	r2, #0
 8000580:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000582:	4b06      	ldr	r3, [pc, #24]	; (800059c <MX_FDCAN1_Init+0x84>)
 8000584:	2200      	movs	r2, #0
 8000586:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000588:	4804      	ldr	r0, [pc, #16]	; (800059c <MX_FDCAN1_Init+0x84>)
 800058a:	f000 feb9 	bl	8001300 <HAL_FDCAN_Init>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000594:	f000 fb50 	bl	8000c38 <Error_Handler>
  }

}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000254 	.word	0x20000254
 80005a0:	40006400 	.word	0x40006400

080005a4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	; 0x28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN1)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a18      	ldr	r2, [pc, #96]	; (8000624 <HAL_FDCAN_MspInit+0x80>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d129      	bne.n	800061a <HAL_FDCAN_MspInit+0x76>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80005c6:	4b18      	ldr	r3, [pc, #96]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005ca:	4a17      	ldr	r2, [pc, #92]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005d0:	6593      	str	r3, [r2, #88]	; 0x58
 80005d2:	4b15      	ldr	r3, [pc, #84]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005de:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e2:	4a11      	ldr	r2, [pc, #68]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ea:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <HAL_FDCAN_MspInit+0x84>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration    
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80005f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80005fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fc:	2302      	movs	r3, #2
 80005fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	2300      	movs	r3, #0
 8000606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000608:	2309      	movs	r3, #9
 800060a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	f107 0314 	add.w	r3, r7, #20
 8000610:	4619      	mov	r1, r3
 8000612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000616:	f001 fbc3 	bl	8001da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800061a:	bf00      	nop
 800061c:	3728      	adds	r7, #40	; 0x28
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40006400 	.word	0x40006400
 8000628:	40021000 	.word	0x40021000

0800062c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	; 0x28
 8000630:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000642:	4b2b      	ldr	r3, [pc, #172]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000646:	4a2a      	ldr	r2, [pc, #168]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000648:	f043 0304 	orr.w	r3, r3, #4
 800064c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800064e:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000652:	f003 0304 	and.w	r3, r3, #4
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800065a:	4b25      	ldr	r3, [pc, #148]	; (80006f0 <MX_GPIO_Init+0xc4>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800065e:	4a24      	ldr	r2, [pc, #144]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000660:	f043 0320 	orr.w	r3, r3, #32
 8000664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000666:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066a:	f003 0320 	and.w	r3, r3, #32
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000676:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800067e:	4b1c      	ldr	r3, [pc, #112]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <MX_GPIO_Init+0xc4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000690:	f043 0302 	orr.w	r3, r3, #2
 8000694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <MX_GPIO_Init+0xc4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069a:	f003 0302 	and.w	r3, r3, #2
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2120      	movs	r1, #32
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006aa:	f001 fcfb 	bl	80020a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_GPIO_Init+0xc8>)
 80006b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	480d      	ldr	r0, [pc, #52]	; (80006f8 <MX_GPIO_Init+0xcc>)
 80006c4:	f001 fb6c 	bl	8001da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006c8:	2320      	movs	r3, #32
 80006ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d4:	2300      	movs	r3, #0
 80006d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	4619      	mov	r1, r3
 80006de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e2:	f001 fb5d 	bl	8001da0 <HAL_GPIO_Init>

}
 80006e6:	bf00      	nop
 80006e8:	3728      	adds	r7, #40	; 0x28
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000
 80006f4:	10110000 	.word	0x10110000
 80006f8:	48000800 	.word	0x48000800

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	f5ad 6d94 	sub.w	sp, sp, #1184	; 0x4a0
 8000702:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000704:	f000 fc59 	bl	8000fba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000708:	f000 f8f2 	bl	80008f0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* Initialize the micro SD Card */
  if(MY_SD_Init(0) != BSP_ERROR_NONE){
 800070c:	2000      	movs	r0, #0
 800070e:	f005 f88f 	bl	8005830 <MY_SD_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <main+0x20>
	  Error_Handler();
 8000718:	f000 fa8e 	bl	8000c38 <Error_Handler>
  }
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071c:	f7ff ff86 	bl	800062c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000720:	f000 fb9a 	bl	8000e58 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8000724:	f000 fa8c 	bl	8000c40 <MX_SPI2_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8000728:	f005 f862 	bl	80057f0 <MX_FATFS_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <main+0x3a>
    Error_Handler();
 8000732:	f000 fa81 	bl	8000c38 <Error_Handler>
  }
  MX_FDCAN1_Init();
 8000736:	f7ff feef 	bl	8000518 <MX_FDCAN1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800073a:	f000 f945 	bl	80009c8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  TxHeader.Identifier = 0x0;
 800073e:	4b63      	ldr	r3, [pc, #396]	; (80008cc <main+0x1d0>)
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_EXTENDED_ID;
 8000744:	4b61      	ldr	r3, [pc, #388]	; (80008cc <main+0x1d0>)
 8000746:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800074a:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800074c:	4b5f      	ldr	r3, [pc, #380]	; (80008cc <main+0x1d0>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000752:	4b5e      	ldr	r3, [pc, #376]	; (80008cc <main+0x1d0>)
 8000754:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000758:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800075a:	4b5c      	ldr	r3, [pc, #368]	; (80008cc <main+0x1d0>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000760:	4b5a      	ldr	r3, [pc, #360]	; (80008cc <main+0x1d0>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000766:	4b59      	ldr	r3, [pc, #356]	; (80008cc <main+0x1d0>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800076c:	4b57      	ldr	r3, [pc, #348]	; (80008cc <main+0x1d0>)
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0;
 8000772:	4b56      	ldr	r3, [pc, #344]	; (80008cc <main+0x1d0>)
 8000774:	2200      	movs	r2, #0
 8000776:	621a      	str	r2, [r3, #32]
    TxData[0] = ubKeyNumber++;
 8000778:	4b55      	ldr	r3, [pc, #340]	; (80008d0 <main+0x1d4>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	1c5a      	adds	r2, r3, #1
 800077e:	b2d1      	uxtb	r1, r2
 8000780:	4a53      	ldr	r2, [pc, #332]	; (80008d0 <main+0x1d4>)
 8000782:	7011      	strb	r1, [r2, #0]
 8000784:	4a53      	ldr	r2, [pc, #332]	; (80008d4 <main+0x1d8>)
 8000786:	7013      	strb	r3, [r2, #0]
    TxData[1] = 0xAD;
 8000788:	4b52      	ldr	r3, [pc, #328]	; (80008d4 <main+0x1d8>)
 800078a:	22ad      	movs	r2, #173	; 0xad
 800078c:	705a      	strb	r2, [r3, #1]
    TxData[2] = 0xDE;
 800078e:	4b51      	ldr	r3, [pc, #324]	; (80008d4 <main+0x1d8>)
 8000790:	22de      	movs	r2, #222	; 0xde
 8000792:	709a      	strb	r2, [r3, #2]
    TxData[3] = 0xAD;
 8000794:	4b4f      	ldr	r3, [pc, #316]	; (80008d4 <main+0x1d8>)
 8000796:	22ad      	movs	r2, #173	; 0xad
 8000798:	70da      	strb	r2, [r3, #3]
    TxData[4] = 0xBE;
 800079a:	4b4e      	ldr	r3, [pc, #312]	; (80008d4 <main+0x1d8>)
 800079c:	22be      	movs	r2, #190	; 0xbe
 800079e:	711a      	strb	r2, [r3, #4]
    TxData[5] = 0xEF;
 80007a0:	4b4c      	ldr	r3, [pc, #304]	; (80008d4 <main+0x1d8>)
 80007a2:	22ef      	movs	r2, #239	; 0xef
 80007a4:	715a      	strb	r2, [r3, #5]
    TxData[6] = 0xFA;
 80007a6:	4b4b      	ldr	r3, [pc, #300]	; (80008d4 <main+0x1d8>)
 80007a8:	22fa      	movs	r2, #250	; 0xfa
 80007aa:	719a      	strb	r2, [r3, #6]
    TxData[7] = 0xCE;
 80007ac:	4b49      	ldr	r3, [pc, #292]	; (80008d4 <main+0x1d8>)
 80007ae:	22ce      	movs	r2, #206	; 0xce
 80007b0:	71da      	strb	r2, [r3, #7]
    uint16_t aug=3456;
 80007b2:	f44f 6358 	mov.w	r3, #3456	; 0xd80
 80007b6:	f8a7 3492 	strh.w	r3, [r7, #1170]	; 0x492
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80007ba:	4847      	ldr	r0, [pc, #284]	; (80008d8 <main+0x1dc>)
 80007bc:	f000 fefa 	bl	80015b4 <HAL_FDCAN_Start>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <main+0xce>
        {
          /* Start Error */
          Error_Handler();
 80007c6:	f000 fa37 	bl	8000c38 <Error_Handler>
        }

      if ( HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80007ca:	2200      	movs	r2, #0
 80007cc:	2101      	movs	r1, #1
 80007ce:	4842      	ldr	r0, [pc, #264]	; (80008d8 <main+0x1dc>)
 80007d0:	f000 fff2 	bl	80017b8 <HAL_FDCAN_ActivateNotification>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <main+0xe2>
        {
          /* Notification Error */
          Error_Handler();
 80007da:	f000 fa2d 	bl	8000c38 <Error_Handler>
	uint8_t workBuffer[_MAX_SS];
	FATFS USERFatFs;    /* File system object for USER logical drive */
	FIL USERFile;       /* File  object for USER */
	char USERPath[4];   /* USER logical drive path */
	FRESULT res; /* FatFs function common result code */
	if(MY_SD_GetCardState(0) == BSP_ERROR_NONE){
 80007de:	2000      	movs	r0, #0
 80007e0:	f005 fa18 	bl	8005c14 <MY_SD_GetCardState>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d16c      	bne.n	80008c4 <main+0x1c8>
		//res = f_mkfs(USERPath, FM_ANY, 0, workBuffer, sizeof(workBuffer));

		if (res != FR_OK){
 80007ea:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <main+0xfa>
			Error_Handler();
 80007f2:	f000 fa21 	bl	8000c38 <Error_Handler>
		}/*
		uint32_t byteswritten, bytesread; /* File write/read counts
		uint8_t wtext[] = "This is STM32 working with FatFs and uSD diskio driver"; /* File write buffer */
		uint8_t rtext[100]; /* File read buffer */
		uint8_t path[] = "current.TXT";
 80007f6:	4a39      	ldr	r2, [pc, #228]	; (80008dc <main+0x1e0>)
 80007f8:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 80007fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80007fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		/* Register the file system object to the FatFs module */
		res = f_mount(&USERFatFs, (TCHAR const*)USERPath, 0);
 8000802:	f207 418c 	addw	r1, r7, #1164	; 0x48c
 8000806:	463b      	mov	r3, r7
 8000808:	2200      	movs	r2, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f008 f84a 	bl	80088a4 <f_mount>
 8000810:	4603      	mov	r3, r0
 8000812:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
		if(res == FR_OK){}
 8000816:	f897 349f 	ldrb.w	r3, [r7, #1183]	; 0x49f
 800081a:	2b00      	cmp	r3, #0
 800081c:	d000      	beq.n	8000820 <main+0x124>
		else while(1);
 800081e:	e7fe      	b.n	800081e <main+0x122>
		/* Create and Open a new text file object with write access */
		for(uint32_t  e=0;e<10;e++){
 8000820:	2300      	movs	r3, #0
 8000822:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
 8000826:	e045      	b.n	80008b4 <main+0x1b8>

		res = f_open(&USERFile, &path, FA_READ );
 8000828:	f507 6190 	add.w	r1, r7, #1152	; 0x480
 800082c:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000830:	2201      	movs	r2, #1
 8000832:	4618      	mov	r0, r3
 8000834:	f008 f87c 	bl	8008930 <f_open>
 8000838:	4603      	mov	r3, r0
 800083a:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f

		f_lseek(&USERFile, indice);
 800083e:	4b28      	ldr	r3, [pc, #160]	; (80008e0 <main+0x1e4>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000846:	4611      	mov	r1, r2
 8000848:	4618      	mov	r0, r3
 800084a:	f008 fc16 	bl	800907a <f_lseek>
		for(uint32_t  i=0;i<1;i++){
 800084e:	2300      	movs	r3, #0
 8000850:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
 8000854:	e01d      	b.n	8000892 <main+0x196>
			BYTE readBuf[30];
			strncpy((char*)readBuf, "1616161616", 10);
 8000856:	f507 638c 	add.w	r3, r7, #1120	; 0x460
 800085a:	4a22      	ldr	r2, [pc, #136]	; (80008e4 <main+0x1e8>)
 800085c:	ca07      	ldmia	r2, {r0, r1, r2}
 800085e:	c303      	stmia	r3!, {r0, r1}
 8000860:	801a      	strh	r2, [r3, #0]
			UINT bytesWrote;
			//res = f_write(&USERFile, readBuf, 10,&bytesWrote);

			res = f_read(&USERFile,readBuff, 34, &br);
 8000862:	f507 700c 	add.w	r0, r7, #560	; 0x230
 8000866:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <main+0x1ec>)
 8000868:	2222      	movs	r2, #34	; 0x22
 800086a:	4920      	ldr	r1, [pc, #128]	; (80008ec <main+0x1f0>)
 800086c:	f008 fa1e 	bl	8008cac <f_read>
 8000870:	4603      	mov	r3, r0
 8000872:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
			indice =indice+ PuntaeSepara(readBuff);
 8000876:	481d      	ldr	r0, [pc, #116]	; (80008ec <main+0x1f0>)
 8000878:	f000 f992 	bl	8000ba0 <PuntaeSepara>
 800087c:	4602      	mov	r2, r0
 800087e:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <main+0x1e4>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4a16      	ldr	r2, [pc, #88]	; (80008e0 <main+0x1e4>)
 8000886:	6013      	str	r3, [r2, #0]
		for(uint32_t  i=0;i<1;i++){
 8000888:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 800088c:	3301      	adds	r3, #1
 800088e:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
 8000892:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8000896:	2b00      	cmp	r3, #0
 8000898:	d0dd      	beq.n	8000856 <main+0x15a>

			}

		res = f_close(&USERFile);
 800089a:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800089e:	4618      	mov	r0, r3
 80008a0:	f008 fbc1 	bl	8009026 <f_close>
 80008a4:	4603      	mov	r3, r0
 80008a6:	f887 349f 	strb.w	r3, [r7, #1183]	; 0x49f
		for(uint32_t  e=0;e<10;e++){
 80008aa:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 80008ae:	3301      	adds	r3, #1
 80008b0:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
 80008b4:	f8d7 3498 	ldr.w	r3, [r7, #1176]	; 0x498
 80008b8:	2b09      	cmp	r3, #9
 80008ba:	d9b5      	bls.n	8000828 <main+0x12c>

		}
		HAL_Delay(50);
 80008bc:	2032      	movs	r0, #50	; 0x32
 80008be:	f000 fbed 	bl	800109c <HAL_Delay>
 80008c2:	e78c      	b.n	80007de <main+0xe2>



	}
	else{
		Error_Handler();
 80008c4:	f000 f9b8 	bl	8000c38 <Error_Handler>
  {
 80008c8:	e789      	b.n	80007de <main+0xe2>
 80008ca:	bf00      	nop
 80008cc:	2000039c 	.word	0x2000039c
 80008d0:	20000210 	.word	0x20000210
 80008d4:	20000388 	.word	0x20000388
 80008d8:	20000254 	.word	0x20000254
 80008dc:	08009730 	.word	0x08009730
 80008e0:	20000214 	.word	0x20000214
 80008e4:	08009724 	.word	0x08009724
 80008e8:	200002f8 	.word	0x200002f8
 80008ec:	200002b8 	.word	0x200002b8

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b0a8      	sub	sp, #160	; 0xa0
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80008fa:	2238      	movs	r2, #56	; 0x38
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f008 fe48 	bl	8009594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000914:	463b      	mov	r3, r7
 8000916:	2254      	movs	r2, #84	; 0x54
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f008 fe3a 	bl	8009594 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000920:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000924:	f001 fbfa 	bl	800211c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000928:	2302      	movs	r3, #2
 800092a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000930:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000932:	2340      	movs	r3, #64	; 0x40
 8000934:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000936:	2302      	movs	r3, #2
 8000938:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800093c:	2302      	movs	r3, #2
 800093e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000942:	2302      	movs	r3, #2
 8000944:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000948:	2320      	movs	r3, #32
 800094a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800094e:	2302      	movs	r3, #2
 8000950:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000954:	2306      	movs	r3, #6
 8000956:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800095a:	2302      	movs	r3, #2
 800095c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000960:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000964:	4618      	mov	r0, r3
 8000966:	f001 fc7d 	bl	8002264 <HAL_RCC_OscConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000970:	f000 f962 	bl	8000c38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000974:	230f      	movs	r3, #15
 8000976:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000978:	2303      	movs	r3, #3
 800097a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097c:	2300      	movs	r3, #0
 800097e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000980:	2300      	movs	r3, #0
 8000982:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000984:	2300      	movs	r3, #0
 8000986:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000988:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800098c:	2106      	movs	r1, #6
 800098e:	4618      	mov	r0, r3
 8000990:	f001 ff80 	bl	8002894 <HAL_RCC_ClockConfig>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800099a:	f000 f94d 	bl	8000c38 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_FDCAN;
 800099e:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80009a2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80009a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80009ac:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ae:	463b      	mov	r3, r7
 80009b0:	4618      	mov	r0, r3
 80009b2:	f002 f98b 	bl	8002ccc <HAL_RCCEx_PeriphCLKConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80009bc:	f000 f93c 	bl	8000c38 <Error_Handler>
  }
}
 80009c0:	bf00      	nop
 80009c2:	37a0      	adds	r7, #160	; 0xa0
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2100      	movs	r1, #0
 80009d0:	2028      	movs	r0, #40	; 0x28
 80009d2:	f000 fc60 	bl	8001296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009d6:	2028      	movs	r0, #40	; 0x28
 80009d8:	f000 fc77 	bl	80012ca <HAL_NVIC_EnableIRQ>
  /* FDCAN1_IT0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80009dc:	2200      	movs	r2, #0
 80009de:	2100      	movs	r1, #0
 80009e0:	2015      	movs	r0, #21
 80009e2:	f000 fc58 	bl	8001296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80009e6:	2015      	movs	r0, #21
 80009e8:	f000 fc6f 	bl	80012ca <HAL_NVIC_EnableIRQ>
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef*hcan, uint32_t RxFifo0ITs)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
	HAL_FDCAN_GetRxMessage(&hfdcan1,FDCAN_RX_FIFO0,&RxHeader,RxData);
 80009fa:	4b3c      	ldr	r3, [pc, #240]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 80009fc:	4a3c      	ldr	r2, [pc, #240]	; (8000af0 <HAL_FDCAN_RxFifo0Callback+0x100>)
 80009fe:	2140      	movs	r1, #64	; 0x40
 8000a00:	483c      	ldr	r0, [pc, #240]	; (8000af4 <HAL_FDCAN_RxFifo0Callback+0x104>)
 8000a02:	f000 fdff 	bl	8001604 <HAL_FDCAN_GetRxMessage>

	if(RxHeader.Identifier<100){
 8000a06:	4b3a      	ldr	r3, [pc, #232]	; (8000af0 <HAL_FDCAN_RxFifo0Callback+0x100>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b63      	cmp	r3, #99	; 0x63
 8000a0c:	d831      	bhi.n	8000a72 <HAL_FDCAN_RxFifo0Callback+0x82>
		Data.ID=(uint8_t)RxHeader.Identifier;
 8000a0e:	4b38      	ldr	r3, [pc, #224]	; (8000af0 <HAL_FDCAN_RxFifo0Callback+0x100>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b38      	ldr	r3, [pc, #224]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a16:	771a      	strb	r2, [r3, #28]
		Data.Timer=RxData[0]+RxData[1]*256+RxData[2]*256*256+RxData[3]*256*256*256;
 8000a18:	4b34      	ldr	r3, [pc, #208]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b33      	ldr	r3, [pc, #204]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a20:	785b      	ldrb	r3, [r3, #1]
 8000a22:	021b      	lsls	r3, r3, #8
 8000a24:	441a      	add	r2, r3
 8000a26:	4b31      	ldr	r3, [pc, #196]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a28:	789b      	ldrb	r3, [r3, #2]
 8000a2a:	041b      	lsls	r3, r3, #16
 8000a2c:	441a      	add	r2, r3
 8000a2e:	4b2f      	ldr	r3, [pc, #188]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a30:	78db      	ldrb	r3, [r3, #3]
 8000a32:	061b      	lsls	r3, r3, #24
 8000a34:	4413      	add	r3, r2
 8000a36:	461a      	mov	r2, r3
 8000a38:	4b2f      	ldr	r3, [pc, #188]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a3a:	619a      	str	r2, [r3, #24]
		Data.Gir_x=RxData[4]+RxData[5]*256;
 8000a3c:	4b2b      	ldr	r3, [pc, #172]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a3e:	791b      	ldrb	r3, [r3, #4]
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	4b2a      	ldr	r3, [pc, #168]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a44:	795b      	ldrb	r3, [r3, #5]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	021b      	lsls	r3, r3, #8
 8000a4a:	b29b      	uxth	r3, r3
 8000a4c:	4413      	add	r3, r2
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	b21a      	sxth	r2, r3
 8000a52:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a54:	80da      	strh	r2, [r3, #6]
		Data.Gir_y=RxData[6]+RxData[7]*256;
 8000a56:	4b25      	ldr	r3, [pc, #148]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a58:	799b      	ldrb	r3, [r3, #6]
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	4b23      	ldr	r3, [pc, #140]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a5e:	79db      	ldrb	r3, [r3, #7]
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	021b      	lsls	r3, r3, #8
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	4413      	add	r3, r2
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	b21a      	sxth	r2, r3
 8000a6c:	4b22      	ldr	r3, [pc, #136]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a6e:	811a      	strh	r2, [r3, #8]
		Data.Acc_y=RxData[2]+RxData[3]*256;
		Data.Acc_z=RxData[4]+RxData[5]*256;
		Data.T_b=RxData[6]+RxData[7]*256;
	}

}
 8000a70:	e038      	b.n	8000ae4 <HAL_FDCAN_RxFifo0Callback+0xf4>
		Data.ID=(uint8_t)RxHeader.Identifier&0x0FFFFFFF;
 8000a72:	4b1f      	ldr	r3, [pc, #124]	; (8000af0 <HAL_FDCAN_RxFifo0Callback+0x100>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b1f      	ldr	r3, [pc, #124]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a7a:	771a      	strb	r2, [r3, #28]
		Data.Acc_x=RxData[0]+RxData[1]*256;
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b29a      	uxth	r2, r3
 8000a82:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a84:	785b      	ldrb	r3, [r3, #1]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	021b      	lsls	r3, r3, #8
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	4413      	add	r3, r2
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	b21a      	sxth	r2, r3
 8000a92:	4b19      	ldr	r3, [pc, #100]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000a94:	801a      	strh	r2, [r3, #0]
		Data.Acc_y=RxData[2]+RxData[3]*256;
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a98:	789b      	ldrb	r3, [r3, #2]
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	4b13      	ldr	r3, [pc, #76]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000a9e:	78db      	ldrb	r3, [r3, #3]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	b29b      	uxth	r3, r3
 8000aa6:	4413      	add	r3, r2
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	b21a      	sxth	r2, r3
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000aae:	805a      	strh	r2, [r3, #2]
		Data.Acc_z=RxData[4]+RxData[5]*256;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000ab2:	791b      	ldrb	r3, [r3, #4]
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000ab8:	795b      	ldrb	r3, [r3, #5]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	4413      	add	r3, r2
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	b21a      	sxth	r2, r3
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000ac8:	809a      	strh	r2, [r3, #4]
		Data.T_b=RxData[6]+RxData[7]*256;
 8000aca:	4b08      	ldr	r3, [pc, #32]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000acc:	799b      	ldrb	r3, [r3, #6]
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_FDCAN_RxFifo0Callback+0xfc>)
 8000ad2:	79db      	ldrb	r3, [r3, #7]
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	021b      	lsls	r3, r3, #8
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	4413      	add	r3, r2
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	b21a      	sxth	r2, r3
 8000ae0:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <HAL_FDCAN_RxFifo0Callback+0x108>)
 8000ae2:	81da      	strh	r2, [r3, #14]
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000394 	.word	0x20000394
 8000af0:	200003c0 	.word	0x200003c0
 8000af4:	20000254 	.word	0x20000254
 8000af8:	20000304 	.word	0x20000304

08000afc <chartotime>:
  //printf("** Success. ** \n\r");
  while(1)
  {
  }
}
uint32_t chartotime(char* buff,uint8_t off, uint8_t leng ){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	70fb      	strb	r3, [r7, #3]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	70bb      	strb	r3, [r7, #2]
	char str[8];
	for(int i=off;i<leng+off;i++){
 8000b0c:	78fb      	ldrb	r3, [r7, #3]
 8000b0e:	617b      	str	r3, [r7, #20]
 8000b10:	e00c      	b.n	8000b2c <chartotime+0x30>
    str[i]=buff[i];
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	4413      	add	r3, r2
 8000b18:	7819      	ldrb	r1, [r3, #0]
 8000b1a:	f107 020c 	add.w	r2, r7, #12
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	4413      	add	r3, r2
 8000b22:	460a      	mov	r2, r1
 8000b24:	701a      	strb	r2, [r3, #0]
	for(int i=off;i<leng+off;i++){
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	78ba      	ldrb	r2, [r7, #2]
 8000b2e:	78fb      	ldrb	r3, [r7, #3]
 8000b30:	4413      	add	r3, r2
 8000b32:	697a      	ldr	r2, [r7, #20]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	dbec      	blt.n	8000b12 <chartotime+0x16>
	}
	return (uint32_t)atoi(str);
 8000b38:	f107 030c 	add.w	r3, r7, #12
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f008 fd00 	bl	8009542 <atoi>
 8000b42:	4603      	mov	r3, r0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3718      	adds	r7, #24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <chartocurr>:
int32_t chartocurr(char* buff,uint8_t off, uint8_t leng ){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	460b      	mov	r3, r1
 8000b56:	70fb      	strb	r3, [r7, #3]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	70bb      	strb	r3, [r7, #2]
	char str[8];
	for(int i=0;i<leng;i++){
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]
 8000b60:	e00f      	b.n	8000b82 <chartocurr+0x36>
    str[i]=buff[i+off];
 8000b62:	78fa      	ldrb	r2, [r7, #3]
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	4413      	add	r3, r2
 8000b68:	461a      	mov	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	7819      	ldrb	r1, [r3, #0]
 8000b70:	f107 020c 	add.w	r2, r7, #12
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	4413      	add	r3, r2
 8000b78:	460a      	mov	r2, r1
 8000b7a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<leng;i++){
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	78bb      	ldrb	r3, [r7, #2]
 8000b84:	697a      	ldr	r2, [r7, #20]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	dbeb      	blt.n	8000b62 <chartocurr+0x16>
	}
	return (int32_t)atoi(str);
 8000b8a:	f107 030c 	add.w	r3, r7, #12
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f008 fcd7 	bl	8009542 <atoi>
 8000b94:	4603      	mov	r3, r0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3718      	adds	r7, #24
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
	...

08000ba0 <PuntaeSepara>:
uint32_t PuntaeSepara(char* buff){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	uint8_t h;
	uint8_t e;
	for(h=0;h<64;h++){
 8000ba8:	2300      	movs	r3, #0
 8000baa:	73fb      	strb	r3, [r7, #15]
 8000bac:	e011      	b.n	8000bd2 <PuntaeSepara+0x32>
		if(readBuff[h]==','){
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	4a1e      	ldr	r2, [pc, #120]	; (8000c2c <PuntaeSepara+0x8c>)
 8000bb2:	5cd3      	ldrb	r3, [r2, r3]
 8000bb4:	2b2c      	cmp	r3, #44	; 0x2c
 8000bb6:	d109      	bne.n	8000bcc <PuntaeSepara+0x2c>
			time=chartotime(readBuff,0,h);
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	481b      	ldr	r0, [pc, #108]	; (8000c2c <PuntaeSepara+0x8c>)
 8000bc0:	f7ff ff9c 	bl	8000afc <chartotime>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <PuntaeSepara+0x90>)
 8000bc8:	601a      	str	r2, [r3, #0]
			break;
 8000bca:	e005      	b.n	8000bd8 <PuntaeSepara+0x38>
	for(h=0;h<64;h++){
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	73fb      	strb	r3, [r7, #15]
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	2b3f      	cmp	r3, #63	; 0x3f
 8000bd6:	d9ea      	bls.n	8000bae <PuntaeSepara+0xe>
		}
	}
	for(e=h;e<64;e++){
 8000bd8:	7bfb      	ldrb	r3, [r7, #15]
 8000bda:	73bb      	strb	r3, [r7, #14]
 8000bdc:	e01c      	b.n	8000c18 <PuntaeSepara+0x78>
		if(readBuff[e]==0xd&&readBuff[e+1]==0xa){
 8000bde:	7bbb      	ldrb	r3, [r7, #14]
 8000be0:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <PuntaeSepara+0x8c>)
 8000be2:	5cd3      	ldrb	r3, [r2, r3]
 8000be4:	2b0d      	cmp	r3, #13
 8000be6:	d114      	bne.n	8000c12 <PuntaeSepara+0x72>
 8000be8:	7bbb      	ldrb	r3, [r7, #14]
 8000bea:	3301      	adds	r3, #1
 8000bec:	4a0f      	ldr	r2, [pc, #60]	; (8000c2c <PuntaeSepara+0x8c>)
 8000bee:	5cd3      	ldrb	r3, [r2, r3]
 8000bf0:	2b0a      	cmp	r3, #10
 8000bf2:	d10e      	bne.n	8000c12 <PuntaeSepara+0x72>
			curr=chartocurr(readBuff,h+1,e-h);
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	b2d9      	uxtb	r1, r3
 8000bfa:	7bba      	ldrb	r2, [r7, #14]
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	461a      	mov	r2, r3
 8000c04:	4809      	ldr	r0, [pc, #36]	; (8000c2c <PuntaeSepara+0x8c>)
 8000c06:	f7ff ffa1 	bl	8000b4c <chartocurr>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <PuntaeSepara+0x94>)
 8000c0e:	601a      	str	r2, [r3, #0]
			break;
 8000c10:	e005      	b.n	8000c1e <PuntaeSepara+0x7e>
	for(e=h;e<64;e++){
 8000c12:	7bbb      	ldrb	r3, [r7, #14]
 8000c14:	3301      	adds	r3, #1
 8000c16:	73bb      	strb	r3, [r7, #14]
 8000c18:	7bbb      	ldrb	r3, [r7, #14]
 8000c1a:	2b3f      	cmp	r3, #63	; 0x3f
 8000c1c:	d9df      	bls.n	8000bde <PuntaeSepara+0x3e>
		}
	}
	return (uint32_t)(e+2);//aggiungo i due caratteri di terminazione
 8000c1e:	7bbb      	ldrb	r3, [r7, #14]
 8000c20:	3302      	adds	r3, #2
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200002b8 	.word	0x200002b8
 8000c30:	20000390 	.word	0x20000390
 8000c34:	200002fc 	.word	0x200002fc

08000c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	//printf("** Error. ** \n\r");
	while(1)
 8000c3c:	e7fe      	b.n	8000c3c <Error_Handler+0x4>
	...

08000c40 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000c44:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c46:	4a1c      	ldr	r2, [pc, #112]	; (8000cb8 <MX_SPI2_Init+0x78>)
 8000c48:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c50:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c52:	4b18      	ldr	r3, [pc, #96]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c58:	4b16      	ldr	r3, [pc, #88]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c5a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c5e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000c60:	4b14      	ldr	r3, [pc, #80]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c62:	2202      	movs	r2, #2
 8000c64:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c72:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c76:	2210      	movs	r2, #16
 8000c78:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c8e:	2207      	movs	r2, #7
 8000c90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_SPI2_Init+0x74>)
 8000ca0:	f002 fa60 	bl	8003164 <HAL_SPI_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000caa:	f7ff ffc5 	bl	8000c38 <Error_Handler>
  }

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	200003f0 	.word	0x200003f0
 8000cb8:	40003800 	.word	0x40003800

08000cbc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	; 0x28
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a17      	ldr	r2, [pc, #92]	; (8000d38 <HAL_SPI_MspInit+0x7c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d128      	bne.n	8000d30 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ce2:	4a16      	ldr	r2, [pc, #88]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000ce4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfa:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000cfc:	f043 0302 	orr.w	r3, r3, #2
 8000d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_SPI_MspInit+0x80>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000d0e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d20:	2305      	movs	r3, #5
 8000d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4805      	ldr	r0, [pc, #20]	; (8000d40 <HAL_SPI_MspInit+0x84>)
 8000d2c:	f001 f838 	bl	8001da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000d30:	bf00      	nop
 8000d32:	3728      	adds	r7, #40	; 0x28
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40003800 	.word	0x40003800
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	48000400 	.word	0x48000400

08000d44 <LL_PWR_DisableDeadBatteryPD>:
  * @brief  Disable USB Type-C and Power Delivery Dead Battery disable
  * @rmtoll CR3          UCPD_DBDIS          LL_PWR_DisableDeadBatteryPD
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableDeadBatteryPD(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000d4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d52:	6093      	str	r3, [r2, #8]
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	40007000 	.word	0x40007000

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <HAL_MspInit+0x44>)
 8000d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d6e:	4a0e      	ldr	r2, [pc, #56]	; (8000da8 <HAL_MspInit+0x44>)
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	6613      	str	r3, [r2, #96]	; 0x60
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_MspInit+0x44>)
 8000d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_MspInit+0x44>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <HAL_MspInit+0x44>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_MspInit+0x44>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000d9a:	f7ff ffd3 	bl	8000d44 <LL_PWR_DisableDeadBatteryPD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dbe:	e7fe      	b.n	8000dbe <HardFault_Handler+0x4>

08000dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <MemManage_Handler+0x4>

08000dc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dca:	e7fe      	b.n	8000dca <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 f92e 	bl	8001060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e0c:	4802      	ldr	r0, [pc, #8]	; (8000e18 <FDCAN1_IT0_IRQHandler+0x10>)
 8000e0e:	f000 fdb9 	bl	8001984 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000254 	.word	0x20000254

08000e1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000e20:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e24:	f001 f956 	bl	80020d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <SystemInit+0x28>)
 8000e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e36:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <SystemInit+0x28>)
 8000e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e40:	4b04      	ldr	r3, [pc, #16]	; (8000e54 <SystemInit+0x28>)
 8000e42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e46:	609a      	str	r2, [r3, #8]
#endif
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e5e:	4a20      	ldr	r2, [pc, #128]	; (8000ee0 <MX_LPUART1_UART_Init+0x88>)
 8000e60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000e62:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e68:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000e70:	4b1a      	ldr	r3, [pc, #104]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000e76:	4b19      	ldr	r3, [pc, #100]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e7c:	4b17      	ldr	r3, [pc, #92]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e7e:	220c      	movs	r2, #12
 8000e80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e82:	4b16      	ldr	r3, [pc, #88]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e88:	4b14      	ldr	r3, [pc, #80]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e8e:	4b13      	ldr	r3, [pc, #76]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e94:	4811      	ldr	r0, [pc, #68]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000e96:	f003 f81b 	bl	8003ed0 <HAL_UART_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000ea0:	f7ff feca 	bl	8000c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	480d      	ldr	r0, [pc, #52]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000ea8:	f004 fbbd 	bl	8005626 <HAL_UARTEx_SetTxFifoThreshold>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_LPUART1_UART_Init+0x5e>
  {
    Error_Handler();
 8000eb2:	f7ff fec1 	bl	8000c38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4808      	ldr	r0, [pc, #32]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000eba:	f004 fbf2 	bl	80056a2 <HAL_UARTEx_SetRxFifoThreshold>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
 8000ec4:	f7ff feb8 	bl	8000c38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000ec8:	4804      	ldr	r0, [pc, #16]	; (8000edc <MX_LPUART1_UART_Init+0x84>)
 8000eca:	f004 fb73 	bl	80055b4 <HAL_UARTEx_DisableFifoMode>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_LPUART1_UART_Init+0x80>
  {
    Error_Handler();
 8000ed4:	f7ff feb0 	bl	8000c38 <Error_Handler>
  }

}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000454 	.word	0x20000454
 8000ee0:	40008000 	.word	0x40008000

08000ee4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	; 0x28
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a17      	ldr	r2, [pc, #92]	; (8000f60 <HAL_UART_MspInit+0x7c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d128      	bne.n	8000f58 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f06:	4b17      	ldr	r3, [pc, #92]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f0a:	4a16      	ldr	r2, [pc, #88]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4a10      	ldr	r2, [pc, #64]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <HAL_UART_MspInit+0x80>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration    
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000f36:	230c      	movs	r3, #12
 8000f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f46:	230c      	movs	r3, #12
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f54:	f000 ff24 	bl	8001da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000f58:	bf00      	nop
 8000f5a:	3728      	adds	r7, #40	; 0x28
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40008000 	.word	0x40008000
 8000f64:	40021000 	.word	0x40021000

08000f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f68:	480d      	ldr	r0, [pc, #52]	; (8000fa0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f6a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f6c:	480d      	ldr	r0, [pc, #52]	; (8000fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f6e:	490e      	ldr	r1, [pc, #56]	; (8000fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f70:	4a0e      	ldr	r2, [pc, #56]	; (8000fac <LoopForever+0xe>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f74:	e002      	b.n	8000f7c <LoopCopyDataInit>

08000f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f7a:	3304      	adds	r3, #4

08000f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f80:	d3f9      	bcc.n	8000f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f82:	4a0b      	ldr	r2, [pc, #44]	; (8000fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f84:	4c0b      	ldr	r4, [pc, #44]	; (8000fb4 <LoopForever+0x16>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f88:	e001      	b.n	8000f8e <LoopFillZerobss>

08000f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f8c:	3204      	adds	r2, #4

08000f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f90:	d3fb      	bcc.n	8000f8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f92:	f7ff ff4b 	bl	8000e2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f96:	f008 fad9 	bl	800954c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f9a:	f7ff fbaf 	bl	80006fc <main>

08000f9e <LoopForever>:

LoopForever:
    b LoopForever
 8000f9e:	e7fe      	b.n	8000f9e <LoopForever>
  ldr   r0, =_estack
 8000fa0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8000fac:	08009954 	.word	0x08009954
  ldr r2, =_sbss
 8000fb0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8000fb4:	20000bac 	.word	0x20000bac

08000fb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb8:	e7fe      	b.n	8000fb8 <ADC1_2_IRQHandler>

08000fba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f000 f95b 	bl	8001280 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f000 f80e 	bl	8000fec <HAL_InitTick>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d002      	beq.n	8000fdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	71fb      	strb	r3, [r7, #7]
 8000fda:	e001      	b.n	8000fe0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fdc:	f7ff fec2 	bl	8000d64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fe0:	79fb      	ldrb	r3, [r7, #7]

}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <HAL_InitTick+0x68>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d022      	beq.n	8001046 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_InitTick+0x6c>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b13      	ldr	r3, [pc, #76]	; (8001054 <HAL_InitTick+0x68>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800100c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001010:	fbb2 f3f3 	udiv	r3, r2, r3
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f966 	bl	80012e6 <HAL_SYSTICK_Config>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d10f      	bne.n	8001040 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2b0f      	cmp	r3, #15
 8001024:	d809      	bhi.n	800103a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001026:	2200      	movs	r2, #0
 8001028:	6879      	ldr	r1, [r7, #4]
 800102a:	f04f 30ff 	mov.w	r0, #4294967295
 800102e:	f000 f932 	bl	8001296 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001032:	4a0a      	ldr	r2, [pc, #40]	; (800105c <HAL_InitTick+0x70>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	e007      	b.n	800104a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	e004      	b.n	800104a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	73fb      	strb	r3, [r7, #15]
 8001044:	e001      	b.n	800104a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800104a:	7bfb      	ldrb	r3, [r7, #15]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000008 	.word	0x20000008
 8001058:	20000000 	.word	0x20000000
 800105c:	20000004 	.word	0x20000004

08001060 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001064:	4b05      	ldr	r3, [pc, #20]	; (800107c <HAL_IncTick+0x1c>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b05      	ldr	r3, [pc, #20]	; (8001080 <HAL_IncTick+0x20>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4413      	add	r3, r2
 800106e:	4a03      	ldr	r2, [pc, #12]	; (800107c <HAL_IncTick+0x1c>)
 8001070:	6013      	str	r3, [r2, #0]
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	200004e0 	.word	0x200004e0
 8001080:	20000008 	.word	0x20000008

08001084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return uwTick;
 8001088:	4b03      	ldr	r3, [pc, #12]	; (8001098 <HAL_GetTick+0x14>)
 800108a:	681b      	ldr	r3, [r3, #0]
}
 800108c:	4618      	mov	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	200004e0 	.word	0x200004e0

0800109c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010a4:	f7ff ffee 	bl	8001084 <HAL_GetTick>
 80010a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010b4:	d004      	beq.n	80010c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <HAL_Delay+0x40>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	4413      	add	r3, r2
 80010be:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010c0:	bf00      	nop
 80010c2:	f7ff ffdf 	bl	8001084 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d8f7      	bhi.n	80010c2 <HAL_Delay+0x26>
  {
  }
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000008 	.word	0x20000008

080010e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <__NVIC_SetPriorityGrouping+0x44>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010fc:	4013      	ands	r3, r2
 80010fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001108:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800110c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001112:	4a04      	ldr	r2, [pc, #16]	; (8001124 <__NVIC_SetPriorityGrouping+0x44>)
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	60d3      	str	r3, [r2, #12]
}
 8001118:	bf00      	nop
 800111a:	3714      	adds	r7, #20
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800112c:	4b04      	ldr	r3, [pc, #16]	; (8001140 <__NVIC_GetPriorityGrouping+0x18>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	f003 0307 	and.w	r3, r3, #7
}
 8001136:	4618      	mov	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	2b00      	cmp	r3, #0
 8001154:	db0b      	blt.n	800116e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	f003 021f 	and.w	r2, r3, #31
 800115c:	4907      	ldr	r1, [pc, #28]	; (800117c <__NVIC_EnableIRQ+0x38>)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	095b      	lsrs	r3, r3, #5
 8001164:	2001      	movs	r0, #1
 8001166:	fa00 f202 	lsl.w	r2, r0, r2
 800116a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	e000e100 	.word	0xe000e100

08001180 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	6039      	str	r1, [r7, #0]
 800118a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001190:	2b00      	cmp	r3, #0
 8001192:	db0a      	blt.n	80011aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	b2da      	uxtb	r2, r3
 8001198:	490c      	ldr	r1, [pc, #48]	; (80011cc <__NVIC_SetPriority+0x4c>)
 800119a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119e:	0112      	lsls	r2, r2, #4
 80011a0:	b2d2      	uxtb	r2, r2
 80011a2:	440b      	add	r3, r1
 80011a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a8:	e00a      	b.n	80011c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	4908      	ldr	r1, [pc, #32]	; (80011d0 <__NVIC_SetPriority+0x50>)
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	3b04      	subs	r3, #4
 80011b8:	0112      	lsls	r2, r2, #4
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	440b      	add	r3, r1
 80011be:	761a      	strb	r2, [r3, #24]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000e100 	.word	0xe000e100
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b089      	sub	sp, #36	; 0x24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	f1c3 0307 	rsb	r3, r3, #7
 80011ee:	2b04      	cmp	r3, #4
 80011f0:	bf28      	it	cs
 80011f2:	2304      	movcs	r3, #4
 80011f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3304      	adds	r3, #4
 80011fa:	2b06      	cmp	r3, #6
 80011fc:	d902      	bls.n	8001204 <NVIC_EncodePriority+0x30>
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	3b03      	subs	r3, #3
 8001202:	e000      	b.n	8001206 <NVIC_EncodePriority+0x32>
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001208:	f04f 32ff 	mov.w	r2, #4294967295
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43da      	mvns	r2, r3
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	401a      	ands	r2, r3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800121c:	f04f 31ff 	mov.w	r1, #4294967295
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	fa01 f303 	lsl.w	r3, r1, r3
 8001226:	43d9      	mvns	r1, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800122c:	4313      	orrs	r3, r2
         );
}
 800122e:	4618      	mov	r0, r3
 8001230:	3724      	adds	r7, #36	; 0x24
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
	...

0800123c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800124c:	d301      	bcc.n	8001252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124e:	2301      	movs	r3, #1
 8001250:	e00f      	b.n	8001272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001252:	4a0a      	ldr	r2, [pc, #40]	; (800127c <SysTick_Config+0x40>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	3b01      	subs	r3, #1
 8001258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800125a:	210f      	movs	r1, #15
 800125c:	f04f 30ff 	mov.w	r0, #4294967295
 8001260:	f7ff ff8e 	bl	8001180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <SysTick_Config+0x40>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126a:	4b04      	ldr	r3, [pc, #16]	; (800127c <SysTick_Config+0x40>)
 800126c:	2207      	movs	r2, #7
 800126e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	e000e010 	.word	0xe000e010

08001280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff29 	bl	80010e0 <__NVIC_SetPriorityGrouping>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b086      	sub	sp, #24
 800129a:	af00      	add	r7, sp, #0
 800129c:	4603      	mov	r3, r0
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012a4:	f7ff ff40 	bl	8001128 <__NVIC_GetPriorityGrouping>
 80012a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	6978      	ldr	r0, [r7, #20]
 80012b0:	f7ff ff90 	bl	80011d4 <NVIC_EncodePriority>
 80012b4:	4602      	mov	r2, r0
 80012b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff5f 	bl	8001180 <__NVIC_SetPriority>
}
 80012c2:	bf00      	nop
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	4603      	mov	r3, r0
 80012d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff33 	bl	8001144 <__NVIC_EnableIRQ>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff ffa4 	bl	800123c <SysTick_Config>
 80012f4:	4603      	mov	r3, r0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e147      	b.n	80015a2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d106      	bne.n	800132c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff f93c 	bl	80005a4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	699a      	ldr	r2, [r3, #24]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f022 0210 	bic.w	r2, r2, #16
 800133a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800133c:	f7ff fea2 	bl	8001084 <HAL_GetTick>
 8001340:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001342:	e012      	b.n	800136a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001344:	f7ff fe9e 	bl	8001084 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b0a      	cmp	r3, #10
 8001350:	d90b      	bls.n	800136a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001356:	f043 0201 	orr.w	r2, r3, #1
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2203      	movs	r2, #3
 8001362:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e11b      	b.n	80015a2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b08      	cmp	r3, #8
 8001376:	d0e5      	beq.n	8001344 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	699a      	ldr	r2, [r3, #24]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001388:	f7ff fe7c 	bl	8001084 <HAL_GetTick>
 800138c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800138e:	e012      	b.n	80013b6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001390:	f7ff fe78 	bl	8001084 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b0a      	cmp	r3, #10
 800139c:	d90b      	bls.n	80013b6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013a2:	f043 0201 	orr.w	r2, r3, #1
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2203      	movs	r2, #3
 80013ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e0f5      	b.n	80015a2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d0e5      	beq.n	8001390 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	699a      	ldr	r2, [r3, #24]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f042 0202 	orr.w	r2, r2, #2
 80013d2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a74      	ldr	r2, [pc, #464]	; (80015ac <HAL_FDCAN_Init+0x2ac>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d103      	bne.n	80013e6 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80013de:	4a74      	ldr	r2, [pc, #464]	; (80015b0 <HAL_FDCAN_Init+0x2b0>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	7c1b      	ldrb	r3, [r3, #16]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d108      	bne.n	8001400 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	699a      	ldr	r2, [r3, #24]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80013fc:	619a      	str	r2, [r3, #24]
 80013fe:	e007      	b.n	8001410 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	699a      	ldr	r2, [r3, #24]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800140e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7c5b      	ldrb	r3, [r3, #17]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d108      	bne.n	800142a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001426:	619a      	str	r2, [r3, #24]
 8001428:	e007      	b.n	800143a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	699a      	ldr	r2, [r3, #24]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001438:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	7c9b      	ldrb	r3, [r3, #18]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d108      	bne.n	8001454 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	699a      	ldr	r2, [r3, #24]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001450:	619a      	str	r2, [r3, #24]
 8001452:	e007      	b.n	8001464 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	699a      	ldr	r2, [r3, #24]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001462:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	689a      	ldr	r2, [r3, #8]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	430a      	orrs	r2, r1
 8001478:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	699a      	ldr	r2, [r3, #24]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001488:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	691a      	ldr	r2, [r3, #16]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0210 	bic.w	r2, r2, #16
 8001498:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d108      	bne.n	80014b4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699a      	ldr	r2, [r3, #24]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f042 0204 	orr.w	r2, r2, #4
 80014b0:	619a      	str	r2, [r3, #24]
 80014b2:	e02c      	b.n	800150e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d028      	beq.n	800150e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d01c      	beq.n	80014fe <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	699a      	ldr	r2, [r3, #24]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014d2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	691a      	ldr	r2, [r3, #16]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f042 0210 	orr.w	r2, r2, #16
 80014e2:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d110      	bne.n	800150e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	699a      	ldr	r2, [r3, #24]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0220 	orr.w	r2, r2, #32
 80014fa:	619a      	str	r2, [r3, #24]
 80014fc:	e007      	b.n	800150e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	699a      	ldr	r2, [r3, #24]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f042 0220 	orr.w	r2, r2, #32
 800150c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	3b01      	subs	r3, #1
 8001514:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	3b01      	subs	r3, #1
 800151c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800151e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6a1b      	ldr	r3, [r3, #32]
 8001524:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001526:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	3b01      	subs	r3, #1
 8001530:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001536:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001538:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001542:	d115      	bne.n	8001570 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154e:	3b01      	subs	r3, #1
 8001550:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001552:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001558:	3b01      	subs	r3, #1
 800155a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800155c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001564:	3b01      	subs	r3, #1
 8001566:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800156c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800156e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	430a      	orrs	r2, r1
 8001582:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 fb9e 	bl	8001cc8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40006400 	.word	0x40006400
 80015b0:	40006500 	.word	0x40006500

080015b4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d110      	bne.n	80015ea <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2202      	movs	r2, #2
 80015cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	699a      	ldr	r2, [r3, #24]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 0201 	bic.w	r2, r2, #1
 80015de:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80015e6:	2300      	movs	r3, #0
 80015e8:	e006      	b.n	80015f8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	f043 0204 	orr.w	r2, r3, #4
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
  }
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001604:	b480      	push	{r7}
 8001606:	b08b      	sub	sp, #44	; 0x2c
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001618:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800161a:	7efb      	ldrb	r3, [r7, #27]
 800161c:	2b02      	cmp	r3, #2
 800161e:	f040 80bc 	bne.w	800179a <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	2b40      	cmp	r3, #64	; 0x40
 8001626:	d121      	bne.n	800166c <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	2b00      	cmp	r3, #0
 8001636:	d107      	bne.n	8001648 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800163c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e0af      	b.n	80017a8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800165c:	69fa      	ldr	r2, [r7, #28]
 800165e:	4613      	mov	r3, r2
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	4413      	add	r3, r2
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	440b      	add	r3, r1
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
 800166a:	e020      	b.n	80016ae <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	2b00      	cmp	r3, #0
 800167a:	d107      	bne.n	800168c <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001680:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e08d      	b.n	80017a8 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001694:	0a1b      	lsrs	r3, r3, #8
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80016a0:	69fa      	ldr	r2, [r7, #28]
 80016a2:	4613      	mov	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4413      	add	r3, r2
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	440b      	add	r3, r1
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d107      	bne.n	80016d2 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80016c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	0c9b      	lsrs	r3, r3, #18
 80016c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	e005      	b.n	80016de <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80016ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80016f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f8:	3304      	adds	r3, #4
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80016fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	b29a      	uxth	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800171e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	0e1b      	lsrs	r3, r3, #24
 8001730:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	0fda      	lsrs	r2, r3, #31
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	3304      	adds	r3, #4
 8001746:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	e00a      	b.n	8001768 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	6a3b      	ldr	r3, [r7, #32]
 8001756:	441a      	add	r2, r3
 8001758:	6839      	ldr	r1, [r7, #0]
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	440b      	add	r3, r1
 800175e:	7812      	ldrb	r2, [r2, #0]
 8001760:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8001762:	6a3b      	ldr	r3, [r7, #32]
 8001764:	3301      	adds	r3, #1
 8001766:	623b      	str	r3, [r7, #32]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	0c1b      	lsrs	r3, r3, #16
 800176e:	4a11      	ldr	r2, [pc, #68]	; (80017b4 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8001770:	5cd3      	ldrb	r3, [r2, r3]
 8001772:	461a      	mov	r2, r3
 8001774:	6a3b      	ldr	r3, [r7, #32]
 8001776:	4293      	cmp	r3, r2
 8001778:	d3eb      	bcc.n	8001752 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	2b40      	cmp	r3, #64	; 0x40
 800177e:	d105      	bne.n	800178c <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	69fa      	ldr	r2, [r7, #28]
 8001786:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800178a:	e004      	b.n	8001796 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	69fa      	ldr	r2, [r7, #28]
 8001792:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e006      	b.n	80017a8 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800179e:	f043 0208 	orr.w	r2, r3, #8
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
  }
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	372c      	adds	r7, #44	; 0x2c
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	080097a8 	.word	0x080097a8

080017b8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80017ca:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80017cc:	7dfb      	ldrb	r3, [r7, #23]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d003      	beq.n	80017da <HAL_FDCAN_ActivateNotification+0x22>
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	f040 80c8 	bne.w	800196a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d004      	beq.n	80017f6 <HAL_FDCAN_ActivateNotification+0x3e>
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d03b      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d004      	beq.n	800180a <HAL_FDCAN_ActivateNotification+0x52>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d031      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 8001810:	2b00      	cmp	r3, #0
 8001812:	d004      	beq.n	800181e <HAL_FDCAN_ActivateNotification+0x66>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	2b00      	cmp	r3, #0
 800181c:	d027      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8001824:	2b00      	cmp	r3, #0
 8001826:	d004      	beq.n	8001832 <HAL_FDCAN_ActivateNotification+0x7a>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d01d      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001838:	2b00      	cmp	r3, #0
 800183a:	d004      	beq.n	8001846 <HAL_FDCAN_ActivateNotification+0x8e>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	f003 0310 	and.w	r3, r3, #16
 8001842:	2b00      	cmp	r3, #0
 8001844:	d013      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800184c:	2b00      	cmp	r3, #0
 800184e:	d004      	beq.n	800185a <HAL_FDCAN_ActivateNotification+0xa2>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	f003 0320 	and.w	r3, r3, #32
 8001856:	2b00      	cmp	r3, #0
 8001858:	d009      	beq.n	800186e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001860:	2b00      	cmp	r3, #0
 8001862:	d00c      	beq.n	800187e <HAL_FDCAN_ActivateNotification+0xc6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800186a:	2b00      	cmp	r3, #0
 800186c:	d107      	bne.n	800187e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f042 0201 	orr.w	r2, r2, #1
 800187c:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	f003 0307 	and.w	r3, r3, #7
 8001884:	2b00      	cmp	r3, #0
 8001886:	d004      	beq.n	8001892 <HAL_FDCAN_ActivateNotification+0xda>
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d13b      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 8001898:	2b00      	cmp	r3, #0
 800189a:	d004      	beq.n	80018a6 <HAL_FDCAN_ActivateNotification+0xee>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d131      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d004      	beq.n	80018ba <HAL_FDCAN_ActivateNotification+0x102>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d127      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d004      	beq.n	80018ce <HAL_FDCAN_ActivateNotification+0x116>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	f003 0308 	and.w	r3, r3, #8
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d11d      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d004      	beq.n	80018e2 <HAL_FDCAN_ActivateNotification+0x12a>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f003 0310 	and.w	r3, r3, #16
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d113      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d004      	beq.n	80018f6 <HAL_FDCAN_ActivateNotification+0x13e>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	f003 0320 	and.w	r3, r3, #32
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d109      	bne.n	800190a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00c      	beq.n	800191a <HAL_FDCAN_ActivateNotification+0x162>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001906:	2b00      	cmp	r3, #0
 8001908:	d007      	beq.n	800191a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f042 0202 	orr.w	r2, r2, #2
 8001918:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001920:	2b00      	cmp	r3, #0
 8001922:	d009      	beq.n	8001938 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occure if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	430a      	orrs	r2, r1
 8001934:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193e:	2b00      	cmp	r3, #0
 8001940:	d009      	beq.n	8001956 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occure if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	430a      	orrs	r2, r1
 8001952:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68ba      	ldr	r2, [r7, #8]
 8001962:	430a      	orrs	r2, r1
 8001964:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8001966:	2300      	movs	r3, #0
 8001968:	e006      	b.n	8001978 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800196e:	f043 0202 	orr.w	r2, r3, #2
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
  }
}
 8001978:	4618      	mov	r0, r3
 800197a:	371c      	adds	r7, #28
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	; 0x28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001992:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800199e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a0:	4013      	ands	r3, r2
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019b6:	6a3a      	ldr	r2, [r7, #32]
 80019b8:	4013      	ands	r3, r2
 80019ba:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019c6:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019da:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80019de:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019f2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80019f6:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	4013      	ands	r3, r2
 8001a02:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00d      	beq.n	8001a2e <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d006      	beq.n	8001a2e <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2240      	movs	r2, #64	; 0x40
 8001a26:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f92e 	bl	8001c8a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d01b      	beq.n	8001a74 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d014      	beq.n	8001a74 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a52:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a6a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001a6c:	6939      	ldr	r1, [r7, #16]
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f8ec 	bl	8001c4c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d007      	beq.n	8001a8a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a80:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001a82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f8b6 	bl	8001bf6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d007      	beq.n	8001aa0 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	6a3a      	ldr	r2, [r7, #32]
 8001a96:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001a98:	6a39      	ldr	r1, [r7, #32]
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7fe ffa8 	bl	80009f0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d007      	beq.n	8001ab6 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	69fa      	ldr	r2, [r7, #28]
 8001aac:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001aae:	69f9      	ldr	r1, [r7, #28]
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f8ab 	bl	8001c0c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00e      	beq.n	8001ae2 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ada:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f8a0 	bl	8001c22 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d01a      	beq.n	8001b26 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d013      	beq.n	8001b26 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001b06:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	4013      	ands	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001b1e:	68f9      	ldr	r1, [r7, #12]
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f000 f888 	bl	8001c36 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00e      	beq.n	8001b52 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d007      	beq.n	8001b52 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b4a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f000 f888 	bl	8001c62 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00e      	beq.n	8001b7e <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d007      	beq.n	8001b7e <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b76:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f87c 	bl	8001c76 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d011      	beq.n	8001bb0 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00a      	beq.n	8001bb0 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ba2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ba8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
      /* Error Status Callback */
      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001bbe:	6979      	ldr	r1, [r7, #20]
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 f876 	bl	8001cb2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d009      	beq.n	8001be0 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f858 	bl	8001c9e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001bee:	bf00      	nop
 8001bf0:	3728      	adds	r7, #40	; 0x28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001cd0:	4b30      	ldr	r3, [pc, #192]	; (8001d94 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001cd2:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a2f      	ldr	r2, [pc, #188]	; (8001d98 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d103      	bne.n	8001ce6 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8001ce4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a2c      	ldr	r2, [pc, #176]	; (8001d9c <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d103      	bne.n	8001cf8 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8001cf6:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d06:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d0e:	041a      	lsls	r2, r3, #16
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d2c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d34:	061a      	lsls	r2, r3, #24
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	e005      	b.n	8001d7a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	3304      	adds	r3, #4
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d3f3      	bcc.n	8001d6e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	4000a400 	.word	0x4000a400
 8001d98:	40006800 	.word	0x40006800
 8001d9c:	40006c00 	.word	0x40006c00

08001da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b087      	sub	sp, #28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001dae:	e15a      	b.n	8002066 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 814c 	beq.w	8002060 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d003      	beq.n	8001dd8 <HAL_GPIO_Init+0x38>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	2b12      	cmp	r3, #18
 8001dd6:	d123      	bne.n	8001e20 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	08da      	lsrs	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3208      	adds	r2, #8
 8001de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	220f      	movs	r2, #15
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	691a      	ldr	r2, [r3, #16]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	08da      	lsrs	r2, r3, #3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3208      	adds	r2, #8
 8001e1a:	6939      	ldr	r1, [r7, #16]
 8001e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 0203 	and.w	r2, r3, #3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d00b      	beq.n	8001e74 <HAL_GPIO_Init+0xd4>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d007      	beq.n	8001e74 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e68:	2b11      	cmp	r3, #17
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2b12      	cmp	r3, #18
 8001e72:	d130      	bne.n	8001ed6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eaa:	2201      	movs	r2, #1
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	091b      	lsrs	r3, r3, #4
 8001ec0:	f003 0201 	and.w	r2, r3, #1
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	2203      	movs	r2, #3
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	4013      	ands	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 80a6 	beq.w	8002060 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f14:	4b5b      	ldr	r3, [pc, #364]	; (8002084 <HAL_GPIO_Init+0x2e4>)
 8001f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f18:	4a5a      	ldr	r2, [pc, #360]	; (8002084 <HAL_GPIO_Init+0x2e4>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6613      	str	r3, [r2, #96]	; 0x60
 8001f20:	4b58      	ldr	r3, [pc, #352]	; (8002084 <HAL_GPIO_Init+0x2e4>)
 8001f22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f2c:	4a56      	ldr	r2, [pc, #344]	; (8002088 <HAL_GPIO_Init+0x2e8>)
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	089b      	lsrs	r3, r3, #2
 8001f32:	3302      	adds	r3, #2
 8001f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f003 0303 	and.w	r3, r3, #3
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	220f      	movs	r2, #15
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f56:	d01f      	beq.n	8001f98 <HAL_GPIO_Init+0x1f8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a4c      	ldr	r2, [pc, #304]	; (800208c <HAL_GPIO_Init+0x2ec>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d019      	beq.n	8001f94 <HAL_GPIO_Init+0x1f4>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a4b      	ldr	r2, [pc, #300]	; (8002090 <HAL_GPIO_Init+0x2f0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d013      	beq.n	8001f90 <HAL_GPIO_Init+0x1f0>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a4a      	ldr	r2, [pc, #296]	; (8002094 <HAL_GPIO_Init+0x2f4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d00d      	beq.n	8001f8c <HAL_GPIO_Init+0x1ec>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a49      	ldr	r2, [pc, #292]	; (8002098 <HAL_GPIO_Init+0x2f8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d007      	beq.n	8001f88 <HAL_GPIO_Init+0x1e8>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a48      	ldr	r2, [pc, #288]	; (800209c <HAL_GPIO_Init+0x2fc>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d101      	bne.n	8001f84 <HAL_GPIO_Init+0x1e4>
 8001f80:	2305      	movs	r3, #5
 8001f82:	e00a      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f84:	2306      	movs	r3, #6
 8001f86:	e008      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f88:	2304      	movs	r3, #4
 8001f8a:	e006      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e004      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f90:	2302      	movs	r3, #2
 8001f92:	e002      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f94:	2301      	movs	r3, #1
 8001f96:	e000      	b.n	8001f9a <HAL_GPIO_Init+0x1fa>
 8001f98:	2300      	movs	r3, #0
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	f002 0203 	and.w	r2, r2, #3
 8001fa0:	0092      	lsls	r2, r2, #2
 8001fa2:	4093      	lsls	r3, r2
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001faa:	4937      	ldr	r1, [pc, #220]	; (8002088 <HAL_GPIO_Init+0x2e8>)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	089b      	lsrs	r3, r3, #2
 8001fb0:	3302      	adds	r3, #2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001fb8:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fdc:	4a30      	ldr	r2, [pc, #192]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001fe2:	4b2f      	ldr	r3, [pc, #188]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	43db      	mvns	r3, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002006:	4a26      	ldr	r2, [pc, #152]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800200c:	4b24      	ldr	r3, [pc, #144]	; (80020a0 <HAL_GPIO_Init+0x300>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	43db      	mvns	r3, r3
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002030:	4a1b      	ldr	r2, [pc, #108]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002036:	4b1a      	ldr	r3, [pc, #104]	; (80020a0 <HAL_GPIO_Init+0x300>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	43db      	mvns	r3, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4013      	ands	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800205a:	4a11      	ldr	r2, [pc, #68]	; (80020a0 <HAL_GPIO_Init+0x300>)
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	f47f ae9d 	bne.w	8001db0 <HAL_GPIO_Init+0x10>
  }
}
 8002076:	bf00      	nop
 8002078:	371c      	adds	r7, #28
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	40010000 	.word	0x40010000
 800208c:	48000400 	.word	0x48000400
 8002090:	48000800 	.word	0x48000800
 8002094:	48000c00 	.word	0x48000c00
 8002098:	48001000 	.word	0x48001000
 800209c:	48001400 	.word	0x48001400
 80020a0:	40010400 	.word	0x40010400

080020a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	460b      	mov	r3, r1
 80020ae:	807b      	strh	r3, [r7, #2]
 80020b0:	4613      	mov	r3, r2
 80020b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020b4:	787b      	ldrb	r3, [r7, #1]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ba:	887a      	ldrh	r2, [r7, #2]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020c0:	e002      	b.n	80020c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020c2:	887a      	ldrh	r2, [r7, #2]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020e0:	695a      	ldr	r2, [r3, #20]
 80020e2:	88fb      	ldrh	r3, [r7, #6]
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020ea:	4a05      	ldr	r2, [pc, #20]	; (8002100 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020ec:	88fb      	ldrh	r3, [r7, #6]
 80020ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020f0:	88fb      	ldrh	r3, [r7, #6]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f806 	bl	8002104 <HAL_GPIO_EXTI_Callback>
  }
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40010400 	.word	0x40010400

08002104 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800210e:	bf00      	nop
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d141      	bne.n	80021ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800212a:	4b4b      	ldr	r3, [pc, #300]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002132:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002136:	d131      	bne.n	800219c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002138:	4b47      	ldr	r3, [pc, #284]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800213e:	4a46      	ldr	r2, [pc, #280]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002144:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002148:	4b43      	ldr	r3, [pc, #268]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002150:	4a41      	ldr	r2, [pc, #260]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002152:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002156:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002158:	4b40      	ldr	r3, [pc, #256]	; (800225c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2232      	movs	r2, #50	; 0x32
 800215e:	fb02 f303 	mul.w	r3, r2, r3
 8002162:	4a3f      	ldr	r2, [pc, #252]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002164:	fba2 2303 	umull	r2, r3, r2, r3
 8002168:	0c9b      	lsrs	r3, r3, #18
 800216a:	3301      	adds	r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800216e:	e002      	b.n	8002176 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	3b01      	subs	r3, #1
 8002174:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002176:	4b38      	ldr	r3, [pc, #224]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002182:	d102      	bne.n	800218a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f2      	bne.n	8002170 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800218a:	4b33      	ldr	r3, [pc, #204]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002196:	d158      	bne.n	800224a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e057      	b.n	800224c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800219c:	4b2e      	ldr	r3, [pc, #184]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800219e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021a2:	4a2d      	ldr	r2, [pc, #180]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80021ac:	e04d      	b.n	800224a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b4:	d141      	bne.n	800223a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c2:	d131      	bne.n	8002228 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80021c4:	4b24      	ldr	r3, [pc, #144]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021ca:	4a23      	ldr	r2, [pc, #140]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021d4:	4b20      	ldr	r3, [pc, #128]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021dc:	4a1e      	ldr	r2, [pc, #120]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2232      	movs	r2, #50	; 0x32
 80021ea:	fb02 f303 	mul.w	r3, r2, r3
 80021ee:	4a1c      	ldr	r2, [pc, #112]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80021f0:	fba2 2303 	umull	r2, r3, r2, r3
 80021f4:	0c9b      	lsrs	r3, r3, #18
 80021f6:	3301      	adds	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fa:	e002      	b.n	8002202 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	3b01      	subs	r3, #1
 8002200:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800220a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800220e:	d102      	bne.n	8002216 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f2      	bne.n	80021fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800221e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002222:	d112      	bne.n	800224a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e011      	b.n	800224c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800222e:	4a0a      	ldr	r2, [pc, #40]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002234:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002238:	e007      	b.n	800224a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800223a:	4b07      	ldr	r3, [pc, #28]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002242:	4a05      	ldr	r2, [pc, #20]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002244:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002248:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	40007000 	.word	0x40007000
 800225c:	20000000 	.word	0x20000000
 8002260:	431bde83 	.word	0x431bde83

08002264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e308      	b.n	8002888 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d075      	beq.n	800236e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002282:	4ba3      	ldr	r3, [pc, #652]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800228c:	4ba0      	ldr	r3, [pc, #640]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b0c      	cmp	r3, #12
 800229a:	d102      	bne.n	80022a2 <HAL_RCC_OscConfig+0x3e>
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	2b03      	cmp	r3, #3
 80022a0:	d002      	beq.n	80022a8 <HAL_RCC_OscConfig+0x44>
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d10b      	bne.n	80022c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a8:	4b99      	ldr	r3, [pc, #612]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d05b      	beq.n	800236c <HAL_RCC_OscConfig+0x108>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d157      	bne.n	800236c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e2e3      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022c8:	d106      	bne.n	80022d8 <HAL_RCC_OscConfig+0x74>
 80022ca:	4b91      	ldr	r3, [pc, #580]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a90      	ldr	r2, [pc, #576]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e01d      	b.n	8002314 <HAL_RCC_OscConfig+0xb0>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022e0:	d10c      	bne.n	80022fc <HAL_RCC_OscConfig+0x98>
 80022e2:	4b8b      	ldr	r3, [pc, #556]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a8a      	ldr	r2, [pc, #552]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ec:	6013      	str	r3, [r2, #0]
 80022ee:	4b88      	ldr	r3, [pc, #544]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a87      	ldr	r2, [pc, #540]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e00b      	b.n	8002314 <HAL_RCC_OscConfig+0xb0>
 80022fc:	4b84      	ldr	r3, [pc, #528]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a83      	ldr	r2, [pc, #524]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b81      	ldr	r3, [pc, #516]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a80      	ldr	r2, [pc, #512]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800230e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d013      	beq.n	8002344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231c:	f7fe feb2 	bl	8001084 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002324:	f7fe feae 	bl	8001084 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	; 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e2a8      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002336:	4b76      	ldr	r3, [pc, #472]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <HAL_RCC_OscConfig+0xc0>
 8002342:	e014      	b.n	800236e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7fe fe9e 	bl	8001084 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800234c:	f7fe fe9a 	bl	8001084 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b64      	cmp	r3, #100	; 0x64
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e294      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800235e:	4b6c      	ldr	r3, [pc, #432]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0xe8>
 800236a:	e000      	b.n	800236e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800236c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d075      	beq.n	8002466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800237a:	4b65      	ldr	r3, [pc, #404]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002384:	4b62      	ldr	r3, [pc, #392]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	2b0c      	cmp	r3, #12
 8002392:	d102      	bne.n	800239a <HAL_RCC_OscConfig+0x136>
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	2b02      	cmp	r3, #2
 8002398:	d002      	beq.n	80023a0 <HAL_RCC_OscConfig+0x13c>
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	2b04      	cmp	r3, #4
 800239e:	d11f      	bne.n	80023e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a0:	4b5b      	ldr	r3, [pc, #364]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_OscConfig+0x154>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e267      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b8:	4b55      	ldr	r3, [pc, #340]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	061b      	lsls	r3, r3, #24
 80023c6:	4952      	ldr	r1, [pc, #328]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023cc:	4b51      	ldr	r3, [pc, #324]	; (8002514 <HAL_RCC_OscConfig+0x2b0>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe fe0b 	bl	8000fec <HAL_InitTick>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d043      	beq.n	8002464 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e253      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d023      	beq.n	8002430 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023e8:	4b49      	ldr	r3, [pc, #292]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a48      	ldr	r2, [pc, #288]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80023ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f4:	f7fe fe46 	bl	8001084 <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023fc:	f7fe fe42 	bl	8001084 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e23c      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800240e:	4b40      	ldr	r3, [pc, #256]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800241a:	4b3d      	ldr	r3, [pc, #244]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	061b      	lsls	r3, r3, #24
 8002428:	4939      	ldr	r1, [pc, #228]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
 800242e:	e01a      	b.n	8002466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002430:	4b37      	ldr	r3, [pc, #220]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a36      	ldr	r2, [pc, #216]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002436:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800243a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7fe fe22 	bl	8001084 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002444:	f7fe fe1e 	bl	8001084 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e218      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002456:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f0      	bne.n	8002444 <HAL_RCC_OscConfig+0x1e0>
 8002462:	e000      	b.n	8002466 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002464:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	2b00      	cmp	r3, #0
 8002470:	d03c      	beq.n	80024ec <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d01c      	beq.n	80024b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800247a:	4b25      	ldr	r3, [pc, #148]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 800247c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002480:	4a23      	ldr	r2, [pc, #140]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248a:	f7fe fdfb 	bl	8001084 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002492:	f7fe fdf7 	bl	8001084 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e1f1      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024a4:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0ef      	beq.n	8002492 <HAL_RCC_OscConfig+0x22e>
 80024b2:	e01b      	b.n	80024ec <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024b4:	4b16      	ldr	r3, [pc, #88]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ba:	4a15      	ldr	r2, [pc, #84]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c4:	f7fe fdde 	bl	8001084 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024cc:	f7fe fdda 	bl	8001084 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e1d4      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 80024e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1ef      	bne.n	80024cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0304 	and.w	r3, r3, #4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80ab 	beq.w	8002650 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024fa:	2300      	movs	r3, #0
 80024fc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024fe:	4b04      	ldr	r3, [pc, #16]	; (8002510 <HAL_RCC_OscConfig+0x2ac>)
 8002500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d106      	bne.n	8002518 <HAL_RCC_OscConfig+0x2b4>
 800250a:	2301      	movs	r3, #1
 800250c:	e005      	b.n	800251a <HAL_RCC_OscConfig+0x2b6>
 800250e:	bf00      	nop
 8002510:	40021000 	.word	0x40021000
 8002514:	20000004 	.word	0x20000004
 8002518:	2300      	movs	r3, #0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00d      	beq.n	800253a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800251e:	4baf      	ldr	r3, [pc, #700]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002522:	4aae      	ldr	r2, [pc, #696]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002528:	6593      	str	r3, [r2, #88]	; 0x58
 800252a:	4bac      	ldr	r3, [pc, #688]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002536:	2301      	movs	r3, #1
 8002538:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800253a:	4ba9      	ldr	r3, [pc, #676]	; (80027e0 <HAL_RCC_OscConfig+0x57c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002542:	2b00      	cmp	r3, #0
 8002544:	d118      	bne.n	8002578 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002546:	4ba6      	ldr	r3, [pc, #664]	; (80027e0 <HAL_RCC_OscConfig+0x57c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4aa5      	ldr	r2, [pc, #660]	; (80027e0 <HAL_RCC_OscConfig+0x57c>)
 800254c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002552:	f7fe fd97 	bl	8001084 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255a:	f7fe fd93 	bl	8001084 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e18d      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256c:	4b9c      	ldr	r3, [pc, #624]	; (80027e0 <HAL_RCC_OscConfig+0x57c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0f0      	beq.n	800255a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d108      	bne.n	8002592 <HAL_RCC_OscConfig+0x32e>
 8002580:	4b96      	ldr	r3, [pc, #600]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002586:	4a95      	ldr	r2, [pc, #596]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002590:	e024      	b.n	80025dc <HAL_RCC_OscConfig+0x378>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b05      	cmp	r3, #5
 8002598:	d110      	bne.n	80025bc <HAL_RCC_OscConfig+0x358>
 800259a:	4b90      	ldr	r3, [pc, #576]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800259c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a0:	4a8e      	ldr	r2, [pc, #568]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025a2:	f043 0304 	orr.w	r3, r3, #4
 80025a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025aa:	4b8c      	ldr	r3, [pc, #560]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b0:	4a8a      	ldr	r2, [pc, #552]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025ba:	e00f      	b.n	80025dc <HAL_RCC_OscConfig+0x378>
 80025bc:	4b87      	ldr	r3, [pc, #540]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c2:	4a86      	ldr	r2, [pc, #536]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025cc:	4b83      	ldr	r3, [pc, #524]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	4a82      	ldr	r2, [pc, #520]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80025d4:	f023 0304 	bic.w	r3, r3, #4
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d016      	beq.n	8002612 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e4:	f7fe fd4e 	bl	8001084 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ea:	e00a      	b.n	8002602 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ec:	f7fe fd4a 	bl	8001084 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e142      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002602:	4b76      	ldr	r3, [pc, #472]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0ed      	beq.n	80025ec <HAL_RCC_OscConfig+0x388>
 8002610:	e015      	b.n	800263e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002612:	f7fe fd37 	bl	8001084 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7fe fd33 	bl	8001084 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	; 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e12b      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002630:	4b6a      	ldr	r3, [pc, #424]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1ed      	bne.n	800261a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800263e:	7ffb      	ldrb	r3, [r7, #31]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002644:	4b65      	ldr	r3, [pc, #404]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002648:	4a64      	ldr	r2, [pc, #400]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800264a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800264e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	2b00      	cmp	r3, #0
 800265a:	d03c      	beq.n	80026d6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01c      	beq.n	800269e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002664:	4b5d      	ldr	r3, [pc, #372]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002666:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800266a:	4a5c      	ldr	r2, [pc, #368]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7fe fd06 	bl	8001084 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800267c:	f7fe fd02 	bl	8001084 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e0fc      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800268e:	4b53      	ldr	r3, [pc, #332]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002690:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ef      	beq.n	800267c <HAL_RCC_OscConfig+0x418>
 800269c:	e01b      	b.n	80026d6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800269e:	4b4f      	ldr	r3, [pc, #316]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026a4:	4a4d      	ldr	r2, [pc, #308]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026a6:	f023 0301 	bic.w	r3, r3, #1
 80026aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ae:	f7fe fce9 	bl	8001084 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b6:	f7fe fce5 	bl	8001084 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e0df      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026c8:	4b44      	ldr	r3, [pc, #272]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1ef      	bne.n	80026b6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 80d3 	beq.w	8002886 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026e0:	4b3e      	ldr	r3, [pc, #248]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 030c 	and.w	r3, r3, #12
 80026e8:	2b0c      	cmp	r3, #12
 80026ea:	f000 808d 	beq.w	8002808 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d15a      	bne.n	80027ac <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f6:	4b39      	ldr	r3, [pc, #228]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a38      	ldr	r2, [pc, #224]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80026fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002702:	f7fe fcbf 	bl	8001084 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800270a:	f7fe fcbb 	bl	8001084 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e0b5      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800271c:	4b2f      	ldr	r3, [pc, #188]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1f0      	bne.n	800270a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002728:	4b2c      	ldr	r3, [pc, #176]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	4b2d      	ldr	r3, [pc, #180]	; (80027e4 <HAL_RCC_OscConfig+0x580>)
 800272e:	4013      	ands	r3, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6a11      	ldr	r1, [r2, #32]
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002738:	3a01      	subs	r2, #1
 800273a:	0112      	lsls	r2, r2, #4
 800273c:	4311      	orrs	r1, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002742:	0212      	lsls	r2, r2, #8
 8002744:	4311      	orrs	r1, r2
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800274a:	0852      	lsrs	r2, r2, #1
 800274c:	3a01      	subs	r2, #1
 800274e:	0552      	lsls	r2, r2, #21
 8002750:	4311      	orrs	r1, r2
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002756:	0852      	lsrs	r2, r2, #1
 8002758:	3a01      	subs	r2, #1
 800275a:	0652      	lsls	r2, r2, #25
 800275c:	4311      	orrs	r1, r2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002762:	06d2      	lsls	r2, r2, #27
 8002764:	430a      	orrs	r2, r1
 8002766:	491d      	ldr	r1, [pc, #116]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002768:	4313      	orrs	r3, r2
 800276a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a1a      	ldr	r2, [pc, #104]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 8002772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002776:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002778:	4b18      	ldr	r3, [pc, #96]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4a17      	ldr	r2, [pc, #92]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 800277e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002782:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002784:	f7fe fc7e 	bl	8001084 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278c:	f7fe fc7a 	bl	8001084 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e074      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0x528>
 80027aa:	e06c      	b.n	8002886 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0a      	ldr	r2, [pc, #40]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027b6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80027b8:	4b08      	ldr	r3, [pc, #32]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	4a07      	ldr	r2, [pc, #28]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027be:	f023 0303 	bic.w	r3, r3, #3
 80027c2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80027c4:	4b05      	ldr	r3, [pc, #20]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4a04      	ldr	r2, [pc, #16]	; (80027dc <HAL_RCC_OscConfig+0x578>)
 80027ca:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80027ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d4:	f7fe fc56 	bl	8001084 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027da:	e00e      	b.n	80027fa <HAL_RCC_OscConfig+0x596>
 80027dc:	40021000 	.word	0x40021000
 80027e0:	40007000 	.word	0x40007000
 80027e4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e8:	f7fe fc4c 	bl	8001084 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e046      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <HAL_RCC_OscConfig+0x62c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0x584>
 8002806:	e03e      	b.n	8002886 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e039      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002814:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <HAL_RCC_OscConfig+0x62c>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f003 0203 	and.w	r2, r3, #3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	429a      	cmp	r2, r3
 8002826:	d12c      	bne.n	8002882 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	3b01      	subs	r3, #1
 8002834:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d123      	bne.n	8002882 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002846:	429a      	cmp	r2, r3
 8002848:	d11b      	bne.n	8002882 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d113      	bne.n	8002882 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	3b01      	subs	r3, #1
 8002868:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800286a:	429a      	cmp	r2, r3
 800286c:	d109      	bne.n	8002882 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002878:	085b      	lsrs	r3, r3, #1
 800287a:	3b01      	subs	r3, #1
 800287c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800287e:	429a      	cmp	r2, r3
 8002880:	d001      	beq.n	8002886 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3720      	adds	r7, #32
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000

08002894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e11e      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028ac:	4b91      	ldr	r3, [pc, #580]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 030f 	and.w	r3, r3, #15
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d910      	bls.n	80028dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ba:	4b8e      	ldr	r3, [pc, #568]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 020f 	bic.w	r2, r3, #15
 80028c2:	498c      	ldr	r1, [pc, #560]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b8a      	ldr	r3, [pc, #552]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e106      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d073      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d129      	bne.n	8002944 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f0:	4b81      	ldr	r3, [pc, #516]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0f4      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002900:	f000 f99e 	bl	8002c40 <RCC_GetSysClockFreqFromPLLSource>
 8002904:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	4a7c      	ldr	r2, [pc, #496]	; (8002afc <HAL_RCC_ClockConfig+0x268>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d93f      	bls.n	800298e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800290e:	4b7a      	ldr	r3, [pc, #488]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d009      	beq.n	800292e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002922:	2b00      	cmp	r3, #0
 8002924:	d033      	beq.n	800298e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800292a:	2b00      	cmp	r3, #0
 800292c:	d12f      	bne.n	800298e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800292e:	4b72      	ldr	r3, [pc, #456]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002936:	4a70      	ldr	r2, [pc, #448]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800293c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800293e:	2380      	movs	r3, #128	; 0x80
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	e024      	b.n	800298e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2b02      	cmp	r3, #2
 800294a:	d107      	bne.n	800295c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800294c:	4b6a      	ldr	r3, [pc, #424]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0c6      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800295c:	4b66      	ldr	r3, [pc, #408]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002964:	2b00      	cmp	r3, #0
 8002966:	d101      	bne.n	800296c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0be      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800296c:	f000 f8ce 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8002970:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4a61      	ldr	r2, [pc, #388]	; (8002afc <HAL_RCC_ClockConfig+0x268>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d909      	bls.n	800298e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800297a:	4b5f      	ldr	r3, [pc, #380]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002982:	4a5d      	ldr	r2, [pc, #372]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002988:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800298a:	2380      	movs	r3, #128	; 0x80
 800298c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800298e:	4b5a      	ldr	r3, [pc, #360]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f023 0203 	bic.w	r2, r3, #3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4957      	ldr	r1, [pc, #348]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 800299c:	4313      	orrs	r3, r2
 800299e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029a0:	f7fe fb70 	bl	8001084 <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a6:	e00a      	b.n	80029be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a8:	f7fe fb6c 	bl	8001084 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e095      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029be:	4b4e      	ldr	r3, [pc, #312]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 020c 	and.w	r2, r3, #12
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d1eb      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d023      	beq.n	8002a24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e8:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	4a42      	ldr	r2, [pc, #264]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 80029ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0308 	and.w	r3, r3, #8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d007      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a00:	4b3d      	ldr	r3, [pc, #244]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a08:	4a3b      	ldr	r2, [pc, #236]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a10:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4936      	ldr	r1, [pc, #216]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	608b      	str	r3, [r1, #8]
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	2b80      	cmp	r3, #128	; 0x80
 8002a28:	d105      	bne.n	8002a36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	4a32      	ldr	r2, [pc, #200]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a36:	4b2f      	ldr	r3, [pc, #188]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d21d      	bcs.n	8002a80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a44:	4b2b      	ldr	r3, [pc, #172]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f023 020f 	bic.w	r2, r3, #15
 8002a4c:	4929      	ldr	r1, [pc, #164]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a54:	f7fe fb16 	bl	8001084 <HAL_GetTick>
 8002a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5c:	f7fe fb12 	bl	8001084 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e03b      	b.n	8002aea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <HAL_RCC_ClockConfig+0x260>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d1ed      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d008      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a8c:	4b1a      	ldr	r3, [pc, #104]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4917      	ldr	r1, [pc, #92]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d009      	beq.n	8002abe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002aaa:	4b13      	ldr	r3, [pc, #76]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	490f      	ldr	r1, [pc, #60]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002abe:	f000 f825 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8002ac2:	4601      	mov	r1, r0
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <HAL_RCC_ClockConfig+0x264>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	091b      	lsrs	r3, r3, #4
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	4a0c      	ldr	r2, [pc, #48]	; (8002b00 <HAL_RCC_ClockConfig+0x26c>)
 8002ad0:	5cd3      	ldrb	r3, [r2, r3]
 8002ad2:	f003 031f 	and.w	r3, r3, #31
 8002ad6:	fa21 f303 	lsr.w	r3, r1, r3
 8002ada:	4a0a      	ldr	r2, [pc, #40]	; (8002b04 <HAL_RCC_ClockConfig+0x270>)
 8002adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <HAL_RCC_ClockConfig+0x274>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fa82 	bl	8000fec <HAL_InitTick>
 8002ae8:	4603      	mov	r3, r0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40022000 	.word	0x40022000
 8002af8:	40021000 	.word	0x40021000
 8002afc:	04c4b400 	.word	0x04c4b400
 8002b00:	08009790 	.word	0x08009790
 8002b04:	20000000 	.word	0x20000000
 8002b08:	20000004 	.word	0x20000004

08002b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002b12:	4b2c      	ldr	r3, [pc, #176]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d102      	bne.n	8002b24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b1e:	4b2a      	ldr	r3, [pc, #168]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	e047      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b24:	4b27      	ldr	r3, [pc, #156]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d102      	bne.n	8002b36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b30:	4b26      	ldr	r3, [pc, #152]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	e03e      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002b36:	4b23      	ldr	r3, [pc, #140]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b0c      	cmp	r3, #12
 8002b40:	d136      	bne.n	8002bb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b42:	4b20      	ldr	r3, [pc, #128]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b4c:	4b1d      	ldr	r3, [pc, #116]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3301      	adds	r3, #1
 8002b58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d10c      	bne.n	8002b7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b60:	4a1a      	ldr	r2, [pc, #104]	; (8002bcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b68:	4a16      	ldr	r2, [pc, #88]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b6a:	68d2      	ldr	r2, [r2, #12]
 8002b6c:	0a12      	lsrs	r2, r2, #8
 8002b6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	617b      	str	r3, [r7, #20]
      break;
 8002b78:	e00c      	b.n	8002b94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b7a:	4a13      	ldr	r2, [pc, #76]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b82:	4a10      	ldr	r2, [pc, #64]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b84:	68d2      	ldr	r2, [r2, #12]
 8002b86:	0a12      	lsrs	r2, r2, #8
 8002b88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b8c:	fb02 f303 	mul.w	r3, r2, r3
 8002b90:	617b      	str	r3, [r7, #20]
      break;
 8002b92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	0e5b      	lsrs	r3, r3, #25
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002ba4:	697a      	ldr	r2, [r7, #20]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	e001      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002bb4:	693b      	ldr	r3, [r7, #16]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	016e3600 	.word	0x016e3600

08002bd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bd4:	4b03      	ldr	r3, [pc, #12]	; (8002be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000000 	.word	0x20000000

08002be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002bec:	f7ff fff0 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4601      	mov	r1, r0
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4a04      	ldr	r2, [pc, #16]	; (8002c10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bfe:	5cd3      	ldrb	r3, [r2, r3]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	080097a0 	.word	0x080097a0

08002c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c18:	f7ff ffda 	bl	8002bd0 <HAL_RCC_GetHCLKFreq>
 8002c1c:	4601      	mov	r1, r0
 8002c1e:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	0adb      	lsrs	r3, r3, #11
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	4a04      	ldr	r2, [pc, #16]	; (8002c3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c2a:	5cd3      	ldrb	r3, [r2, r3]
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	080097a0 	.word	0x080097a0

08002c40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c46:	4b1e      	ldr	r3, [pc, #120]	; (8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d10c      	bne.n	8002c7e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c64:	4a17      	ldr	r2, [pc, #92]	; (8002cc4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6c:	4a14      	ldr	r2, [pc, #80]	; (8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c6e:	68d2      	ldr	r2, [r2, #12]
 8002c70:	0a12      	lsrs	r2, r2, #8
 8002c72:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c76:	fb02 f303 	mul.w	r3, r2, r3
 8002c7a:	617b      	str	r3, [r7, #20]
    break;
 8002c7c:	e00c      	b.n	8002c98 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c7e:	4a12      	ldr	r2, [pc, #72]	; (8002cc8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c86:	4a0e      	ldr	r2, [pc, #56]	; (8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c88:	68d2      	ldr	r2, [r2, #12]
 8002c8a:	0a12      	lsrs	r2, r2, #8
 8002c8c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c90:	fb02 f303 	mul.w	r3, r2, r3
 8002c94:	617b      	str	r3, [r7, #20]
    break;
 8002c96:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c98:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	0e5b      	lsrs	r3, r3, #25
 8002c9e:	f003 0303 	and.w	r3, r3, #3
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002cb2:	687b      	ldr	r3, [r7, #4]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	371c      	adds	r7, #28
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	016e3600 	.word	0x016e3600
 8002cc8:	00f42400 	.word	0x00f42400

08002ccc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cd8:	2300      	movs	r3, #0
 8002cda:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 8098 	beq.w	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cee:	4b43      	ldr	r3, [pc, #268]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10d      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cfa:	4b40      	ldr	r3, [pc, #256]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfe:	4a3f      	ldr	r2, [pc, #252]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d04:	6593      	str	r3, [r2, #88]	; 0x58
 8002d06:	4b3d      	ldr	r3, [pc, #244]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d12:	2301      	movs	r3, #1
 8002d14:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d16:	4b3a      	ldr	r3, [pc, #232]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a39      	ldr	r2, [pc, #228]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d20:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d22:	f7fe f9af 	bl	8001084 <HAL_GetTick>
 8002d26:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d28:	e009      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2a:	f7fe f9ab 	bl	8001084 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d902      	bls.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	74fb      	strb	r3, [r7, #19]
        break;
 8002d3c:	e005      	b.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d3e:	4b30      	ldr	r3, [pc, #192]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d0ef      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002d4a:	7cfb      	ldrb	r3, [r7, #19]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d159      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d50:	4b2a      	ldr	r3, [pc, #168]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d5a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d01e      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d019      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d6c:	4b23      	ldr	r3, [pc, #140]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d78:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7e:	4a1f      	ldr	r2, [pc, #124]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d88:	4b1c      	ldr	r3, [pc, #112]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8e:	4a1b      	ldr	r2, [pc, #108]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d98:	4a18      	ldr	r2, [pc, #96]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d016      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002daa:	f7fe f96b 	bl	8001084 <HAL_GetTick>
 8002dae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002db0:	e00b      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db2:	f7fe f967 	bl	8001084 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d902      	bls.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	74fb      	strb	r3, [r7, #19]
            break;
 8002dc8:	e006      	b.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dca:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ec      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002dd8:	7cfb      	ldrb	r3, [r7, #19]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10b      	bne.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dde:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dec:	4903      	ldr	r1, [pc, #12]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002df4:	e008      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002df6:	7cfb      	ldrb	r3, [r7, #19]
 8002df8:	74bb      	strb	r3, [r7, #18]
 8002dfa:	e005      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e04:	7cfb      	ldrb	r3, [r7, #19]
 8002e06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e08:	7c7b      	ldrb	r3, [r7, #17]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d105      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e0e:	4baf      	ldr	r3, [pc, #700]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e12:	4aae      	ldr	r2, [pc, #696]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e18:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00a      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e26:	4ba9      	ldr	r3, [pc, #676]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2c:	f023 0203 	bic.w	r2, r3, #3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	49a5      	ldr	r1, [pc, #660]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00a      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e48:	4ba0      	ldr	r3, [pc, #640]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4e:	f023 020c 	bic.w	r2, r3, #12
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	499d      	ldr	r1, [pc, #628]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e6a:	4b98      	ldr	r3, [pc, #608]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e70:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4994      	ldr	r1, [pc, #592]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e8c:	4b8f      	ldr	r3, [pc, #572]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	498c      	ldr	r1, [pc, #560]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0310 	and.w	r3, r3, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00a      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002eae:	4b87      	ldr	r3, [pc, #540]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	4983      	ldr	r1, [pc, #524]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0320 	and.w	r3, r3, #32
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00a      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ed0:	4b7e      	ldr	r3, [pc, #504]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	497b      	ldr	r1, [pc, #492]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ef2:	4b76      	ldr	r3, [pc, #472]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	69db      	ldr	r3, [r3, #28]
 8002f00:	4972      	ldr	r1, [pc, #456]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00a      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f14:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f1a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	496a      	ldr	r1, [pc, #424]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00a      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f36:	4b65      	ldr	r3, [pc, #404]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	4961      	ldr	r1, [pc, #388]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00a      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f58:	4b5c      	ldr	r3, [pc, #368]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f5e:	f023 0203 	bic.w	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f66:	4959      	ldr	r1, [pc, #356]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f7a:	4b54      	ldr	r3, [pc, #336]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f88:	4950      	ldr	r1, [pc, #320]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d015      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f9c:	4b4b      	ldr	r3, [pc, #300]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4948      	ldr	r1, [pc, #288]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fba:	d105      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fbc:	4b43      	ldr	r3, [pc, #268]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4a42      	ldr	r2, [pc, #264]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fc6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d015      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002fd4:	4b3d      	ldr	r3, [pc, #244]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe2:	493a      	ldr	r1, [pc, #232]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ff2:	d105      	bne.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ff4:	4b35      	ldr	r3, [pc, #212]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4a34      	ldr	r2, [pc, #208]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8002ffa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ffe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d015      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800300c:	4b2f      	ldr	r3, [pc, #188]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301a:	492c      	ldr	r1, [pc, #176]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003026:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800302a:	d105      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800302c:	4b27      	ldr	r3, [pc, #156]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	4a26      	ldr	r2, [pc, #152]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003032:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003036:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d015      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003044:	4b21      	ldr	r3, [pc, #132]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003052:	491e      	ldr	r1, [pc, #120]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003062:	d105      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	4a18      	ldr	r2, [pc, #96]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800306a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800306e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d015      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800307c:	4b13      	ldr	r3, [pc, #76]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800307e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003082:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	4910      	ldr	r1, [pc, #64]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800308c:	4313      	orrs	r3, r2
 800308e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800309a:	d105      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4a0a      	ldr	r2, [pc, #40]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d018      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	4902      	ldr	r1, [pc, #8]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80030ca:	e001      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80030cc:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030d8:	d105      	bne.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030da:	4b21      	ldr	r3, [pc, #132]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	4a20      	ldr	r2, [pc, #128]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80030e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e4:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d015      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80030f2:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003100:	4917      	ldr	r1, [pc, #92]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003110:	d105      	bne.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003112:	4b13      	ldr	r3, [pc, #76]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	4a12      	ldr	r2, [pc, #72]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800311c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d015      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800312a:	4b0d      	ldr	r3, [pc, #52]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800312c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003130:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003138:	4909      	ldr	r1, [pc, #36]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003144:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003148:	d105      	bne.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800314a:	4b05      	ldr	r3, [pc, #20]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	4a04      	ldr	r2, [pc, #16]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003150:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003154:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003156:	7cbb      	ldrb	r3, [r7, #18]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40021000 	.word	0x40021000

08003164 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e084      	b.n	8003280 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d106      	bne.n	8003196 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7fd fd93 	bl	8000cbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2202      	movs	r2, #2
 800319a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ac:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031b6:	d902      	bls.n	80031be <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	e002      	b.n	80031c4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80031be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80031cc:	d007      	beq.n	80031de <HAL_SPI_Init+0x7a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031d6:	d002      	beq.n	80031de <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031ee:	d903      	bls.n	80031f8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2202      	movs	r2, #2
 80031f4:	631a      	str	r2, [r3, #48]	; 0x30
 80031f6:	e002      	b.n	80031fe <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	431a      	orrs	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	431a      	orrs	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	ea42 0103 	orr.w	r1, r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	0c1b      	lsrs	r3, r3, #16
 800323e:	f003 0204 	and.w	r2, r3, #4
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324c:	431a      	orrs	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	ea42 0103 	orr.w	r1, r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	430a      	orrs	r2, r1
 800325e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	69da      	ldr	r2, [r3, #28]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800326e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	4613      	mov	r3, r2
 8003296:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_SPI_Transmit+0x22>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e150      	b.n	800354c <HAL_SPI_Transmit+0x2c4>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032b2:	f7fd fee7 	bl	8001084 <HAL_GetTick>
 80032b6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80032b8:	88fb      	ldrh	r3, [r7, #6]
 80032ba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d002      	beq.n	80032ce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80032c8:	2302      	movs	r3, #2
 80032ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032cc:	e135      	b.n	800353a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <HAL_SPI_Transmit+0x52>
 80032d4:	88fb      	ldrh	r3, [r7, #6]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d102      	bne.n	80032e0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80032de:	e12c      	b.n	800353a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2203      	movs	r2, #3
 80032e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	88fa      	ldrh	r2, [r7, #6]
 80032f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	88fa      	ldrh	r2, [r7, #6]
 80032fe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2200      	movs	r2, #0
 8003320:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800332a:	d107      	bne.n	800333c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800333a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003346:	2b40      	cmp	r3, #64	; 0x40
 8003348:	d007      	beq.n	800335a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003358:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003362:	d94b      	bls.n	80033fc <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <HAL_SPI_Transmit+0xea>
 800336c:	8afb      	ldrh	r3, [r7, #22]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d13e      	bne.n	80033f0 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003376:	881a      	ldrh	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003382:	1c9a      	adds	r2, r3, #2
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003396:	e02b      	b.n	80033f0 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d112      	bne.n	80033cc <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	881a      	ldrh	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b6:	1c9a      	adds	r2, r3, #2
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80033ca:	e011      	b.n	80033f0 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033cc:	f7fd fe5a 	bl	8001084 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d803      	bhi.n	80033e4 <HAL_SPI_Transmit+0x15c>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e2:	d102      	bne.n	80033ea <HAL_SPI_Transmit+0x162>
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d102      	bne.n	80033f0 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80033ee:	e0a4      	b.n	800353a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1ce      	bne.n	8003398 <HAL_SPI_Transmit+0x110>
 80033fa:	e07c      	b.n	80034f6 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_SPI_Transmit+0x182>
 8003404:	8afb      	ldrh	r3, [r7, #22]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d170      	bne.n	80034ec <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800340e:	b29b      	uxth	r3, r3
 8003410:	2b01      	cmp	r3, #1
 8003412:	d912      	bls.n	800343a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003418:	881a      	ldrh	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003424:	1c9a      	adds	r2, r3, #2
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800342e:	b29b      	uxth	r3, r3
 8003430:	3b02      	subs	r3, #2
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003438:	e058      	b.n	80034ec <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	330c      	adds	r3, #12
 8003444:	7812      	ldrb	r2, [r2, #0]
 8003446:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003456:	b29b      	uxth	r3, r3
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003460:	e044      	b.n	80034ec <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b02      	cmp	r3, #2
 800346e:	d12b      	bne.n	80034c8 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b01      	cmp	r3, #1
 8003478:	d912      	bls.n	80034a0 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347e:	881a      	ldrh	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348a:	1c9a      	adds	r2, r3, #2
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003494:	b29b      	uxth	r3, r3
 8003496:	3b02      	subs	r3, #2
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800349e:	e025      	b.n	80034ec <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	330c      	adds	r3, #12
 80034aa:	7812      	ldrb	r2, [r2, #0]
 80034ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034bc:	b29b      	uxth	r3, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034c6:	e011      	b.n	80034ec <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034c8:	f7fd fddc 	bl	8001084 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d803      	bhi.n	80034e0 <HAL_SPI_Transmit+0x258>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034de:	d102      	bne.n	80034e6 <HAL_SPI_Transmit+0x25e>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d102      	bne.n	80034ec <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80034ea:	e026      	b.n	800353a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1b5      	bne.n	8003462 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	6839      	ldr	r1, [r7, #0]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fca2 	bl	8003e44 <SPI_EndRxTxTransaction>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d002      	beq.n	800350c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2220      	movs	r2, #32
 800350a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10a      	bne.n	800352a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003514:	2300      	movs	r3, #0
 8003516:	613b      	str	r3, [r7, #16]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	613b      	str	r3, [r7, #16]
 8003528:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	77fb      	strb	r3, [r7, #31]
 8003536:	e000      	b.n	800353a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8003538:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800354a:	7ffb      	ldrb	r3, [r7, #31]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3720      	adds	r7, #32
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b088      	sub	sp, #32
 8003558:	af02      	add	r7, sp, #8
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	4613      	mov	r3, r2
 8003562:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003570:	d112      	bne.n	8003598 <HAL_SPI_Receive+0x44>
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10e      	bne.n	8003598 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2204      	movs	r2, #4
 800357e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003582:	88fa      	ldrh	r2, [r7, #6]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	4613      	mov	r3, r2
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	68b9      	ldr	r1, [r7, #8]
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f908 	bl	80037a4 <HAL_SPI_TransmitReceive>
 8003594:	4603      	mov	r3, r0
 8003596:	e101      	b.n	800379c <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d101      	bne.n	80035a6 <HAL_SPI_Receive+0x52>
 80035a2:	2302      	movs	r3, #2
 80035a4:	e0fa      	b.n	800379c <HAL_SPI_Receive+0x248>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035ae:	f7fd fd69 	bl	8001084 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d002      	beq.n	80035c6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80035c0:	2302      	movs	r3, #2
 80035c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80035c4:	e0e1      	b.n	800378a <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d002      	beq.n	80035d2 <HAL_SPI_Receive+0x7e>
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d102      	bne.n	80035d8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80035d6:	e0d8      	b.n	800378a <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2204      	movs	r2, #4
 80035dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	88fa      	ldrh	r2, [r7, #6]
 80035f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	88fa      	ldrh	r2, [r7, #6]
 80035f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003622:	d908      	bls.n	8003636 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003632:	605a      	str	r2, [r3, #4]
 8003634:	e007      	b.n	8003646 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003644:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800364e:	d107      	bne.n	8003660 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800365e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366a:	2b40      	cmp	r3, #64	; 0x40
 800366c:	d007      	beq.n	800367e <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800367c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003686:	d867      	bhi.n	8003758 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003688:	e030      	b.n	80036ec <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b01      	cmp	r3, #1
 8003696:	d117      	bne.n	80036c8 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f103 020c 	add.w	r2, r3, #12
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	7812      	ldrb	r2, [r2, #0]
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80036c6:	e011      	b.n	80036ec <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036c8:	f7fd fcdc 	bl	8001084 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d803      	bhi.n	80036e0 <HAL_SPI_Receive+0x18c>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036de:	d102      	bne.n	80036e6 <HAL_SPI_Receive+0x192>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d102      	bne.n	80036ec <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80036ea:	e04e      	b.n	800378a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1c8      	bne.n	800368a <HAL_SPI_Receive+0x136>
 80036f8:	e034      	b.n	8003764 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b01      	cmp	r3, #1
 8003706:	d115      	bne.n	8003734 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68da      	ldr	r2, [r3, #12]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	b292      	uxth	r2, r2
 8003714:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	1c9a      	adds	r2, r3, #2
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003726:	b29b      	uxth	r3, r3
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003732:	e011      	b.n	8003758 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003734:	f7fd fca6 	bl	8001084 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d803      	bhi.n	800374c <HAL_SPI_Receive+0x1f8>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374a:	d102      	bne.n	8003752 <HAL_SPI_Receive+0x1fe>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d102      	bne.n	8003758 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003756:	e018      	b.n	800378a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800375e:	b29b      	uxth	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1ca      	bne.n	80036fa <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	6839      	ldr	r1, [r7, #0]
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 fb13 	bl	8003d94 <SPI_EndRxTransaction>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d002      	beq.n	800377a <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2220      	movs	r2, #32
 8003778:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800377e:	2b00      	cmp	r3, #0
 8003780:	d002      	beq.n	8003788 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	75fb      	strb	r3, [r7, #23]
 8003786:	e000      	b.n	800378a <HAL_SPI_Receive+0x236>
  }

error :
 8003788:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800379a:	7dfb      	ldrb	r3, [r7, #23]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08a      	sub	sp, #40	; 0x28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037b2:	2301      	movs	r3, #1
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d101      	bne.n	80037ca <HAL_SPI_TransmitReceive+0x26>
 80037c6:	2302      	movs	r3, #2
 80037c8:	e1fb      	b.n	8003bc2 <HAL_SPI_TransmitReceive+0x41e>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037d2:	f7fd fc57 	bl	8001084 <HAL_GetTick>
 80037d6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80037de:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80037e6:	887b      	ldrh	r3, [r7, #2]
 80037e8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80037ea:	887b      	ldrh	r3, [r7, #2]
 80037ec:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037ee:	7efb      	ldrb	r3, [r7, #27]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d00e      	beq.n	8003812 <HAL_SPI_TransmitReceive+0x6e>
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037fa:	d106      	bne.n	800380a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <HAL_SPI_TransmitReceive+0x66>
 8003804:	7efb      	ldrb	r3, [r7, #27]
 8003806:	2b04      	cmp	r3, #4
 8003808:	d003      	beq.n	8003812 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800380a:	2302      	movs	r3, #2
 800380c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003810:	e1cd      	b.n	8003bae <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_SPI_TransmitReceive+0x80>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d002      	beq.n	8003824 <HAL_SPI_TransmitReceive+0x80>
 800381e:	887b      	ldrh	r3, [r7, #2]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d103      	bne.n	800382c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800382a:	e1c0      	b.n	8003bae <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b04      	cmp	r3, #4
 8003836:	d003      	beq.n	8003840 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2205      	movs	r2, #5
 800383c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	887a      	ldrh	r2, [r7, #2]
 8003850:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	887a      	ldrh	r2, [r7, #2]
 8003858:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	887a      	ldrh	r2, [r7, #2]
 8003866:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	887a      	ldrh	r2, [r7, #2]
 800386c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003882:	d802      	bhi.n	800388a <HAL_SPI_TransmitReceive+0xe6>
 8003884:	8a3b      	ldrh	r3, [r7, #16]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d908      	bls.n	800389c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003898:	605a      	str	r2, [r3, #4]
 800389a:	e007      	b.n	80038ac <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038aa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b6:	2b40      	cmp	r3, #64	; 0x40
 80038b8:	d007      	beq.n	80038ca <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038d2:	d97c      	bls.n	80039ce <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d002      	beq.n	80038e2 <HAL_SPI_TransmitReceive+0x13e>
 80038dc:	8a7b      	ldrh	r3, [r7, #18]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d169      	bne.n	80039b6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e6:	881a      	ldrh	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f2:	1c9a      	adds	r2, r3, #2
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003906:	e056      	b.n	80039b6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b02      	cmp	r3, #2
 8003914:	d11b      	bne.n	800394e <HAL_SPI_TransmitReceive+0x1aa>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800391a:	b29b      	uxth	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d016      	beq.n	800394e <HAL_SPI_TransmitReceive+0x1aa>
 8003920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003922:	2b01      	cmp	r3, #1
 8003924:	d113      	bne.n	800394e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392a:	881a      	ldrh	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003936:	1c9a      	adds	r2, r3, #2
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800394a:	2300      	movs	r3, #0
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b01      	cmp	r3, #1
 800395a:	d11c      	bne.n	8003996 <HAL_SPI_TransmitReceive+0x1f2>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003962:	b29b      	uxth	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d016      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	b292      	uxth	r2, r2
 8003974:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	1c9a      	adds	r2, r3, #2
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003986:	b29b      	uxth	r3, r3
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003992:	2301      	movs	r3, #1
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003996:	f7fd fb75 	bl	8001084 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d807      	bhi.n	80039b6 <HAL_SPI_TransmitReceive+0x212>
 80039a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ac:	d003      	beq.n	80039b6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80039b4:	e0fb      	b.n	8003bae <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1a3      	bne.n	8003908 <HAL_SPI_TransmitReceive+0x164>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d19d      	bne.n	8003908 <HAL_SPI_TransmitReceive+0x164>
 80039cc:	e0df      	b.n	8003b8e <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_SPI_TransmitReceive+0x23a>
 80039d6:	8a7b      	ldrh	r3, [r7, #18]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	f040 80cb 	bne.w	8003b74 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d912      	bls.n	8003a0e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ec:	881a      	ldrh	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f8:	1c9a      	adds	r2, r3, #2
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	3b02      	subs	r3, #2
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a0c:	e0b2      	b.n	8003b74 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	330c      	adds	r3, #12
 8003a18:	7812      	ldrb	r2, [r2, #0]
 8003a1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a34:	e09e      	b.n	8003b74 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d134      	bne.n	8003aae <HAL_SPI_TransmitReceive+0x30a>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d02f      	beq.n	8003aae <HAL_SPI_TransmitReceive+0x30a>
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d12c      	bne.n	8003aae <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d912      	bls.n	8003a84 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6e:	1c9a      	adds	r2, r3, #2
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b02      	subs	r3, #2
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a82:	e012      	b.n	8003aaa <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	330c      	adds	r3, #12
 8003a8e:	7812      	ldrb	r2, [r2, #0]
 8003a90:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d148      	bne.n	8003b4e <HAL_SPI_TransmitReceive+0x3aa>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d042      	beq.n	8003b4e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d923      	bls.n	8003b1c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	b292      	uxth	r2, r2
 8003ae0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	1c9a      	adds	r2, r3, #2
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b02      	subs	r3, #2
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d81f      	bhi.n	8003b4a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b18:	605a      	str	r2, [r3, #4]
 8003b1a:	e016      	b.n	8003b4a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f103 020c 	add.w	r2, r3, #12
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b28:	7812      	ldrb	r2, [r2, #0]
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b4e:	f7fd fa99 	bl	8001084 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d803      	bhi.n	8003b66 <HAL_SPI_TransmitReceive+0x3c2>
 8003b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d102      	bne.n	8003b6c <HAL_SPI_TransmitReceive+0x3c8>
 8003b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d103      	bne.n	8003b74 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003b72:	e01c      	b.n	8003bae <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f47f af5b 	bne.w	8003a36 <HAL_SPI_TransmitReceive+0x292>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f47f af54 	bne.w	8003a36 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b8e:	69fa      	ldr	r2, [r7, #28]
 8003b90:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 f956 	bl	8003e44 <SPI_EndRxTxTransaction>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d006      	beq.n	8003bac <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	661a      	str	r2, [r3, #96]	; 0x60
 8003baa:	e000      	b.n	8003bae <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003bac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3728      	adds	r7, #40	; 0x28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003bd8:	b2db      	uxtb	r3, r3
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b084      	sub	sp, #16
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	60f8      	str	r0, [r7, #12]
 8003bee:	60b9      	str	r1, [r7, #8]
 8003bf0:	603b      	str	r3, [r7, #0]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bf6:	e04c      	b.n	8003c92 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfe:	d048      	beq.n	8003c92 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003c00:	f7fd fa40 	bl	8001084 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d902      	bls.n	8003c16 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d13d      	bne.n	8003c92 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c2e:	d111      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c38:	d004      	beq.n	8003c44 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c42:	d107      	bne.n	8003c54 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c5c:	d10f      	bne.n	8003c7e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e00f      	b.n	8003cb2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	bf0c      	ite	eq
 8003ca2:	2301      	moveq	r3, #1
 8003ca4:	2300      	movne	r3, #0
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	461a      	mov	r2, r3
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d1a3      	bne.n	8003bf8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	60f8      	str	r0, [r7, #12]
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
 8003cc6:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8003cc8:	e057      	b.n	8003d7a <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003cd0:	d106      	bne.n	8003ce0 <SPI_WaitFifoStateUntilTimeout+0x26>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d103      	bne.n	8003ce0 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	330c      	adds	r3, #12
 8003cde:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce6:	d048      	beq.n	8003d7a <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003ce8:	f7fd f9cc 	bl	8001084 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d902      	bls.n	8003cfe <SPI_WaitFifoStateUntilTimeout+0x44>
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d13d      	bne.n	8003d7a <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d16:	d111      	bne.n	8003d3c <SPI_WaitFifoStateUntilTimeout+0x82>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d20:	d004      	beq.n	8003d2c <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d2a:	d107      	bne.n	8003d3c <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d44:	d10f      	bne.n	8003d66 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e008      	b.n	8003d8c <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	4013      	ands	r3, r2
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d19f      	bne.n	8003cca <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003da8:	d111      	bne.n	8003dce <SPI_EndRxTransaction+0x3a>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003db2:	d004      	beq.n	8003dbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dbc:	d107      	bne.n	8003dce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dcc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2180      	movs	r1, #128	; 0x80
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f7ff ff04 	bl	8003be6 <SPI_WaitFlagStateUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d007      	beq.n	8003df4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003de8:	f043 0220 	orr.w	r2, r3, #32
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e023      	b.n	8003e3c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dfc:	d11d      	bne.n	8003e3a <SPI_EndRxTransaction+0xa6>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e06:	d004      	beq.n	8003e12 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e10:	d113      	bne.n	8003e3a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f7ff ff4b 	bl	8003cba <SPI_WaitFifoStateUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e2e:	f043 0220 	orr.w	r2, r3, #32
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e000      	b.n	8003e3c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af02      	add	r7, sp, #8
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f7ff ff2c 	bl	8003cba <SPI_WaitFifoStateUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d007      	beq.n	8003e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e6c:	f043 0220 	orr.w	r2, r3, #32
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e027      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2180      	movs	r1, #128	; 0x80
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f7ff feaf 	bl	8003be6 <SPI_WaitFlagStateUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d007      	beq.n	8003e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e92:	f043 0220 	orr.w	r2, r3, #32
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e014      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f7ff ff05 	bl	8003cba <SPI_WaitFifoStateUntilTimeout>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eba:	f043 0220 	orr.w	r2, r3, #32
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e000      	b.n	8003ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e042      	b.n	8003f68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d106      	bne.n	8003efa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7fc fff5 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2224      	movs	r2, #36	; 0x24
 8003efe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0201 	bic.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 f82c 	bl	8003f70 <UART_SetConfig>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e022      	b.n	8003f68 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f001 fa0e 	bl	800534c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0201 	orr.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f001 fa95 	bl	8005490 <UART_CheckIdleState>
 8003f66:	4603      	mov	r3, r0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f70:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003f74:	b08a      	sub	sp, #40	; 0x28
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	431a      	orrs	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	4baa      	ldr	r3, [pc, #680]	; (8004258 <UART_SetConfig+0x2e8>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6812      	ldr	r2, [r2, #0]
 8003fb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fb8:	430b      	orrs	r3, r1
 8003fba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a9f      	ldr	r2, [pc, #636]	; (800425c <UART_SetConfig+0x2ec>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d004      	beq.n	8003fec <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003ff6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6812      	ldr	r2, [r2, #0]
 8003ffe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004000:	430b      	orrs	r3, r1
 8004002:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400a:	f023 010f 	bic.w	r1, r3, #15
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a90      	ldr	r2, [pc, #576]	; (8004260 <UART_SetConfig+0x2f0>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d126      	bne.n	8004072 <UART_SetConfig+0x102>
 8004024:	4b8f      	ldr	r3, [pc, #572]	; (8004264 <UART_SetConfig+0x2f4>)
 8004026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b03      	cmp	r3, #3
 8004030:	d81a      	bhi.n	8004068 <UART_SetConfig+0xf8>
 8004032:	a201      	add	r2, pc, #4	; (adr r2, 8004038 <UART_SetConfig+0xc8>)
 8004034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004038:	08004049 	.word	0x08004049
 800403c:	08004059 	.word	0x08004059
 8004040:	08004051 	.word	0x08004051
 8004044:	08004061 	.word	0x08004061
 8004048:	2301      	movs	r3, #1
 800404a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800404e:	e116      	b.n	800427e <UART_SetConfig+0x30e>
 8004050:	2302      	movs	r3, #2
 8004052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004056:	e112      	b.n	800427e <UART_SetConfig+0x30e>
 8004058:	2304      	movs	r3, #4
 800405a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800405e:	e10e      	b.n	800427e <UART_SetConfig+0x30e>
 8004060:	2308      	movs	r3, #8
 8004062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004066:	e10a      	b.n	800427e <UART_SetConfig+0x30e>
 8004068:	2310      	movs	r3, #16
 800406a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800406e:	bf00      	nop
 8004070:	e105      	b.n	800427e <UART_SetConfig+0x30e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a7c      	ldr	r2, [pc, #496]	; (8004268 <UART_SetConfig+0x2f8>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d138      	bne.n	80040ee <UART_SetConfig+0x17e>
 800407c:	4b79      	ldr	r3, [pc, #484]	; (8004264 <UART_SetConfig+0x2f4>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b0c      	cmp	r3, #12
 8004088:	d82c      	bhi.n	80040e4 <UART_SetConfig+0x174>
 800408a:	a201      	add	r2, pc, #4	; (adr r2, 8004090 <UART_SetConfig+0x120>)
 800408c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004090:	080040c5 	.word	0x080040c5
 8004094:	080040e5 	.word	0x080040e5
 8004098:	080040e5 	.word	0x080040e5
 800409c:	080040e5 	.word	0x080040e5
 80040a0:	080040d5 	.word	0x080040d5
 80040a4:	080040e5 	.word	0x080040e5
 80040a8:	080040e5 	.word	0x080040e5
 80040ac:	080040e5 	.word	0x080040e5
 80040b0:	080040cd 	.word	0x080040cd
 80040b4:	080040e5 	.word	0x080040e5
 80040b8:	080040e5 	.word	0x080040e5
 80040bc:	080040e5 	.word	0x080040e5
 80040c0:	080040dd 	.word	0x080040dd
 80040c4:	2300      	movs	r3, #0
 80040c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ca:	e0d8      	b.n	800427e <UART_SetConfig+0x30e>
 80040cc:	2302      	movs	r3, #2
 80040ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040d2:	e0d4      	b.n	800427e <UART_SetConfig+0x30e>
 80040d4:	2304      	movs	r3, #4
 80040d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040da:	e0d0      	b.n	800427e <UART_SetConfig+0x30e>
 80040dc:	2308      	movs	r3, #8
 80040de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040e2:	e0cc      	b.n	800427e <UART_SetConfig+0x30e>
 80040e4:	2310      	movs	r3, #16
 80040e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ea:	bf00      	nop
 80040ec:	e0c7      	b.n	800427e <UART_SetConfig+0x30e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a5e      	ldr	r2, [pc, #376]	; (800426c <UART_SetConfig+0x2fc>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d125      	bne.n	8004144 <UART_SetConfig+0x1d4>
 80040f8:	4b5a      	ldr	r3, [pc, #360]	; (8004264 <UART_SetConfig+0x2f4>)
 80040fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004102:	2b10      	cmp	r3, #16
 8004104:	d011      	beq.n	800412a <UART_SetConfig+0x1ba>
 8004106:	2b10      	cmp	r3, #16
 8004108:	d802      	bhi.n	8004110 <UART_SetConfig+0x1a0>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d005      	beq.n	800411a <UART_SetConfig+0x1aa>
 800410e:	e014      	b.n	800413a <UART_SetConfig+0x1ca>
 8004110:	2b20      	cmp	r3, #32
 8004112:	d006      	beq.n	8004122 <UART_SetConfig+0x1b2>
 8004114:	2b30      	cmp	r3, #48	; 0x30
 8004116:	d00c      	beq.n	8004132 <UART_SetConfig+0x1c2>
 8004118:	e00f      	b.n	800413a <UART_SetConfig+0x1ca>
 800411a:	2300      	movs	r3, #0
 800411c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004120:	e0ad      	b.n	800427e <UART_SetConfig+0x30e>
 8004122:	2302      	movs	r3, #2
 8004124:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004128:	e0a9      	b.n	800427e <UART_SetConfig+0x30e>
 800412a:	2304      	movs	r3, #4
 800412c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004130:	e0a5      	b.n	800427e <UART_SetConfig+0x30e>
 8004132:	2308      	movs	r3, #8
 8004134:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004138:	e0a1      	b.n	800427e <UART_SetConfig+0x30e>
 800413a:	2310      	movs	r3, #16
 800413c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004140:	bf00      	nop
 8004142:	e09c      	b.n	800427e <UART_SetConfig+0x30e>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a49      	ldr	r2, [pc, #292]	; (8004270 <UART_SetConfig+0x300>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d125      	bne.n	800419a <UART_SetConfig+0x22a>
 800414e:	4b45      	ldr	r3, [pc, #276]	; (8004264 <UART_SetConfig+0x2f4>)
 8004150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004154:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004158:	2b40      	cmp	r3, #64	; 0x40
 800415a:	d011      	beq.n	8004180 <UART_SetConfig+0x210>
 800415c:	2b40      	cmp	r3, #64	; 0x40
 800415e:	d802      	bhi.n	8004166 <UART_SetConfig+0x1f6>
 8004160:	2b00      	cmp	r3, #0
 8004162:	d005      	beq.n	8004170 <UART_SetConfig+0x200>
 8004164:	e014      	b.n	8004190 <UART_SetConfig+0x220>
 8004166:	2b80      	cmp	r3, #128	; 0x80
 8004168:	d006      	beq.n	8004178 <UART_SetConfig+0x208>
 800416a:	2bc0      	cmp	r3, #192	; 0xc0
 800416c:	d00c      	beq.n	8004188 <UART_SetConfig+0x218>
 800416e:	e00f      	b.n	8004190 <UART_SetConfig+0x220>
 8004170:	2300      	movs	r3, #0
 8004172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004176:	e082      	b.n	800427e <UART_SetConfig+0x30e>
 8004178:	2302      	movs	r3, #2
 800417a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800417e:	e07e      	b.n	800427e <UART_SetConfig+0x30e>
 8004180:	2304      	movs	r3, #4
 8004182:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004186:	e07a      	b.n	800427e <UART_SetConfig+0x30e>
 8004188:	2308      	movs	r3, #8
 800418a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800418e:	e076      	b.n	800427e <UART_SetConfig+0x30e>
 8004190:	2310      	movs	r3, #16
 8004192:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004196:	bf00      	nop
 8004198:	e071      	b.n	800427e <UART_SetConfig+0x30e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a35      	ldr	r2, [pc, #212]	; (8004274 <UART_SetConfig+0x304>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d129      	bne.n	80041f8 <UART_SetConfig+0x288>
 80041a4:	4b2f      	ldr	r3, [pc, #188]	; (8004264 <UART_SetConfig+0x2f4>)
 80041a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b2:	d014      	beq.n	80041de <UART_SetConfig+0x26e>
 80041b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b8:	d802      	bhi.n	80041c0 <UART_SetConfig+0x250>
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d007      	beq.n	80041ce <UART_SetConfig+0x25e>
 80041be:	e016      	b.n	80041ee <UART_SetConfig+0x27e>
 80041c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041c4:	d007      	beq.n	80041d6 <UART_SetConfig+0x266>
 80041c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041ca:	d00c      	beq.n	80041e6 <UART_SetConfig+0x276>
 80041cc:	e00f      	b.n	80041ee <UART_SetConfig+0x27e>
 80041ce:	2300      	movs	r3, #0
 80041d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041d4:	e053      	b.n	800427e <UART_SetConfig+0x30e>
 80041d6:	2302      	movs	r3, #2
 80041d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041dc:	e04f      	b.n	800427e <UART_SetConfig+0x30e>
 80041de:	2304      	movs	r3, #4
 80041e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041e4:	e04b      	b.n	800427e <UART_SetConfig+0x30e>
 80041e6:	2308      	movs	r3, #8
 80041e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ec:	e047      	b.n	800427e <UART_SetConfig+0x30e>
 80041ee:	2310      	movs	r3, #16
 80041f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041f4:	bf00      	nop
 80041f6:	e042      	b.n	800427e <UART_SetConfig+0x30e>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a17      	ldr	r2, [pc, #92]	; (800425c <UART_SetConfig+0x2ec>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d13a      	bne.n	8004278 <UART_SetConfig+0x308>
 8004202:	4b18      	ldr	r3, [pc, #96]	; (8004264 <UART_SetConfig+0x2f4>)
 8004204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004208:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800420c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004210:	d014      	beq.n	800423c <UART_SetConfig+0x2cc>
 8004212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004216:	d802      	bhi.n	800421e <UART_SetConfig+0x2ae>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d007      	beq.n	800422c <UART_SetConfig+0x2bc>
 800421c:	e016      	b.n	800424c <UART_SetConfig+0x2dc>
 800421e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004222:	d007      	beq.n	8004234 <UART_SetConfig+0x2c4>
 8004224:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004228:	d00c      	beq.n	8004244 <UART_SetConfig+0x2d4>
 800422a:	e00f      	b.n	800424c <UART_SetConfig+0x2dc>
 800422c:	2300      	movs	r3, #0
 800422e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004232:	e024      	b.n	800427e <UART_SetConfig+0x30e>
 8004234:	2302      	movs	r3, #2
 8004236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800423a:	e020      	b.n	800427e <UART_SetConfig+0x30e>
 800423c:	2304      	movs	r3, #4
 800423e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004242:	e01c      	b.n	800427e <UART_SetConfig+0x30e>
 8004244:	2308      	movs	r3, #8
 8004246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800424a:	e018      	b.n	800427e <UART_SetConfig+0x30e>
 800424c:	2310      	movs	r3, #16
 800424e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004252:	bf00      	nop
 8004254:	e013      	b.n	800427e <UART_SetConfig+0x30e>
 8004256:	bf00      	nop
 8004258:	cfff69f3 	.word	0xcfff69f3
 800425c:	40008000 	.word	0x40008000
 8004260:	40013800 	.word	0x40013800
 8004264:	40021000 	.word	0x40021000
 8004268:	40004400 	.word	0x40004400
 800426c:	40004800 	.word	0x40004800
 8004270:	40004c00 	.word	0x40004c00
 8004274:	40005000 	.word	0x40005000
 8004278:	2310      	movs	r3, #16
 800427a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a86      	ldr	r2, [pc, #536]	; (800449c <UART_SetConfig+0x52c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	f040 8422 	bne.w	8004ace <UART_SetConfig+0xb5e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800428a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800428e:	2b08      	cmp	r3, #8
 8004290:	f200 8173 	bhi.w	800457a <UART_SetConfig+0x60a>
 8004294:	a201      	add	r2, pc, #4	; (adr r2, 800429c <UART_SetConfig+0x32c>)
 8004296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429a:	bf00      	nop
 800429c:	080042c1 	.word	0x080042c1
 80042a0:	0800457b 	.word	0x0800457b
 80042a4:	08004363 	.word	0x08004363
 80042a8:	0800457b 	.word	0x0800457b
 80042ac:	080043fb 	.word	0x080043fb
 80042b0:	0800457b 	.word	0x0800457b
 80042b4:	0800457b 	.word	0x0800457b
 80042b8:	0800457b 	.word	0x0800457b
 80042bc:	080044cd 	.word	0x080044cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80042c0:	f7fe fc92 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 80042c4:	4602      	mov	r2, r0
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d044      	beq.n	8004358 <UART_SetConfig+0x3e8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d03e      	beq.n	8004354 <UART_SetConfig+0x3e4>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d038      	beq.n	8004350 <UART_SetConfig+0x3e0>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	2b03      	cmp	r3, #3
 80042e4:	d032      	beq.n	800434c <UART_SetConfig+0x3dc>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d02c      	beq.n	8004348 <UART_SetConfig+0x3d8>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	2b05      	cmp	r3, #5
 80042f4:	d026      	beq.n	8004344 <UART_SetConfig+0x3d4>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	2b06      	cmp	r3, #6
 80042fc:	d020      	beq.n	8004340 <UART_SetConfig+0x3d0>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004302:	2b07      	cmp	r3, #7
 8004304:	d01a      	beq.n	800433c <UART_SetConfig+0x3cc>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	2b08      	cmp	r3, #8
 800430c:	d014      	beq.n	8004338 <UART_SetConfig+0x3c8>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	2b09      	cmp	r3, #9
 8004314:	d00e      	beq.n	8004334 <UART_SetConfig+0x3c4>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	2b0a      	cmp	r3, #10
 800431c:	d008      	beq.n	8004330 <UART_SetConfig+0x3c0>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	2b0b      	cmp	r3, #11
 8004324:	d102      	bne.n	800432c <UART_SetConfig+0x3bc>
 8004326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800432a:	e016      	b.n	800435a <UART_SetConfig+0x3ea>
 800432c:	2301      	movs	r3, #1
 800432e:	e014      	b.n	800435a <UART_SetConfig+0x3ea>
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	e012      	b.n	800435a <UART_SetConfig+0x3ea>
 8004334:	2340      	movs	r3, #64	; 0x40
 8004336:	e010      	b.n	800435a <UART_SetConfig+0x3ea>
 8004338:	2320      	movs	r3, #32
 800433a:	e00e      	b.n	800435a <UART_SetConfig+0x3ea>
 800433c:	2310      	movs	r3, #16
 800433e:	e00c      	b.n	800435a <UART_SetConfig+0x3ea>
 8004340:	230c      	movs	r3, #12
 8004342:	e00a      	b.n	800435a <UART_SetConfig+0x3ea>
 8004344:	230a      	movs	r3, #10
 8004346:	e008      	b.n	800435a <UART_SetConfig+0x3ea>
 8004348:	2308      	movs	r3, #8
 800434a:	e006      	b.n	800435a <UART_SetConfig+0x3ea>
 800434c:	2306      	movs	r3, #6
 800434e:	e004      	b.n	800435a <UART_SetConfig+0x3ea>
 8004350:	2304      	movs	r3, #4
 8004352:	e002      	b.n	800435a <UART_SetConfig+0x3ea>
 8004354:	2302      	movs	r3, #2
 8004356:	e000      	b.n	800435a <UART_SetConfig+0x3ea>
 8004358:	2301      	movs	r3, #1
 800435a:	fbb2 f3f3 	udiv	r3, r2, r3
 800435e:	617b      	str	r3, [r7, #20]
        break;
 8004360:	e10e      	b.n	8004580 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	2b00      	cmp	r3, #0
 8004368:	d044      	beq.n	80043f4 <UART_SetConfig+0x484>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436e:	2b01      	cmp	r3, #1
 8004370:	d03e      	beq.n	80043f0 <UART_SetConfig+0x480>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004376:	2b02      	cmp	r3, #2
 8004378:	d038      	beq.n	80043ec <UART_SetConfig+0x47c>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	2b03      	cmp	r3, #3
 8004380:	d032      	beq.n	80043e8 <UART_SetConfig+0x478>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	2b04      	cmp	r3, #4
 8004388:	d02c      	beq.n	80043e4 <UART_SetConfig+0x474>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	2b05      	cmp	r3, #5
 8004390:	d026      	beq.n	80043e0 <UART_SetConfig+0x470>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	2b06      	cmp	r3, #6
 8004398:	d020      	beq.n	80043dc <UART_SetConfig+0x46c>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	2b07      	cmp	r3, #7
 80043a0:	d01a      	beq.n	80043d8 <UART_SetConfig+0x468>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d014      	beq.n	80043d4 <UART_SetConfig+0x464>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	2b09      	cmp	r3, #9
 80043b0:	d00e      	beq.n	80043d0 <UART_SetConfig+0x460>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	2b0a      	cmp	r3, #10
 80043b8:	d008      	beq.n	80043cc <UART_SetConfig+0x45c>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043be:	2b0b      	cmp	r3, #11
 80043c0:	d102      	bne.n	80043c8 <UART_SetConfig+0x458>
 80043c2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043c6:	e016      	b.n	80043f6 <UART_SetConfig+0x486>
 80043c8:	4b35      	ldr	r3, [pc, #212]	; (80044a0 <UART_SetConfig+0x530>)
 80043ca:	e014      	b.n	80043f6 <UART_SetConfig+0x486>
 80043cc:	4b35      	ldr	r3, [pc, #212]	; (80044a4 <UART_SetConfig+0x534>)
 80043ce:	e012      	b.n	80043f6 <UART_SetConfig+0x486>
 80043d0:	4b35      	ldr	r3, [pc, #212]	; (80044a8 <UART_SetConfig+0x538>)
 80043d2:	e010      	b.n	80043f6 <UART_SetConfig+0x486>
 80043d4:	4b35      	ldr	r3, [pc, #212]	; (80044ac <UART_SetConfig+0x53c>)
 80043d6:	e00e      	b.n	80043f6 <UART_SetConfig+0x486>
 80043d8:	4b35      	ldr	r3, [pc, #212]	; (80044b0 <UART_SetConfig+0x540>)
 80043da:	e00c      	b.n	80043f6 <UART_SetConfig+0x486>
 80043dc:	4b35      	ldr	r3, [pc, #212]	; (80044b4 <UART_SetConfig+0x544>)
 80043de:	e00a      	b.n	80043f6 <UART_SetConfig+0x486>
 80043e0:	4b35      	ldr	r3, [pc, #212]	; (80044b8 <UART_SetConfig+0x548>)
 80043e2:	e008      	b.n	80043f6 <UART_SetConfig+0x486>
 80043e4:	4b35      	ldr	r3, [pc, #212]	; (80044bc <UART_SetConfig+0x54c>)
 80043e6:	e006      	b.n	80043f6 <UART_SetConfig+0x486>
 80043e8:	4b35      	ldr	r3, [pc, #212]	; (80044c0 <UART_SetConfig+0x550>)
 80043ea:	e004      	b.n	80043f6 <UART_SetConfig+0x486>
 80043ec:	4b35      	ldr	r3, [pc, #212]	; (80044c4 <UART_SetConfig+0x554>)
 80043ee:	e002      	b.n	80043f6 <UART_SetConfig+0x486>
 80043f0:	4b35      	ldr	r3, [pc, #212]	; (80044c8 <UART_SetConfig+0x558>)
 80043f2:	e000      	b.n	80043f6 <UART_SetConfig+0x486>
 80043f4:	4b2a      	ldr	r3, [pc, #168]	; (80044a0 <UART_SetConfig+0x530>)
 80043f6:	617b      	str	r3, [r7, #20]
        break;
 80043f8:	e0c2      	b.n	8004580 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80043fa:	f7fe fb87 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 80043fe:	4602      	mov	r2, r0
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004404:	2b00      	cmp	r3, #0
 8004406:	d044      	beq.n	8004492 <UART_SetConfig+0x522>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440c:	2b01      	cmp	r3, #1
 800440e:	d03e      	beq.n	800448e <UART_SetConfig+0x51e>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	2b02      	cmp	r3, #2
 8004416:	d038      	beq.n	800448a <UART_SetConfig+0x51a>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	2b03      	cmp	r3, #3
 800441e:	d032      	beq.n	8004486 <UART_SetConfig+0x516>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	2b04      	cmp	r3, #4
 8004426:	d02c      	beq.n	8004482 <UART_SetConfig+0x512>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	2b05      	cmp	r3, #5
 800442e:	d026      	beq.n	800447e <UART_SetConfig+0x50e>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	2b06      	cmp	r3, #6
 8004436:	d020      	beq.n	800447a <UART_SetConfig+0x50a>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443c:	2b07      	cmp	r3, #7
 800443e:	d01a      	beq.n	8004476 <UART_SetConfig+0x506>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	2b08      	cmp	r3, #8
 8004446:	d014      	beq.n	8004472 <UART_SetConfig+0x502>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444c:	2b09      	cmp	r3, #9
 800444e:	d00e      	beq.n	800446e <UART_SetConfig+0x4fe>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004454:	2b0a      	cmp	r3, #10
 8004456:	d008      	beq.n	800446a <UART_SetConfig+0x4fa>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	2b0b      	cmp	r3, #11
 800445e:	d102      	bne.n	8004466 <UART_SetConfig+0x4f6>
 8004460:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004464:	e016      	b.n	8004494 <UART_SetConfig+0x524>
 8004466:	2301      	movs	r3, #1
 8004468:	e014      	b.n	8004494 <UART_SetConfig+0x524>
 800446a:	2380      	movs	r3, #128	; 0x80
 800446c:	e012      	b.n	8004494 <UART_SetConfig+0x524>
 800446e:	2340      	movs	r3, #64	; 0x40
 8004470:	e010      	b.n	8004494 <UART_SetConfig+0x524>
 8004472:	2320      	movs	r3, #32
 8004474:	e00e      	b.n	8004494 <UART_SetConfig+0x524>
 8004476:	2310      	movs	r3, #16
 8004478:	e00c      	b.n	8004494 <UART_SetConfig+0x524>
 800447a:	230c      	movs	r3, #12
 800447c:	e00a      	b.n	8004494 <UART_SetConfig+0x524>
 800447e:	230a      	movs	r3, #10
 8004480:	e008      	b.n	8004494 <UART_SetConfig+0x524>
 8004482:	2308      	movs	r3, #8
 8004484:	e006      	b.n	8004494 <UART_SetConfig+0x524>
 8004486:	2306      	movs	r3, #6
 8004488:	e004      	b.n	8004494 <UART_SetConfig+0x524>
 800448a:	2304      	movs	r3, #4
 800448c:	e002      	b.n	8004494 <UART_SetConfig+0x524>
 800448e:	2302      	movs	r3, #2
 8004490:	e000      	b.n	8004494 <UART_SetConfig+0x524>
 8004492:	2301      	movs	r3, #1
 8004494:	fbb2 f3f3 	udiv	r3, r2, r3
 8004498:	617b      	str	r3, [r7, #20]
        break;
 800449a:	e071      	b.n	8004580 <UART_SetConfig+0x610>
 800449c:	40008000 	.word	0x40008000
 80044a0:	00f42400 	.word	0x00f42400
 80044a4:	0001e848 	.word	0x0001e848
 80044a8:	0003d090 	.word	0x0003d090
 80044ac:	0007a120 	.word	0x0007a120
 80044b0:	000f4240 	.word	0x000f4240
 80044b4:	00145855 	.word	0x00145855
 80044b8:	00186a00 	.word	0x00186a00
 80044bc:	001e8480 	.word	0x001e8480
 80044c0:	0028b0aa 	.word	0x0028b0aa
 80044c4:	003d0900 	.word	0x003d0900
 80044c8:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d04e      	beq.n	8004572 <UART_SetConfig+0x602>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d047      	beq.n	800456c <UART_SetConfig+0x5fc>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d040      	beq.n	8004566 <UART_SetConfig+0x5f6>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d039      	beq.n	8004560 <UART_SetConfig+0x5f0>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d032      	beq.n	800455a <UART_SetConfig+0x5ea>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	2b05      	cmp	r3, #5
 80044fa:	d02b      	beq.n	8004554 <UART_SetConfig+0x5e4>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	2b06      	cmp	r3, #6
 8004502:	d024      	beq.n	800454e <UART_SetConfig+0x5de>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	2b07      	cmp	r3, #7
 800450a:	d01d      	beq.n	8004548 <UART_SetConfig+0x5d8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	2b08      	cmp	r3, #8
 8004512:	d016      	beq.n	8004542 <UART_SetConfig+0x5d2>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	2b09      	cmp	r3, #9
 800451a:	d00f      	beq.n	800453c <UART_SetConfig+0x5cc>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	2b0a      	cmp	r3, #10
 8004522:	d008      	beq.n	8004536 <UART_SetConfig+0x5c6>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	2b0b      	cmp	r3, #11
 800452a:	d101      	bne.n	8004530 <UART_SetConfig+0x5c0>
 800452c:	2380      	movs	r3, #128	; 0x80
 800452e:	e022      	b.n	8004576 <UART_SetConfig+0x606>
 8004530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004534:	e01f      	b.n	8004576 <UART_SetConfig+0x606>
 8004536:	f44f 7380 	mov.w	r3, #256	; 0x100
 800453a:	e01c      	b.n	8004576 <UART_SetConfig+0x606>
 800453c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004540:	e019      	b.n	8004576 <UART_SetConfig+0x606>
 8004542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004546:	e016      	b.n	8004576 <UART_SetConfig+0x606>
 8004548:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800454c:	e013      	b.n	8004576 <UART_SetConfig+0x606>
 800454e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8004552:	e010      	b.n	8004576 <UART_SetConfig+0x606>
 8004554:	f640 43cc 	movw	r3, #3276	; 0xccc
 8004558:	e00d      	b.n	8004576 <UART_SetConfig+0x606>
 800455a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800455e:	e00a      	b.n	8004576 <UART_SetConfig+0x606>
 8004560:	f241 5355 	movw	r3, #5461	; 0x1555
 8004564:	e007      	b.n	8004576 <UART_SetConfig+0x606>
 8004566:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800456a:	e004      	b.n	8004576 <UART_SetConfig+0x606>
 800456c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004570:	e001      	b.n	8004576 <UART_SetConfig+0x606>
 8004572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004576:	617b      	str	r3, [r7, #20]
        break;
 8004578:	e002      	b.n	8004580 <UART_SetConfig+0x610>
      default:
        ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	76fb      	strb	r3, [r7, #27]
        break;
 800457e:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	2b00      	cmp	r3, #0
 8004584:	f000 86b7 	beq.w	80052f6 <UART_SetConfig+0x1386>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	4613      	mov	r3, r2
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	4413      	add	r3, r2
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	429a      	cmp	r2, r3
 8004596:	d305      	bcc.n	80045a4 <UART_SetConfig+0x634>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d903      	bls.n	80045ac <UART_SetConfig+0x63c>
      {
        ret = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	76fb      	strb	r3, [r7, #27]
 80045a8:	f000 bea5 	b.w	80052f6 <UART_SetConfig+0x1386>
      }
      else
      {
        switch (clocksource)
 80045ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	f200 8277 	bhi.w	8004aa4 <UART_SetConfig+0xb34>
 80045b6:	a201      	add	r2, pc, #4	; (adr r2, 80045bc <UART_SetConfig+0x64c>)
 80045b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045bc:	080045e1 	.word	0x080045e1
 80045c0:	08004aa5 	.word	0x08004aa5
 80045c4:	0800471f 	.word	0x0800471f
 80045c8:	08004aa5 	.word	0x08004aa5
 80045cc:	08004815 	.word	0x08004815
 80045d0:	08004aa5 	.word	0x08004aa5
 80045d4:	08004aa5 	.word	0x08004aa5
 80045d8:	08004aa5 	.word	0x08004aa5
 80045dc:	08004953 	.word	0x08004953
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80045e0:	f7fe fb02 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 80045e4:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f04f 0100 	mov.w	r1, #0
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d067      	beq.n	80046c6 <UART_SetConfig+0x756>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d05e      	beq.n	80046bc <UART_SetConfig+0x74c>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	2b02      	cmp	r3, #2
 8004604:	d055      	beq.n	80046b2 <UART_SetConfig+0x742>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	2b03      	cmp	r3, #3
 800460c:	d04c      	beq.n	80046a8 <UART_SetConfig+0x738>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	2b04      	cmp	r3, #4
 8004614:	d043      	beq.n	800469e <UART_SetConfig+0x72e>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	2b05      	cmp	r3, #5
 800461c:	d03a      	beq.n	8004694 <UART_SetConfig+0x724>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004622:	2b06      	cmp	r3, #6
 8004624:	d031      	beq.n	800468a <UART_SetConfig+0x71a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	2b07      	cmp	r3, #7
 800462c:	d028      	beq.n	8004680 <UART_SetConfig+0x710>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	2b08      	cmp	r3, #8
 8004634:	d01f      	beq.n	8004676 <UART_SetConfig+0x706>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463a:	2b09      	cmp	r3, #9
 800463c:	d016      	beq.n	800466c <UART_SetConfig+0x6fc>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004642:	2b0a      	cmp	r3, #10
 8004644:	d00d      	beq.n	8004662 <UART_SetConfig+0x6f2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464a:	2b0b      	cmp	r3, #11
 800464c:	d104      	bne.n	8004658 <UART_SetConfig+0x6e8>
 800464e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004652:	f04f 0400 	mov.w	r4, #0
 8004656:	e03a      	b.n	80046ce <UART_SetConfig+0x75e>
 8004658:	f04f 0301 	mov.w	r3, #1
 800465c:	f04f 0400 	mov.w	r4, #0
 8004660:	e035      	b.n	80046ce <UART_SetConfig+0x75e>
 8004662:	f04f 0380 	mov.w	r3, #128	; 0x80
 8004666:	f04f 0400 	mov.w	r4, #0
 800466a:	e030      	b.n	80046ce <UART_SetConfig+0x75e>
 800466c:	f04f 0340 	mov.w	r3, #64	; 0x40
 8004670:	f04f 0400 	mov.w	r4, #0
 8004674:	e02b      	b.n	80046ce <UART_SetConfig+0x75e>
 8004676:	f04f 0320 	mov.w	r3, #32
 800467a:	f04f 0400 	mov.w	r4, #0
 800467e:	e026      	b.n	80046ce <UART_SetConfig+0x75e>
 8004680:	f04f 0310 	mov.w	r3, #16
 8004684:	f04f 0400 	mov.w	r4, #0
 8004688:	e021      	b.n	80046ce <UART_SetConfig+0x75e>
 800468a:	f04f 030c 	mov.w	r3, #12
 800468e:	f04f 0400 	mov.w	r4, #0
 8004692:	e01c      	b.n	80046ce <UART_SetConfig+0x75e>
 8004694:	f04f 030a 	mov.w	r3, #10
 8004698:	f04f 0400 	mov.w	r4, #0
 800469c:	e017      	b.n	80046ce <UART_SetConfig+0x75e>
 800469e:	f04f 0308 	mov.w	r3, #8
 80046a2:	f04f 0400 	mov.w	r4, #0
 80046a6:	e012      	b.n	80046ce <UART_SetConfig+0x75e>
 80046a8:	f04f 0306 	mov.w	r3, #6
 80046ac:	f04f 0400 	mov.w	r4, #0
 80046b0:	e00d      	b.n	80046ce <UART_SetConfig+0x75e>
 80046b2:	f04f 0304 	mov.w	r3, #4
 80046b6:	f04f 0400 	mov.w	r4, #0
 80046ba:	e008      	b.n	80046ce <UART_SetConfig+0x75e>
 80046bc:	f04f 0302 	mov.w	r3, #2
 80046c0:	f04f 0400 	mov.w	r4, #0
 80046c4:	e003      	b.n	80046ce <UART_SetConfig+0x75e>
 80046c6:	f04f 0301 	mov.w	r3, #1
 80046ca:	f04f 0400 	mov.w	r4, #0
 80046ce:	461a      	mov	r2, r3
 80046d0:	4623      	mov	r3, r4
 80046d2:	f7fb fda1 	bl	8000218 <__aeabi_uldivmod>
 80046d6:	4603      	mov	r3, r0
 80046d8:	460c      	mov	r4, r1
 80046da:	4619      	mov	r1, r3
 80046dc:	4622      	mov	r2, r4
 80046de:	f04f 0300 	mov.w	r3, #0
 80046e2:	f04f 0400 	mov.w	r4, #0
 80046e6:	0214      	lsls	r4, r2, #8
 80046e8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80046ec:	020b      	lsls	r3, r1, #8
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6852      	ldr	r2, [r2, #4]
 80046f2:	0852      	lsrs	r2, r2, #1
 80046f4:	4611      	mov	r1, r2
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	eb13 0b01 	adds.w	fp, r3, r1
 80046fe:	eb44 0c02 	adc.w	ip, r4, r2
 8004702:	4658      	mov	r0, fp
 8004704:	4661      	mov	r1, ip
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f04f 0400 	mov.w	r4, #0
 800470e:	461a      	mov	r2, r3
 8004710:	4623      	mov	r3, r4
 8004712:	f7fb fd81 	bl	8000218 <__aeabi_uldivmod>
 8004716:	4603      	mov	r3, r0
 8004718:	460c      	mov	r4, r1
 800471a:	61fb      	str	r3, [r7, #28]
            break;
 800471c:	e1c5      	b.n	8004aaa <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004722:	2b00      	cmp	r3, #0
 8004724:	d05b      	beq.n	80047de <UART_SetConfig+0x86e>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472a:	2b01      	cmp	r3, #1
 800472c:	d053      	beq.n	80047d6 <UART_SetConfig+0x866>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004732:	2b02      	cmp	r3, #2
 8004734:	d04b      	beq.n	80047ce <UART_SetConfig+0x85e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	2b03      	cmp	r3, #3
 800473c:	d043      	beq.n	80047c6 <UART_SetConfig+0x856>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	2b04      	cmp	r3, #4
 8004744:	d03b      	beq.n	80047be <UART_SetConfig+0x84e>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474a:	2b05      	cmp	r3, #5
 800474c:	d033      	beq.n	80047b6 <UART_SetConfig+0x846>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004752:	2b06      	cmp	r3, #6
 8004754:	d02b      	beq.n	80047ae <UART_SetConfig+0x83e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	2b07      	cmp	r3, #7
 800475c:	d023      	beq.n	80047a6 <UART_SetConfig+0x836>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004762:	2b08      	cmp	r3, #8
 8004764:	d01b      	beq.n	800479e <UART_SetConfig+0x82e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476a:	2b09      	cmp	r3, #9
 800476c:	d013      	beq.n	8004796 <UART_SetConfig+0x826>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004772:	2b0a      	cmp	r3, #10
 8004774:	d00b      	beq.n	800478e <UART_SetConfig+0x81e>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477a:	2b0b      	cmp	r3, #11
 800477c:	d103      	bne.n	8004786 <UART_SetConfig+0x816>
 800477e:	4bae      	ldr	r3, [pc, #696]	; (8004a38 <UART_SetConfig+0xac8>)
 8004780:	f04f 0400 	mov.w	r4, #0
 8004784:	e02e      	b.n	80047e4 <UART_SetConfig+0x874>
 8004786:	4bad      	ldr	r3, [pc, #692]	; (8004a3c <UART_SetConfig+0xacc>)
 8004788:	f04f 0400 	mov.w	r4, #0
 800478c:	e02a      	b.n	80047e4 <UART_SetConfig+0x874>
 800478e:	4bac      	ldr	r3, [pc, #688]	; (8004a40 <UART_SetConfig+0xad0>)
 8004790:	f04f 0400 	mov.w	r4, #0
 8004794:	e026      	b.n	80047e4 <UART_SetConfig+0x874>
 8004796:	4bab      	ldr	r3, [pc, #684]	; (8004a44 <UART_SetConfig+0xad4>)
 8004798:	f04f 0400 	mov.w	r4, #0
 800479c:	e022      	b.n	80047e4 <UART_SetConfig+0x874>
 800479e:	4baa      	ldr	r3, [pc, #680]	; (8004a48 <UART_SetConfig+0xad8>)
 80047a0:	f04f 0400 	mov.w	r4, #0
 80047a4:	e01e      	b.n	80047e4 <UART_SetConfig+0x874>
 80047a6:	4ba9      	ldr	r3, [pc, #676]	; (8004a4c <UART_SetConfig+0xadc>)
 80047a8:	f04f 0400 	mov.w	r4, #0
 80047ac:	e01a      	b.n	80047e4 <UART_SetConfig+0x874>
 80047ae:	a49e      	add	r4, pc, #632	; (adr r4, 8004a28 <UART_SetConfig+0xab8>)
 80047b0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80047b4:	e016      	b.n	80047e4 <UART_SetConfig+0x874>
 80047b6:	4ba6      	ldr	r3, [pc, #664]	; (8004a50 <UART_SetConfig+0xae0>)
 80047b8:	f04f 0400 	mov.w	r4, #0
 80047bc:	e012      	b.n	80047e4 <UART_SetConfig+0x874>
 80047be:	4ba5      	ldr	r3, [pc, #660]	; (8004a54 <UART_SetConfig+0xae4>)
 80047c0:	f04f 0400 	mov.w	r4, #0
 80047c4:	e00e      	b.n	80047e4 <UART_SetConfig+0x874>
 80047c6:	a49a      	add	r4, pc, #616	; (adr r4, 8004a30 <UART_SetConfig+0xac0>)
 80047c8:	e9d4 3400 	ldrd	r3, r4, [r4]
 80047cc:	e00a      	b.n	80047e4 <UART_SetConfig+0x874>
 80047ce:	4ba2      	ldr	r3, [pc, #648]	; (8004a58 <UART_SetConfig+0xae8>)
 80047d0:	f04f 0400 	mov.w	r4, #0
 80047d4:	e006      	b.n	80047e4 <UART_SetConfig+0x874>
 80047d6:	4ba1      	ldr	r3, [pc, #644]	; (8004a5c <UART_SetConfig+0xaec>)
 80047d8:	f04f 0400 	mov.w	r4, #0
 80047dc:	e002      	b.n	80047e4 <UART_SetConfig+0x874>
 80047de:	4b97      	ldr	r3, [pc, #604]	; (8004a3c <UART_SetConfig+0xacc>)
 80047e0:	f04f 0400 	mov.w	r4, #0
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6852      	ldr	r2, [r2, #4]
 80047e8:	0852      	lsrs	r2, r2, #1
 80047ea:	4611      	mov	r1, r2
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	eb13 0b01 	adds.w	fp, r3, r1
 80047f4:	eb44 0c02 	adc.w	ip, r4, r2
 80047f8:	4658      	mov	r0, fp
 80047fa:	4661      	mov	r1, ip
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f04f 0400 	mov.w	r4, #0
 8004804:	461a      	mov	r2, r3
 8004806:	4623      	mov	r3, r4
 8004808:	f7fb fd06 	bl	8000218 <__aeabi_uldivmod>
 800480c:	4603      	mov	r3, r0
 800480e:	460c      	mov	r4, r1
 8004810:	61fb      	str	r3, [r7, #28]
            break;
 8004812:	e14a      	b.n	8004aaa <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8004814:	f7fe f97a 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8004818:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4618      	mov	r0, r3
 800481e:	f04f 0100 	mov.w	r1, #0
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	2b00      	cmp	r3, #0
 8004828:	d067      	beq.n	80048fa <UART_SetConfig+0x98a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	2b01      	cmp	r3, #1
 8004830:	d05e      	beq.n	80048f0 <UART_SetConfig+0x980>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	2b02      	cmp	r3, #2
 8004838:	d055      	beq.n	80048e6 <UART_SetConfig+0x976>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	2b03      	cmp	r3, #3
 8004840:	d04c      	beq.n	80048dc <UART_SetConfig+0x96c>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004846:	2b04      	cmp	r3, #4
 8004848:	d043      	beq.n	80048d2 <UART_SetConfig+0x962>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	2b05      	cmp	r3, #5
 8004850:	d03a      	beq.n	80048c8 <UART_SetConfig+0x958>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	2b06      	cmp	r3, #6
 8004858:	d031      	beq.n	80048be <UART_SetConfig+0x94e>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485e:	2b07      	cmp	r3, #7
 8004860:	d028      	beq.n	80048b4 <UART_SetConfig+0x944>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	2b08      	cmp	r3, #8
 8004868:	d01f      	beq.n	80048aa <UART_SetConfig+0x93a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	2b09      	cmp	r3, #9
 8004870:	d016      	beq.n	80048a0 <UART_SetConfig+0x930>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004876:	2b0a      	cmp	r3, #10
 8004878:	d00d      	beq.n	8004896 <UART_SetConfig+0x926>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	2b0b      	cmp	r3, #11
 8004880:	d104      	bne.n	800488c <UART_SetConfig+0x91c>
 8004882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004886:	f04f 0400 	mov.w	r4, #0
 800488a:	e03a      	b.n	8004902 <UART_SetConfig+0x992>
 800488c:	f04f 0301 	mov.w	r3, #1
 8004890:	f04f 0400 	mov.w	r4, #0
 8004894:	e035      	b.n	8004902 <UART_SetConfig+0x992>
 8004896:	f04f 0380 	mov.w	r3, #128	; 0x80
 800489a:	f04f 0400 	mov.w	r4, #0
 800489e:	e030      	b.n	8004902 <UART_SetConfig+0x992>
 80048a0:	f04f 0340 	mov.w	r3, #64	; 0x40
 80048a4:	f04f 0400 	mov.w	r4, #0
 80048a8:	e02b      	b.n	8004902 <UART_SetConfig+0x992>
 80048aa:	f04f 0320 	mov.w	r3, #32
 80048ae:	f04f 0400 	mov.w	r4, #0
 80048b2:	e026      	b.n	8004902 <UART_SetConfig+0x992>
 80048b4:	f04f 0310 	mov.w	r3, #16
 80048b8:	f04f 0400 	mov.w	r4, #0
 80048bc:	e021      	b.n	8004902 <UART_SetConfig+0x992>
 80048be:	f04f 030c 	mov.w	r3, #12
 80048c2:	f04f 0400 	mov.w	r4, #0
 80048c6:	e01c      	b.n	8004902 <UART_SetConfig+0x992>
 80048c8:	f04f 030a 	mov.w	r3, #10
 80048cc:	f04f 0400 	mov.w	r4, #0
 80048d0:	e017      	b.n	8004902 <UART_SetConfig+0x992>
 80048d2:	f04f 0308 	mov.w	r3, #8
 80048d6:	f04f 0400 	mov.w	r4, #0
 80048da:	e012      	b.n	8004902 <UART_SetConfig+0x992>
 80048dc:	f04f 0306 	mov.w	r3, #6
 80048e0:	f04f 0400 	mov.w	r4, #0
 80048e4:	e00d      	b.n	8004902 <UART_SetConfig+0x992>
 80048e6:	f04f 0304 	mov.w	r3, #4
 80048ea:	f04f 0400 	mov.w	r4, #0
 80048ee:	e008      	b.n	8004902 <UART_SetConfig+0x992>
 80048f0:	f04f 0302 	mov.w	r3, #2
 80048f4:	f04f 0400 	mov.w	r4, #0
 80048f8:	e003      	b.n	8004902 <UART_SetConfig+0x992>
 80048fa:	f04f 0301 	mov.w	r3, #1
 80048fe:	f04f 0400 	mov.w	r4, #0
 8004902:	461a      	mov	r2, r3
 8004904:	4623      	mov	r3, r4
 8004906:	f7fb fc87 	bl	8000218 <__aeabi_uldivmod>
 800490a:	4603      	mov	r3, r0
 800490c:	460c      	mov	r4, r1
 800490e:	4619      	mov	r1, r3
 8004910:	4622      	mov	r2, r4
 8004912:	f04f 0300 	mov.w	r3, #0
 8004916:	f04f 0400 	mov.w	r4, #0
 800491a:	0214      	lsls	r4, r2, #8
 800491c:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004920:	020b      	lsls	r3, r1, #8
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6852      	ldr	r2, [r2, #4]
 8004926:	0852      	lsrs	r2, r2, #1
 8004928:	4611      	mov	r1, r2
 800492a:	f04f 0200 	mov.w	r2, #0
 800492e:	eb13 0b01 	adds.w	fp, r3, r1
 8004932:	eb44 0c02 	adc.w	ip, r4, r2
 8004936:	4658      	mov	r0, fp
 8004938:	4661      	mov	r1, ip
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f04f 0400 	mov.w	r4, #0
 8004942:	461a      	mov	r2, r3
 8004944:	4623      	mov	r3, r4
 8004946:	f7fb fc67 	bl	8000218 <__aeabi_uldivmod>
 800494a:	4603      	mov	r3, r0
 800494c:	460c      	mov	r4, r1
 800494e:	61fb      	str	r3, [r7, #28]
            break;
 8004950:	e0ab      	b.n	8004aaa <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 8088 	beq.w	8004a6c <UART_SetConfig+0xafc>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	2b01      	cmp	r3, #1
 8004962:	d05b      	beq.n	8004a1c <UART_SetConfig+0xaac>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	2b02      	cmp	r3, #2
 800496a:	d052      	beq.n	8004a12 <UART_SetConfig+0xaa2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	2b03      	cmp	r3, #3
 8004972:	d04a      	beq.n	8004a0a <UART_SetConfig+0xa9a>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004978:	2b04      	cmp	r3, #4
 800497a:	d041      	beq.n	8004a00 <UART_SetConfig+0xa90>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	2b05      	cmp	r3, #5
 8004982:	d039      	beq.n	80049f8 <UART_SetConfig+0xa88>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004988:	2b06      	cmp	r3, #6
 800498a:	d031      	beq.n	80049f0 <UART_SetConfig+0xa80>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	2b07      	cmp	r3, #7
 8004992:	d028      	beq.n	80049e6 <UART_SetConfig+0xa76>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	2b08      	cmp	r3, #8
 800499a:	d01f      	beq.n	80049dc <UART_SetConfig+0xa6c>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a0:	2b09      	cmp	r3, #9
 80049a2:	d016      	beq.n	80049d2 <UART_SetConfig+0xa62>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	2b0a      	cmp	r3, #10
 80049aa:	d00d      	beq.n	80049c8 <UART_SetConfig+0xa58>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	2b0b      	cmp	r3, #11
 80049b2:	d104      	bne.n	80049be <UART_SetConfig+0xa4e>
 80049b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049b8:	f04f 0400 	mov.w	r4, #0
 80049bc:	e05a      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049be:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80049c2:	f04f 0400 	mov.w	r4, #0
 80049c6:	e055      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80049cc:	f04f 0400 	mov.w	r4, #0
 80049d0:	e050      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049d6:	f04f 0400 	mov.w	r4, #0
 80049da:	e04b      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80049e0:	f04f 0400 	mov.w	r4, #0
 80049e4:	e046      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049ea:	f04f 0400 	mov.w	r4, #0
 80049ee:	e041      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049f0:	4b1b      	ldr	r3, [pc, #108]	; (8004a60 <UART_SetConfig+0xaf0>)
 80049f2:	f04f 0400 	mov.w	r4, #0
 80049f6:	e03d      	b.n	8004a74 <UART_SetConfig+0xb04>
 80049f8:	4b1a      	ldr	r3, [pc, #104]	; (8004a64 <UART_SetConfig+0xaf4>)
 80049fa:	f04f 0400 	mov.w	r4, #0
 80049fe:	e039      	b.n	8004a74 <UART_SetConfig+0xb04>
 8004a00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004a04:	f04f 0400 	mov.w	r4, #0
 8004a08:	e034      	b.n	8004a74 <UART_SetConfig+0xb04>
 8004a0a:	4b17      	ldr	r3, [pc, #92]	; (8004a68 <UART_SetConfig+0xaf8>)
 8004a0c:	f04f 0400 	mov.w	r4, #0
 8004a10:	e030      	b.n	8004a74 <UART_SetConfig+0xb04>
 8004a12:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004a16:	f04f 0400 	mov.w	r4, #0
 8004a1a:	e02b      	b.n	8004a74 <UART_SetConfig+0xb04>
 8004a1c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004a20:	f04f 0400 	mov.w	r4, #0
 8004a24:	e026      	b.n	8004a74 <UART_SetConfig+0xb04>
 8004a26:	bf00      	nop
 8004a28:	14585500 	.word	0x14585500
 8004a2c:	00000000 	.word	0x00000000
 8004a30:	28b0aa00 	.word	0x28b0aa00
 8004a34:	00000000 	.word	0x00000000
 8004a38:	00f42400 	.word	0x00f42400
 8004a3c:	f4240000 	.word	0xf4240000
 8004a40:	01e84800 	.word	0x01e84800
 8004a44:	03d09000 	.word	0x03d09000
 8004a48:	07a12000 	.word	0x07a12000
 8004a4c:	0f424000 	.word	0x0f424000
 8004a50:	186a0000 	.word	0x186a0000
 8004a54:	1e848000 	.word	0x1e848000
 8004a58:	3d090000 	.word	0x3d090000
 8004a5c:	7a120000 	.word	0x7a120000
 8004a60:	000aaa00 	.word	0x000aaa00
 8004a64:	000ccc00 	.word	0x000ccc00
 8004a68:	00155500 	.word	0x00155500
 8004a6c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004a70:	f04f 0400 	mov.w	r4, #0
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6852      	ldr	r2, [r2, #4]
 8004a78:	0852      	lsrs	r2, r2, #1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	eb13 0b01 	adds.w	fp, r3, r1
 8004a84:	eb44 0c02 	adc.w	ip, r4, r2
 8004a88:	4658      	mov	r0, fp
 8004a8a:	4661      	mov	r1, ip
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f04f 0400 	mov.w	r4, #0
 8004a94:	461a      	mov	r2, r3
 8004a96:	4623      	mov	r3, r4
 8004a98:	f7fb fbbe 	bl	8000218 <__aeabi_uldivmod>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	61fb      	str	r3, [r7, #28]
            break;
 8004aa2:	e002      	b.n	8004aaa <UART_SetConfig+0xb3a>
          default:
            ret = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	76fb      	strb	r3, [r7, #27]
            break;
 8004aa8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ab0:	d309      	bcc.n	8004ac6 <UART_SetConfig+0xb56>
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ab8:	d205      	bcs.n	8004ac6 <UART_SetConfig+0xb56>
        {
          huart->Instance->BRR = usartdiv;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	60da      	str	r2, [r3, #12]
 8004ac2:	f000 bc18 	b.w	80052f6 <UART_SetConfig+0x1386>
        }
        else
        {
          ret = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	76fb      	strb	r3, [r7, #27]
 8004aca:	f000 bc14 	b.w	80052f6 <UART_SetConfig+0x1386>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ad6:	f040 8204 	bne.w	8004ee2 <UART_SetConfig+0xf72>
  {
    switch (clocksource)
 8004ada:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ade:	2b08      	cmp	r3, #8
 8004ae0:	f200 81df 	bhi.w	8004ea2 <UART_SetConfig+0xf32>
 8004ae4:	a201      	add	r2, pc, #4	; (adr r2, 8004aec <UART_SetConfig+0xb7c>)
 8004ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aea:	bf00      	nop
 8004aec:	08004b11 	.word	0x08004b11
 8004af0:	08004bc9 	.word	0x08004bc9
 8004af4:	08004c81 	.word	0x08004c81
 8004af8:	08004ea3 	.word	0x08004ea3
 8004afc:	08004d29 	.word	0x08004d29
 8004b00:	08004ea3 	.word	0x08004ea3
 8004b04:	08004ea3 	.word	0x08004ea3
 8004b08:	08004ea3 	.word	0x08004ea3
 8004b0c:	08004de1 	.word	0x08004de1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b10:	f7fe f86a 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004b14:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d044      	beq.n	8004ba8 <UART_SetConfig+0xc38>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d03e      	beq.n	8004ba4 <UART_SetConfig+0xc34>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d038      	beq.n	8004ba0 <UART_SetConfig+0xc30>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d032      	beq.n	8004b9c <UART_SetConfig+0xc2c>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d02c      	beq.n	8004b98 <UART_SetConfig+0xc28>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	2b05      	cmp	r3, #5
 8004b44:	d026      	beq.n	8004b94 <UART_SetConfig+0xc24>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4a:	2b06      	cmp	r3, #6
 8004b4c:	d020      	beq.n	8004b90 <UART_SetConfig+0xc20>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	2b07      	cmp	r3, #7
 8004b54:	d01a      	beq.n	8004b8c <UART_SetConfig+0xc1c>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d014      	beq.n	8004b88 <UART_SetConfig+0xc18>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	2b09      	cmp	r3, #9
 8004b64:	d00e      	beq.n	8004b84 <UART_SetConfig+0xc14>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	2b0a      	cmp	r3, #10
 8004b6c:	d008      	beq.n	8004b80 <UART_SetConfig+0xc10>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	2b0b      	cmp	r3, #11
 8004b74:	d102      	bne.n	8004b7c <UART_SetConfig+0xc0c>
 8004b76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b7a:	e016      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e014      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b80:	2380      	movs	r3, #128	; 0x80
 8004b82:	e012      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b84:	2340      	movs	r3, #64	; 0x40
 8004b86:	e010      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b88:	2320      	movs	r3, #32
 8004b8a:	e00e      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b8c:	2310      	movs	r3, #16
 8004b8e:	e00c      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b90:	230c      	movs	r3, #12
 8004b92:	e00a      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b94:	230a      	movs	r3, #10
 8004b96:	e008      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b98:	2308      	movs	r3, #8
 8004b9a:	e006      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004b9c:	2306      	movs	r3, #6
 8004b9e:	e004      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	e002      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e000      	b.n	8004baa <UART_SetConfig+0xc3a>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb0:	005a      	lsls	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	085b      	lsrs	r3, r3, #1
 8004bb8:	441a      	add	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	61fb      	str	r3, [r7, #28]
        break;
 8004bc6:	e16f      	b.n	8004ea8 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bc8:	f7fe f824 	bl	8002c14 <HAL_RCC_GetPCLK2Freq>
 8004bcc:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d044      	beq.n	8004c60 <UART_SetConfig+0xcf0>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d03e      	beq.n	8004c5c <UART_SetConfig+0xcec>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d038      	beq.n	8004c58 <UART_SetConfig+0xce8>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d032      	beq.n	8004c54 <UART_SetConfig+0xce4>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d02c      	beq.n	8004c50 <UART_SetConfig+0xce0>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfa:	2b05      	cmp	r3, #5
 8004bfc:	d026      	beq.n	8004c4c <UART_SetConfig+0xcdc>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	2b06      	cmp	r3, #6
 8004c04:	d020      	beq.n	8004c48 <UART_SetConfig+0xcd8>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0a:	2b07      	cmp	r3, #7
 8004c0c:	d01a      	beq.n	8004c44 <UART_SetConfig+0xcd4>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d014      	beq.n	8004c40 <UART_SetConfig+0xcd0>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	2b09      	cmp	r3, #9
 8004c1c:	d00e      	beq.n	8004c3c <UART_SetConfig+0xccc>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c22:	2b0a      	cmp	r3, #10
 8004c24:	d008      	beq.n	8004c38 <UART_SetConfig+0xcc8>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	2b0b      	cmp	r3, #11
 8004c2c:	d102      	bne.n	8004c34 <UART_SetConfig+0xcc4>
 8004c2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c32:	e016      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c34:	2301      	movs	r3, #1
 8004c36:	e014      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c38:	2380      	movs	r3, #128	; 0x80
 8004c3a:	e012      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c3c:	2340      	movs	r3, #64	; 0x40
 8004c3e:	e010      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c40:	2320      	movs	r3, #32
 8004c42:	e00e      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c44:	2310      	movs	r3, #16
 8004c46:	e00c      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c48:	230c      	movs	r3, #12
 8004c4a:	e00a      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c4c:	230a      	movs	r3, #10
 8004c4e:	e008      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c50:	2308      	movs	r3, #8
 8004c52:	e006      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c54:	2306      	movs	r3, #6
 8004c56:	e004      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c58:	2304      	movs	r3, #4
 8004c5a:	e002      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e000      	b.n	8004c62 <UART_SetConfig+0xcf2>
 8004c60:	2301      	movs	r3, #1
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c68:	005a      	lsls	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	085b      	lsrs	r3, r3, #1
 8004c70:	441a      	add	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	61fb      	str	r3, [r7, #28]
        break;
 8004c7e:	e113      	b.n	8004ea8 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d043      	beq.n	8004d10 <UART_SetConfig+0xda0>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d03d      	beq.n	8004d0c <UART_SetConfig+0xd9c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d037      	beq.n	8004d08 <UART_SetConfig+0xd98>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	2b03      	cmp	r3, #3
 8004c9e:	d031      	beq.n	8004d04 <UART_SetConfig+0xd94>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d02b      	beq.n	8004d00 <UART_SetConfig+0xd90>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	2b05      	cmp	r3, #5
 8004cae:	d025      	beq.n	8004cfc <UART_SetConfig+0xd8c>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb4:	2b06      	cmp	r3, #6
 8004cb6:	d01f      	beq.n	8004cf8 <UART_SetConfig+0xd88>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	2b07      	cmp	r3, #7
 8004cbe:	d019      	beq.n	8004cf4 <UART_SetConfig+0xd84>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d013      	beq.n	8004cf0 <UART_SetConfig+0xd80>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	2b09      	cmp	r3, #9
 8004cce:	d00d      	beq.n	8004cec <UART_SetConfig+0xd7c>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd4:	2b0a      	cmp	r3, #10
 8004cd6:	d007      	beq.n	8004ce8 <UART_SetConfig+0xd78>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cdc:	2b0b      	cmp	r3, #11
 8004cde:	d101      	bne.n	8004ce4 <UART_SetConfig+0xd74>
 8004ce0:	4b8d      	ldr	r3, [pc, #564]	; (8004f18 <UART_SetConfig+0xfa8>)
 8004ce2:	e016      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004ce4:	4b8d      	ldr	r3, [pc, #564]	; (8004f1c <UART_SetConfig+0xfac>)
 8004ce6:	e014      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004ce8:	4b8d      	ldr	r3, [pc, #564]	; (8004f20 <UART_SetConfig+0xfb0>)
 8004cea:	e012      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004cec:	4b8d      	ldr	r3, [pc, #564]	; (8004f24 <UART_SetConfig+0xfb4>)
 8004cee:	e010      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004cf0:	4b8d      	ldr	r3, [pc, #564]	; (8004f28 <UART_SetConfig+0xfb8>)
 8004cf2:	e00e      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004cf4:	4b8d      	ldr	r3, [pc, #564]	; (8004f2c <UART_SetConfig+0xfbc>)
 8004cf6:	e00c      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004cf8:	4b8d      	ldr	r3, [pc, #564]	; (8004f30 <UART_SetConfig+0xfc0>)
 8004cfa:	e00a      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004cfc:	4b8d      	ldr	r3, [pc, #564]	; (8004f34 <UART_SetConfig+0xfc4>)
 8004cfe:	e008      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004d00:	4b8d      	ldr	r3, [pc, #564]	; (8004f38 <UART_SetConfig+0xfc8>)
 8004d02:	e006      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004d04:	4b8d      	ldr	r3, [pc, #564]	; (8004f3c <UART_SetConfig+0xfcc>)
 8004d06:	e004      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004d08:	4b8d      	ldr	r3, [pc, #564]	; (8004f40 <UART_SetConfig+0xfd0>)
 8004d0a:	e002      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004d0c:	4b8d      	ldr	r3, [pc, #564]	; (8004f44 <UART_SetConfig+0xfd4>)
 8004d0e:	e000      	b.n	8004d12 <UART_SetConfig+0xda2>
 8004d10:	4b82      	ldr	r3, [pc, #520]	; (8004f1c <UART_SetConfig+0xfac>)
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6852      	ldr	r2, [r2, #4]
 8004d16:	0852      	lsrs	r2, r2, #1
 8004d18:	441a      	add	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	61fb      	str	r3, [r7, #28]
        break;
 8004d26:	e0bf      	b.n	8004ea8 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d28:	f7fd fef0 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8004d2c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d044      	beq.n	8004dc0 <UART_SetConfig+0xe50>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d03e      	beq.n	8004dbc <UART_SetConfig+0xe4c>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d038      	beq.n	8004db8 <UART_SetConfig+0xe48>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d032      	beq.n	8004db4 <UART_SetConfig+0xe44>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d02c      	beq.n	8004db0 <UART_SetConfig+0xe40>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	2b05      	cmp	r3, #5
 8004d5c:	d026      	beq.n	8004dac <UART_SetConfig+0xe3c>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d62:	2b06      	cmp	r3, #6
 8004d64:	d020      	beq.n	8004da8 <UART_SetConfig+0xe38>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	2b07      	cmp	r3, #7
 8004d6c:	d01a      	beq.n	8004da4 <UART_SetConfig+0xe34>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	2b08      	cmp	r3, #8
 8004d74:	d014      	beq.n	8004da0 <UART_SetConfig+0xe30>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7a:	2b09      	cmp	r3, #9
 8004d7c:	d00e      	beq.n	8004d9c <UART_SetConfig+0xe2c>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d82:	2b0a      	cmp	r3, #10
 8004d84:	d008      	beq.n	8004d98 <UART_SetConfig+0xe28>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8a:	2b0b      	cmp	r3, #11
 8004d8c:	d102      	bne.n	8004d94 <UART_SetConfig+0xe24>
 8004d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d92:	e016      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004d94:	2301      	movs	r3, #1
 8004d96:	e014      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004d98:	2380      	movs	r3, #128	; 0x80
 8004d9a:	e012      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004d9c:	2340      	movs	r3, #64	; 0x40
 8004d9e:	e010      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004da0:	2320      	movs	r3, #32
 8004da2:	e00e      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004da4:	2310      	movs	r3, #16
 8004da6:	e00c      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004da8:	230c      	movs	r3, #12
 8004daa:	e00a      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004dac:	230a      	movs	r3, #10
 8004dae:	e008      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004db0:	2308      	movs	r3, #8
 8004db2:	e006      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004db4:	2306      	movs	r3, #6
 8004db6:	e004      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004db8:	2304      	movs	r3, #4
 8004dba:	e002      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	e000      	b.n	8004dc2 <UART_SetConfig+0xe52>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc8:	005a      	lsls	r2, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	441a      	add	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	61fb      	str	r3, [r7, #28]
        break;
 8004dde:	e063      	b.n	8004ea8 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d04f      	beq.n	8004e88 <UART_SetConfig+0xf18>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d048      	beq.n	8004e82 <UART_SetConfig+0xf12>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d041      	beq.n	8004e7c <UART_SetConfig+0xf0c>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d03a      	beq.n	8004e76 <UART_SetConfig+0xf06>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d033      	beq.n	8004e70 <UART_SetConfig+0xf00>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	2b05      	cmp	r3, #5
 8004e0e:	d02c      	beq.n	8004e6a <UART_SetConfig+0xefa>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	2b06      	cmp	r3, #6
 8004e16:	d025      	beq.n	8004e64 <UART_SetConfig+0xef4>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1c:	2b07      	cmp	r3, #7
 8004e1e:	d01e      	beq.n	8004e5e <UART_SetConfig+0xeee>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d017      	beq.n	8004e58 <UART_SetConfig+0xee8>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	2b09      	cmp	r3, #9
 8004e2e:	d010      	beq.n	8004e52 <UART_SetConfig+0xee2>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	2b0a      	cmp	r3, #10
 8004e36:	d009      	beq.n	8004e4c <UART_SetConfig+0xedc>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	2b0b      	cmp	r3, #11
 8004e3e:	d102      	bne.n	8004e46 <UART_SetConfig+0xed6>
 8004e40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e44:	e022      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e4a:	e01f      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e50:	e01c      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e56:	e019      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e5c:	e016      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e62:	e013      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e64:	f241 5354 	movw	r3, #5460	; 0x1554
 8004e68:	e010      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e6a:	f641 1398 	movw	r3, #6552	; 0x1998
 8004e6e:	e00d      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e74:	e00a      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e76:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8004e7a:	e007      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e80:	e004      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e86:	e001      	b.n	8004e8c <UART_SetConfig+0xf1c>
 8004e88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6852      	ldr	r2, [r2, #4]
 8004e90:	0852      	lsrs	r2, r2, #1
 8004e92:	441a      	add	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ea0:	e002      	b.n	8004ea8 <UART_SetConfig+0xf38>
      default:
        ret = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	76fb      	strb	r3, [r7, #27]
        break;
 8004ea6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	2b0f      	cmp	r3, #15
 8004eac:	d916      	bls.n	8004edc <UART_SetConfig+0xf6c>
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eb4:	d212      	bcs.n	8004edc <UART_SetConfig+0xf6c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f023 030f 	bic.w	r3, r3, #15
 8004ebe:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	085b      	lsrs	r3, r3, #1
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	89fb      	ldrh	r3, [r7, #14]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	89fa      	ldrh	r2, [r7, #14]
 8004ed8:	60da      	str	r2, [r3, #12]
 8004eda:	e20c      	b.n	80052f6 <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	76fb      	strb	r3, [r7, #27]
 8004ee0:	e209      	b.n	80052f6 <UART_SetConfig+0x1386>
    }
  }
  else
  {
    switch (clocksource)
 8004ee2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	f200 81f4 	bhi.w	80052d4 <UART_SetConfig+0x1364>
 8004eec:	a201      	add	r2, pc, #4	; (adr r2, 8004ef4 <UART_SetConfig+0xf84>)
 8004eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef2:	bf00      	nop
 8004ef4:	08004f49 	.word	0x08004f49
 8004ef8:	08004fff 	.word	0x08004fff
 8004efc:	080050b5 	.word	0x080050b5
 8004f00:	080052d5 	.word	0x080052d5
 8004f04:	0800515f 	.word	0x0800515f
 8004f08:	080052d5 	.word	0x080052d5
 8004f0c:	080052d5 	.word	0x080052d5
 8004f10:	080052d5 	.word	0x080052d5
 8004f14:	08005215 	.word	0x08005215
 8004f18:	0001e848 	.word	0x0001e848
 8004f1c:	01e84800 	.word	0x01e84800
 8004f20:	0003d090 	.word	0x0003d090
 8004f24:	0007a120 	.word	0x0007a120
 8004f28:	000f4240 	.word	0x000f4240
 8004f2c:	001e8480 	.word	0x001e8480
 8004f30:	0028b0aa 	.word	0x0028b0aa
 8004f34:	0030d400 	.word	0x0030d400
 8004f38:	003d0900 	.word	0x003d0900
 8004f3c:	00516154 	.word	0x00516154
 8004f40:	007a1200 	.word	0x007a1200
 8004f44:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f48:	f7fd fe4e 	bl	8002be8 <HAL_RCC_GetPCLK1Freq>
 8004f4c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d044      	beq.n	8004fe0 <UART_SetConfig+0x1070>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d03e      	beq.n	8004fdc <UART_SetConfig+0x106c>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d038      	beq.n	8004fd8 <UART_SetConfig+0x1068>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	2b03      	cmp	r3, #3
 8004f6c:	d032      	beq.n	8004fd4 <UART_SetConfig+0x1064>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d02c      	beq.n	8004fd0 <UART_SetConfig+0x1060>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	2b05      	cmp	r3, #5
 8004f7c:	d026      	beq.n	8004fcc <UART_SetConfig+0x105c>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	2b06      	cmp	r3, #6
 8004f84:	d020      	beq.n	8004fc8 <UART_SetConfig+0x1058>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8a:	2b07      	cmp	r3, #7
 8004f8c:	d01a      	beq.n	8004fc4 <UART_SetConfig+0x1054>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f92:	2b08      	cmp	r3, #8
 8004f94:	d014      	beq.n	8004fc0 <UART_SetConfig+0x1050>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	2b09      	cmp	r3, #9
 8004f9c:	d00e      	beq.n	8004fbc <UART_SetConfig+0x104c>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa2:	2b0a      	cmp	r3, #10
 8004fa4:	d008      	beq.n	8004fb8 <UART_SetConfig+0x1048>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	2b0b      	cmp	r3, #11
 8004fac:	d102      	bne.n	8004fb4 <UART_SetConfig+0x1044>
 8004fae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fb2:	e016      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e014      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fb8:	2380      	movs	r3, #128	; 0x80
 8004fba:	e012      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fbc:	2340      	movs	r3, #64	; 0x40
 8004fbe:	e010      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fc0:	2320      	movs	r3, #32
 8004fc2:	e00e      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fc4:	2310      	movs	r3, #16
 8004fc6:	e00c      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fc8:	230c      	movs	r3, #12
 8004fca:	e00a      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fcc:	230a      	movs	r3, #10
 8004fce:	e008      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fd0:	2308      	movs	r3, #8
 8004fd2:	e006      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fd4:	2306      	movs	r3, #6
 8004fd6:	e004      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fd8:	2304      	movs	r3, #4
 8004fda:	e002      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e000      	b.n	8004fe2 <UART_SetConfig+0x1072>
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	085b      	lsrs	r3, r3, #1
 8004fee:	441a      	add	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	61fb      	str	r3, [r7, #28]
        break;
 8004ffc:	e16d      	b.n	80052da <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ffe:	f7fd fe09 	bl	8002c14 <HAL_RCC_GetPCLK2Freq>
 8005002:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	2b00      	cmp	r3, #0
 800500a:	d044      	beq.n	8005096 <UART_SetConfig+0x1126>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005010:	2b01      	cmp	r3, #1
 8005012:	d03e      	beq.n	8005092 <UART_SetConfig+0x1122>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005018:	2b02      	cmp	r3, #2
 800501a:	d038      	beq.n	800508e <UART_SetConfig+0x111e>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	2b03      	cmp	r3, #3
 8005022:	d032      	beq.n	800508a <UART_SetConfig+0x111a>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	2b04      	cmp	r3, #4
 800502a:	d02c      	beq.n	8005086 <UART_SetConfig+0x1116>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	2b05      	cmp	r3, #5
 8005032:	d026      	beq.n	8005082 <UART_SetConfig+0x1112>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005038:	2b06      	cmp	r3, #6
 800503a:	d020      	beq.n	800507e <UART_SetConfig+0x110e>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005040:	2b07      	cmp	r3, #7
 8005042:	d01a      	beq.n	800507a <UART_SetConfig+0x110a>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005048:	2b08      	cmp	r3, #8
 800504a:	d014      	beq.n	8005076 <UART_SetConfig+0x1106>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	2b09      	cmp	r3, #9
 8005052:	d00e      	beq.n	8005072 <UART_SetConfig+0x1102>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	2b0a      	cmp	r3, #10
 800505a:	d008      	beq.n	800506e <UART_SetConfig+0x10fe>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005060:	2b0b      	cmp	r3, #11
 8005062:	d102      	bne.n	800506a <UART_SetConfig+0x10fa>
 8005064:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005068:	e016      	b.n	8005098 <UART_SetConfig+0x1128>
 800506a:	2301      	movs	r3, #1
 800506c:	e014      	b.n	8005098 <UART_SetConfig+0x1128>
 800506e:	2380      	movs	r3, #128	; 0x80
 8005070:	e012      	b.n	8005098 <UART_SetConfig+0x1128>
 8005072:	2340      	movs	r3, #64	; 0x40
 8005074:	e010      	b.n	8005098 <UART_SetConfig+0x1128>
 8005076:	2320      	movs	r3, #32
 8005078:	e00e      	b.n	8005098 <UART_SetConfig+0x1128>
 800507a:	2310      	movs	r3, #16
 800507c:	e00c      	b.n	8005098 <UART_SetConfig+0x1128>
 800507e:	230c      	movs	r3, #12
 8005080:	e00a      	b.n	8005098 <UART_SetConfig+0x1128>
 8005082:	230a      	movs	r3, #10
 8005084:	e008      	b.n	8005098 <UART_SetConfig+0x1128>
 8005086:	2308      	movs	r3, #8
 8005088:	e006      	b.n	8005098 <UART_SetConfig+0x1128>
 800508a:	2306      	movs	r3, #6
 800508c:	e004      	b.n	8005098 <UART_SetConfig+0x1128>
 800508e:	2304      	movs	r3, #4
 8005090:	e002      	b.n	8005098 <UART_SetConfig+0x1128>
 8005092:	2302      	movs	r3, #2
 8005094:	e000      	b.n	8005098 <UART_SetConfig+0x1128>
 8005096:	2301      	movs	r3, #1
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	fbb2 f2f3 	udiv	r2, r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	085b      	lsrs	r3, r3, #1
 80050a4:	441a      	add	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	61fb      	str	r3, [r7, #28]
        break;
 80050b2:	e112      	b.n	80052da <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d044      	beq.n	8005146 <UART_SetConfig+0x11d6>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d03e      	beq.n	8005142 <UART_SetConfig+0x11d2>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d038      	beq.n	800513e <UART_SetConfig+0x11ce>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	2b03      	cmp	r3, #3
 80050d2:	d032      	beq.n	800513a <UART_SetConfig+0x11ca>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d02c      	beq.n	8005136 <UART_SetConfig+0x11c6>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	2b05      	cmp	r3, #5
 80050e2:	d026      	beq.n	8005132 <UART_SetConfig+0x11c2>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	2b06      	cmp	r3, #6
 80050ea:	d020      	beq.n	800512e <UART_SetConfig+0x11be>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f0:	2b07      	cmp	r3, #7
 80050f2:	d01a      	beq.n	800512a <UART_SetConfig+0x11ba>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d014      	beq.n	8005126 <UART_SetConfig+0x11b6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005100:	2b09      	cmp	r3, #9
 8005102:	d00e      	beq.n	8005122 <UART_SetConfig+0x11b2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	2b0a      	cmp	r3, #10
 800510a:	d008      	beq.n	800511e <UART_SetConfig+0x11ae>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	2b0b      	cmp	r3, #11
 8005112:	d102      	bne.n	800511a <UART_SetConfig+0x11aa>
 8005114:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005118:	e016      	b.n	8005148 <UART_SetConfig+0x11d8>
 800511a:	4b81      	ldr	r3, [pc, #516]	; (8005320 <UART_SetConfig+0x13b0>)
 800511c:	e014      	b.n	8005148 <UART_SetConfig+0x11d8>
 800511e:	4b81      	ldr	r3, [pc, #516]	; (8005324 <UART_SetConfig+0x13b4>)
 8005120:	e012      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005122:	4b81      	ldr	r3, [pc, #516]	; (8005328 <UART_SetConfig+0x13b8>)
 8005124:	e010      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005126:	4b81      	ldr	r3, [pc, #516]	; (800532c <UART_SetConfig+0x13bc>)
 8005128:	e00e      	b.n	8005148 <UART_SetConfig+0x11d8>
 800512a:	4b81      	ldr	r3, [pc, #516]	; (8005330 <UART_SetConfig+0x13c0>)
 800512c:	e00c      	b.n	8005148 <UART_SetConfig+0x11d8>
 800512e:	4b81      	ldr	r3, [pc, #516]	; (8005334 <UART_SetConfig+0x13c4>)
 8005130:	e00a      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005132:	4b81      	ldr	r3, [pc, #516]	; (8005338 <UART_SetConfig+0x13c8>)
 8005134:	e008      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005136:	4b81      	ldr	r3, [pc, #516]	; (800533c <UART_SetConfig+0x13cc>)
 8005138:	e006      	b.n	8005148 <UART_SetConfig+0x11d8>
 800513a:	4b81      	ldr	r3, [pc, #516]	; (8005340 <UART_SetConfig+0x13d0>)
 800513c:	e004      	b.n	8005148 <UART_SetConfig+0x11d8>
 800513e:	4b81      	ldr	r3, [pc, #516]	; (8005344 <UART_SetConfig+0x13d4>)
 8005140:	e002      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005142:	4b81      	ldr	r3, [pc, #516]	; (8005348 <UART_SetConfig+0x13d8>)
 8005144:	e000      	b.n	8005148 <UART_SetConfig+0x11d8>
 8005146:	4b76      	ldr	r3, [pc, #472]	; (8005320 <UART_SetConfig+0x13b0>)
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6852      	ldr	r2, [r2, #4]
 800514c:	0852      	lsrs	r2, r2, #1
 800514e:	441a      	add	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	fbb2 f3f3 	udiv	r3, r2, r3
 8005158:	b29b      	uxth	r3, r3
 800515a:	61fb      	str	r3, [r7, #28]
        break;
 800515c:	e0bd      	b.n	80052da <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800515e:	f7fd fcd5 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8005162:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	2b00      	cmp	r3, #0
 800516a:	d044      	beq.n	80051f6 <UART_SetConfig+0x1286>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	2b01      	cmp	r3, #1
 8005172:	d03e      	beq.n	80051f2 <UART_SetConfig+0x1282>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	2b02      	cmp	r3, #2
 800517a:	d038      	beq.n	80051ee <UART_SetConfig+0x127e>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005180:	2b03      	cmp	r3, #3
 8005182:	d032      	beq.n	80051ea <UART_SetConfig+0x127a>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	2b04      	cmp	r3, #4
 800518a:	d02c      	beq.n	80051e6 <UART_SetConfig+0x1276>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	2b05      	cmp	r3, #5
 8005192:	d026      	beq.n	80051e2 <UART_SetConfig+0x1272>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	2b06      	cmp	r3, #6
 800519a:	d020      	beq.n	80051de <UART_SetConfig+0x126e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a0:	2b07      	cmp	r3, #7
 80051a2:	d01a      	beq.n	80051da <UART_SetConfig+0x126a>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d014      	beq.n	80051d6 <UART_SetConfig+0x1266>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	2b09      	cmp	r3, #9
 80051b2:	d00e      	beq.n	80051d2 <UART_SetConfig+0x1262>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	2b0a      	cmp	r3, #10
 80051ba:	d008      	beq.n	80051ce <UART_SetConfig+0x125e>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	2b0b      	cmp	r3, #11
 80051c2:	d102      	bne.n	80051ca <UART_SetConfig+0x125a>
 80051c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051c8:	e016      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e014      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051ce:	2380      	movs	r3, #128	; 0x80
 80051d0:	e012      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051d2:	2340      	movs	r3, #64	; 0x40
 80051d4:	e010      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051d6:	2320      	movs	r3, #32
 80051d8:	e00e      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051da:	2310      	movs	r3, #16
 80051dc:	e00c      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051de:	230c      	movs	r3, #12
 80051e0:	e00a      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051e2:	230a      	movs	r3, #10
 80051e4:	e008      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051e6:	2308      	movs	r3, #8
 80051e8:	e006      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051ea:	2306      	movs	r3, #6
 80051ec:	e004      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051ee:	2304      	movs	r3, #4
 80051f0:	e002      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e000      	b.n	80051f8 <UART_SetConfig+0x1288>
 80051f6:	2301      	movs	r3, #1
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	085b      	lsrs	r3, r3, #1
 8005204:	441a      	add	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	fbb2 f3f3 	udiv	r3, r2, r3
 800520e:	b29b      	uxth	r3, r3
 8005210:	61fb      	str	r3, [r7, #28]
        break;
 8005212:	e062      	b.n	80052da <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005218:	2b00      	cmp	r3, #0
 800521a:	d04e      	beq.n	80052ba <UART_SetConfig+0x134a>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	2b01      	cmp	r3, #1
 8005222:	d047      	beq.n	80052b4 <UART_SetConfig+0x1344>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	2b02      	cmp	r3, #2
 800522a:	d040      	beq.n	80052ae <UART_SetConfig+0x133e>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	2b03      	cmp	r3, #3
 8005232:	d039      	beq.n	80052a8 <UART_SetConfig+0x1338>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005238:	2b04      	cmp	r3, #4
 800523a:	d032      	beq.n	80052a2 <UART_SetConfig+0x1332>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	2b05      	cmp	r3, #5
 8005242:	d02b      	beq.n	800529c <UART_SetConfig+0x132c>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005248:	2b06      	cmp	r3, #6
 800524a:	d024      	beq.n	8005296 <UART_SetConfig+0x1326>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	2b07      	cmp	r3, #7
 8005252:	d01d      	beq.n	8005290 <UART_SetConfig+0x1320>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	2b08      	cmp	r3, #8
 800525a:	d016      	beq.n	800528a <UART_SetConfig+0x131a>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	2b09      	cmp	r3, #9
 8005262:	d00f      	beq.n	8005284 <UART_SetConfig+0x1314>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005268:	2b0a      	cmp	r3, #10
 800526a:	d008      	beq.n	800527e <UART_SetConfig+0x130e>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005270:	2b0b      	cmp	r3, #11
 8005272:	d101      	bne.n	8005278 <UART_SetConfig+0x1308>
 8005274:	2380      	movs	r3, #128	; 0x80
 8005276:	e022      	b.n	80052be <UART_SetConfig+0x134e>
 8005278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800527c:	e01f      	b.n	80052be <UART_SetConfig+0x134e>
 800527e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005282:	e01c      	b.n	80052be <UART_SetConfig+0x134e>
 8005284:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005288:	e019      	b.n	80052be <UART_SetConfig+0x134e>
 800528a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800528e:	e016      	b.n	80052be <UART_SetConfig+0x134e>
 8005290:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005294:	e013      	b.n	80052be <UART_SetConfig+0x134e>
 8005296:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800529a:	e010      	b.n	80052be <UART_SetConfig+0x134e>
 800529c:	f640 43cc 	movw	r3, #3276	; 0xccc
 80052a0:	e00d      	b.n	80052be <UART_SetConfig+0x134e>
 80052a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052a6:	e00a      	b.n	80052be <UART_SetConfig+0x134e>
 80052a8:	f241 5355 	movw	r3, #5461	; 0x1555
 80052ac:	e007      	b.n	80052be <UART_SetConfig+0x134e>
 80052ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052b2:	e004      	b.n	80052be <UART_SetConfig+0x134e>
 80052b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052b8:	e001      	b.n	80052be <UART_SetConfig+0x134e>
 80052ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6852      	ldr	r2, [r2, #4]
 80052c2:	0852      	lsrs	r2, r2, #1
 80052c4:	441a      	add	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	61fb      	str	r3, [r7, #28]
        break;
 80052d2:	e002      	b.n	80052da <UART_SetConfig+0x136a>
      default:
        ret = HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	76fb      	strb	r3, [r7, #27]
        break;
 80052d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	2b0f      	cmp	r3, #15
 80052de:	d908      	bls.n	80052f2 <UART_SetConfig+0x1382>
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e6:	d204      	bcs.n	80052f2 <UART_SetConfig+0x1382>
    {
      huart->Instance->BRR = usartdiv;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	60da      	str	r2, [r3, #12]
 80052f0:	e001      	b.n	80052f6 <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005312:	7efb      	ldrb	r3, [r7, #27]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3728      	adds	r7, #40	; 0x28
 8005318:	46bd      	mov	sp, r7
 800531a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800531e:	bf00      	nop
 8005320:	00f42400 	.word	0x00f42400
 8005324:	0001e848 	.word	0x0001e848
 8005328:	0003d090 	.word	0x0003d090
 800532c:	0007a120 	.word	0x0007a120
 8005330:	000f4240 	.word	0x000f4240
 8005334:	00145855 	.word	0x00145855
 8005338:	00186a00 	.word	0x00186a00
 800533c:	001e8480 	.word	0x001e8480
 8005340:	0028b0aa 	.word	0x0028b0aa
 8005344:	003d0900 	.word	0x003d0900
 8005348:	007a1200 	.word	0x007a1200

0800534c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00a      	beq.n	8005376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00a      	beq.n	8005398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	430a      	orrs	r2, r1
 8005396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539c:	f003 0304 	and.w	r3, r3, #4
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d00a      	beq.n	80053ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053be:	f003 0308 	and.w	r3, r3, #8
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00a      	beq.n	80053dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00a      	beq.n	80053fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005402:	f003 0320 	and.w	r3, r3, #32
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00a      	beq.n	8005420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005428:	2b00      	cmp	r3, #0
 800542a:	d01a      	beq.n	8005462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	430a      	orrs	r2, r1
 8005440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800544a:	d10a      	bne.n	8005462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	430a      	orrs	r2, r1
 8005482:	605a      	str	r2, [r3, #4]
  }
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af02      	add	r7, sp, #8
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80054a0:	f7fb fdf0 	bl	8001084 <HAL_GetTick>
 80054a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0308 	and.w	r3, r3, #8
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d10e      	bne.n	80054d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f82c 	bl	8005520 <UART_WaitOnFlagUntilTimeout>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e022      	b.n	8005518 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d10e      	bne.n	80054fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f816 	bl	8005520 <UART_WaitOnFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e00c      	b.n	8005518 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2220      	movs	r2, #32
 8005502:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2220      	movs	r2, #32
 800550a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	603b      	str	r3, [r7, #0]
 800552c:	4613      	mov	r3, r2
 800552e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005530:	e02c      	b.n	800558c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005538:	d028      	beq.n	800558c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553a:	f7fb fda3 	bl	8001084 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	69ba      	ldr	r2, [r7, #24]
 8005546:	429a      	cmp	r2, r3
 8005548:	d302      	bcc.n	8005550 <UART_WaitOnFlagUntilTimeout+0x30>
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d11d      	bne.n	800558c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800555e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689a      	ldr	r2, [r3, #8]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0201 	bic.w	r2, r2, #1
 800556e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2220      	movs	r2, #32
 800557c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e00f      	b.n	80055ac <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	69da      	ldr	r2, [r3, #28]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	4013      	ands	r3, r2
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	429a      	cmp	r2, r3
 800559a:	bf0c      	ite	eq
 800559c:	2301      	moveq	r3, #1
 800559e:	2300      	movne	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	79fb      	ldrb	r3, [r7, #7]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d0c3      	beq.n	8005532 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d101      	bne.n	80055ca <HAL_UARTEx_DisableFifoMode+0x16>
 80055c6:	2302      	movs	r3, #2
 80055c8:	e027      	b.n	800561a <HAL_UARTEx_DisableFifoMode+0x66>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2224      	movs	r2, #36	; 0x24
 80055d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0201 	bic.w	r2, r2, #1
 80055f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80055f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2220      	movs	r2, #32
 800560c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
 800562e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005636:	2b01      	cmp	r3, #1
 8005638:	d101      	bne.n	800563e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800563a:	2302      	movs	r3, #2
 800563c:	e02d      	b.n	800569a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2201      	movs	r2, #1
 8005642:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2224      	movs	r2, #36	; 0x24
 800564a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0201 	bic.w	r2, r2, #1
 8005664:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	683a      	ldr	r2, [r7, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f850 	bl	8005720 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2220      	movs	r2, #32
 800568c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b084      	sub	sp, #16
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d101      	bne.n	80056ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80056b6:	2302      	movs	r3, #2
 80056b8:	e02d      	b.n	8005716 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2224      	movs	r2, #36	; 0x24
 80056c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0201 	bic.w	r2, r2, #1
 80056e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f812 	bl	8005720 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b089      	sub	sp, #36	; 0x24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8005728:	4a2f      	ldr	r2, [pc, #188]	; (80057e8 <UARTEx_SetNbDataToProcess+0xc8>)
 800572a:	f107 0314 	add.w	r3, r7, #20
 800572e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005732:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8005736:	4a2d      	ldr	r2, [pc, #180]	; (80057ec <UARTEx_SetNbDataToProcess+0xcc>)
 8005738:	f107 030c 	add.w	r3, r7, #12
 800573c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005740:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005748:	2b00      	cmp	r3, #0
 800574a:	d108      	bne.n	800575e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800575c:	e03d      	b.n	80057da <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800575e:	2308      	movs	r3, #8
 8005760:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005762:	2308      	movs	r3, #8
 8005764:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	0e5b      	lsrs	r3, r3, #25
 800576e:	b2db      	uxtb	r3, r3
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	0f5b      	lsrs	r3, r3, #29
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f003 0307 	and.w	r3, r3, #7
 8005784:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005786:	7fbb      	ldrb	r3, [r7, #30]
 8005788:	7f3a      	ldrb	r2, [r7, #28]
 800578a:	f107 0120 	add.w	r1, r7, #32
 800578e:	440a      	add	r2, r1
 8005790:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005794:	fb02 f303 	mul.w	r3, r2, r3
 8005798:	7f3a      	ldrb	r2, [r7, #28]
 800579a:	f107 0120 	add.w	r1, r7, #32
 800579e:	440a      	add	r2, r1
 80057a0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80057a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80057b0:	7ffb      	ldrb	r3, [r7, #31]
 80057b2:	7f7a      	ldrb	r2, [r7, #29]
 80057b4:	f107 0120 	add.w	r1, r7, #32
 80057b8:	440a      	add	r2, r1
 80057ba:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80057be:	fb02 f303 	mul.w	r3, r2, r3
 80057c2:	7f7a      	ldrb	r2, [r7, #29]
 80057c4:	f107 0120 	add.w	r1, r7, #32
 80057c8:	440a      	add	r2, r1
 80057ca:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80057ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80057da:	bf00      	nop
 80057dc:	3724      	adds	r7, #36	; 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	0800973c 	.word	0x0800973c
 80057ec:	08009744 	.word	0x08009744

080057f0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result 
  */
int32_t MX_FATFS_Init(void) 
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
 
if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80057f4:	4907      	ldr	r1, [pc, #28]	; (8005814 <MX_FATFS_Init+0x24>)
 80057f6:	4808      	ldr	r0, [pc, #32]	; (8005818 <MX_FATFS_Init+0x28>)
 80057f8:	f003 fe94 	bl	8009524 <FATFS_LinkDriver>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d002      	beq.n	8005808 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8005802:	f04f 33ff 	mov.w	r3, #4294967295
 8005806:	e003      	b.n	8005810 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8005808:	4b04      	ldr	r3, [pc, #16]	; (800581c <MX_FATFS_Init+0x2c>)
 800580a:	2201      	movs	r2, #1
 800580c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800580e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8005810:	4618      	mov	r0, r3
 8005812:	bd80      	pop	{r7, pc}
 8005814:	200004e4 	.word	0x200004e4
 8005818:	20000010 	.word	0x20000010
 800581c:	20000218 	.word	0x20000218

08005820 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005820:	b480      	push	{r7}
 8005822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005824:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8005826:	4618      	mov	r0, r3
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <MY_SD_Init>:
  * @brief  Initializes the SD card device.
  * @param  Instance      SD Instance
  * @retval BSP status
  */
int32_t MY_SD_Init(uint32_t Instance)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]

  if(Instance >= SD_INSTANCES_NBR)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <MY_SD_Init+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005842:	f06f 0301 	mvn.w	r3, #1
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	e010      	b.n	800586c <MY_SD_Init+0x3c>
  } /* Configure IO functionalities for SD pin */
  else if(SD_IO_Init() != BSP_ERROR_NONE)
 800584a:	f000 fa9b 	bl	8005d84 <SD_IO_Init>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <MY_SD_Init+0x2c>
  {
    ret = BSP_ERROR_NO_INIT;
 8005854:	f04f 33ff 	mov.w	r3, #4294967295
 8005858:	60fb      	str	r3, [r7, #12]
 800585a:	e007      	b.n	800586c <MY_SD_Init+0x3c>
  }
  else
  {
    /* SD initialized and set to SPI mode properly */
    if(SD_GoIdleState() != BSP_ERROR_NONE)
 800585c:	f000 ff74 	bl	8006748 <SD_GoIdleState>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d002      	beq.n	800586c <MY_SD_Init+0x3c>
    {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005866:	f06f 0305 	mvn.w	r3, #5
 800586a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800586c:	68fb      	ldr	r3, [r7, #12]
}
 800586e:	4618      	mov	r0, r3
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
	...

08005878 <MY_SD_ReadBlocks>:
  * @param  BlockIdx   Block index from where data is to be read
  * @param  BlocksNbr  Number of SD blocks to read
  * @retval BSP status
  */
int32_t MY_SD_ReadBlocks(uint32_t Instance, uint32_t *pData, uint32_t BlockIdx, uint32_t BlocksNbr)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
 8005884:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8005886:	2300      	movs	r3, #0
 8005888:	61fb      	str	r3, [r7, #28]
  uint32_t response, offset = 0;
 800588a:	2300      	movs	r3, #0
 800588c:	61bb      	str	r3, [r7, #24]
  uint8_t tmp;

  if(Instance >= SD_INSTANCES_NBR)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d003      	beq.n	800589c <MY_SD_ReadBlocks+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005894:	f06f 0301 	mvn.w	r3, #1
 8005898:	61fb      	str	r3, [r7, #28]
 800589a:	e0b2      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
  }
  else
  {
    /* Send CMD16 (SD_CMD_SET_BLOCKLEN) to set the size of the block and
    Check if the SD acknowledged the set block length command: R1 response (0x00: no errors) */
    response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, MY_SD_BLOCK_SIZE, 0xFF, (uint8_t)SD_ANSWER_R1_EXPECTED);
 800589c:	2300      	movs	r3, #0
 800589e:	22ff      	movs	r2, #255	; 0xff
 80058a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80058a4:	2010      	movs	r0, #16
 80058a6:	f000 fdd1 	bl	800644c <SD_SendCmd>
 80058aa:	6178      	str	r0, [r7, #20]
    SD_IO_CSState(1);
 80058ac:	2001      	movs	r0, #1
 80058ae:	f000 fab5 	bl	8005e1c <SD_IO_CSState>
    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80058b2:	f107 0313 	add.w	r3, r7, #19
 80058b6:	2101      	movs	r1, #1
 80058b8:	4618      	mov	r0, r3
 80058ba:	f001 f915 	bl	8006ae8 <BSP_SPI2_Send>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d003      	beq.n	80058cc <MY_SD_ReadBlocks+0x54>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80058c4:	f06f 0303 	mvn.w	r3, #3
 80058c8:	61fb      	str	r3, [r7, #28]
 80058ca:	e09a      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
    }
    else
    {
      if ((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_NO_ERROR)
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00e      	beq.n	80058f2 <MY_SD_ReadBlocks+0x7a>
      {
        /* Send dummy byte: 8 Clock pulses of delay */
        SD_IO_CSState(1);
 80058d4:	2001      	movs	r0, #1
 80058d6:	f000 faa1 	bl	8005e1c <SD_IO_CSState>
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80058da:	f107 0313 	add.w	r3, r7, #19
 80058de:	2101      	movs	r1, #1
 80058e0:	4618      	mov	r0, r3
 80058e2:	f001 f901 	bl	8006ae8 <BSP_SPI2_Send>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d002      	beq.n	80058f2 <MY_SD_ReadBlocks+0x7a>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 80058ec:	f06f 0303 	mvn.w	r3, #3
 80058f0:	61fb      	str	r3, [r7, #28]
        }
      }

      if(ret == BSP_ERROR_NONE)
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f040 8084 	bne.w	8005a02 <MY_SD_ReadBlocks+0x18a>
        /* Data transfer */
        do
        {
          /* Send CMD17 (SD_CMD_READ_SINGLE_BLOCK) to read one block */
          /* Check if the SD acknowledged the read block command: R1 response (0x00: no errors) */
          response = SD_SendCmd(SD_CMD_READ_SINGLE_BLOCK, (BlockIdx + offset) * (CardType == MY_CARD_SDHC ? 1U: MY_SD_BLOCK_SIZE), 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	441a      	add	r2, r3
 8005900:	4b42      	ldr	r3, [pc, #264]	; (8005a0c <MY_SD_ReadBlocks+0x194>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <MY_SD_ReadBlocks+0x94>
 8005908:	2301      	movs	r3, #1
 800590a:	e001      	b.n	8005910 <MY_SD_ReadBlocks+0x98>
 800590c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005910:	fb02 f103 	mul.w	r1, r2, r3
 8005914:	2300      	movs	r3, #0
 8005916:	22ff      	movs	r2, #255	; 0xff
 8005918:	2011      	movs	r0, #17
 800591a:	f000 fd97 	bl	800644c <SD_SendCmd>
 800591e:	6178      	str	r0, [r7, #20]
          if ((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_NO_ERROR)
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00f      	beq.n	8005948 <MY_SD_ReadBlocks+0xd0>
          {
            /* Send dummy byte: 8 Clock pulses of delay */
            SD_IO_CSState(1);
 8005928:	2001      	movs	r0, #1
 800592a:	f000 fa77 	bl	8005e1c <SD_IO_CSState>
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 800592e:	f107 0313 	add.w	r3, r7, #19
 8005932:	2101      	movs	r1, #1
 8005934:	4618      	mov	r0, r3
 8005936:	f001 f8d7 	bl	8006ae8 <BSP_SPI2_Send>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d003      	beq.n	8005948 <MY_SD_ReadBlocks+0xd0>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 8005940:	f06f 0303 	mvn.w	r3, #3
 8005944:	61fb      	str	r3, [r7, #28]
              break;
 8005946:	e05c      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
            }
          }

          /* Now look for the data token to signify the start of the data */
          if (SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_ERROR_NONE)
 8005948:	20fe      	movs	r0, #254	; 0xfe
 800594a:	f001 f83b 	bl	80069c4 <SD_WaitData>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d12f      	bne.n	80059b4 <MY_SD_ReadBlocks+0x13c>
          {
            /* Read the SD block data : read NumByteToRead data */
            if(BUS_SPIx_Recv((uint8_t*)pData + offset, MY_SD_BLOCK_SIZE) != BSP_ERROR_NONE)
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	4413      	add	r3, r2
 800595a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800595e:	4618      	mov	r0, r3
 8005960:	f001 f8de 	bl	8006b20 <BSP_SPI2_Recv>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <MY_SD_ReadBlocks+0xfa>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 800596a:	f06f 0303 	mvn.w	r3, #3
 800596e:	61fb      	str	r3, [r7, #28]
              break;
 8005970:	e047      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
            }

            /* Set next read address*/
            offset += MY_SD_BLOCK_SIZE;
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005978:	61bb      	str	r3, [r7, #24]
            BlocksNbr--;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	3b01      	subs	r3, #1
 800597e:	603b      	str	r3, [r7, #0]

            /* get CRC bytes (not really needed by us, but required by SD) */
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005980:	f107 0313 	add.w	r3, r7, #19
 8005984:	2101      	movs	r1, #1
 8005986:	4618      	mov	r0, r3
 8005988:	f001 f8ae 	bl	8006ae8 <BSP_SPI2_Send>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <MY_SD_ReadBlocks+0x122>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 8005992:	f06f 0303 	mvn.w	r3, #3
 8005996:	61fb      	str	r3, [r7, #28]
              break;
 8005998:	e033      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
            }
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 800599a:	f107 0313 	add.w	r3, r7, #19
 800599e:	2101      	movs	r1, #1
 80059a0:	4618      	mov	r0, r3
 80059a2:	f001 f8a1 	bl	8006ae8 <BSP_SPI2_Send>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d013      	beq.n	80059d4 <MY_SD_ReadBlocks+0x15c>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 80059ac:	f06f 0303 	mvn.w	r3, #3
 80059b0:	61fb      	str	r3, [r7, #28]
              break;
 80059b2:	e026      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
            }
          }
          else
          {
            /* Send dummy byte: 8 Clock pulses of delay */
            SD_IO_CSState(1);
 80059b4:	2001      	movs	r0, #1
 80059b6:	f000 fa31 	bl	8005e1c <SD_IO_CSState>
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80059ba:	f107 0313 	add.w	r3, r7, #19
 80059be:	2101      	movs	r1, #1
 80059c0:	4618      	mov	r0, r3
 80059c2:	f001 f891 	bl	8006ae8 <BSP_SPI2_Send>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <MY_SD_ReadBlocks+0x15c>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 80059cc:	f06f 0303 	mvn.w	r3, #3
 80059d0:	61fb      	str	r3, [r7, #28]
              break;
 80059d2:	e016      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
            }
          }

          /* End the command data read cycle */
          SD_IO_CSState(1);
 80059d4:	2001      	movs	r0, #1
 80059d6:	f000 fa21 	bl	8005e1c <SD_IO_CSState>
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80059da:	f107 0313 	add.w	r3, r7, #19
 80059de:	2101      	movs	r1, #1
 80059e0:	4618      	mov	r0, r3
 80059e2:	f001 f881 	bl	8006ae8 <BSP_SPI2_Send>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <MY_SD_ReadBlocks+0x17c>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 80059ec:	f06f 0303 	mvn.w	r3, #3
 80059f0:	61fb      	str	r3, [r7, #28]
            break;
 80059f2:	e006      	b.n	8005a02 <MY_SD_ReadBlocks+0x18a>
          }
        }while ((BlocksNbr != 0U) && (ret == BSP_ERROR_NONE));
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <MY_SD_ReadBlocks+0x18a>
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f43f af7c 	beq.w	80058fa <MY_SD_ReadBlocks+0x82>
      }
    }
  }

  /* Return BSP status */
  return ret;
 8005a02:	69fb      	ldr	r3, [r7, #28]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3720      	adds	r7, #32
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	2000021c 	.word	0x2000021c

08005a10 <MY_SD_WriteBlocks>:
  * @param  BlockIdx   Block index from where data is to be written
  * @param  BlocksNbr  Number of SD blocks to write
  * @retval BSP status
  */
int32_t MY_SD_WriteBlocks(uint32_t Instance, uint32_t *pData, uint32_t BlockIdx, uint32_t BlocksNbr)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
 8005a1c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	61fb      	str	r3, [r7, #28]
  uint32_t response, offset = 0;
 8005a22:	2300      	movs	r3, #0
 8005a24:	61bb      	str	r3, [r7, #24]
  uint8_t tmp, data_response;

  if(Instance >= SD_INSTANCES_NBR)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <MY_SD_WriteBlocks+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005a2c:	f06f 0301 	mvn.w	r3, #1
 8005a30:	61fb      	str	r3, [r7, #28]
 8005a32:	e0e8      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
  }
  else
  {
    /* Send CMD16 (SD_CMD_SET_BLOCKLEN) to set the size of the block and
    Check if the SD acknowledged the set block length command: R1 response (0x00: no errors) */
    response = SD_SendCmd(SD_CMD_SET_BLOCKLEN, MY_SD_BLOCK_SIZE, 0xFF, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8005a34:	2300      	movs	r3, #0
 8005a36:	22ff      	movs	r2, #255	; 0xff
 8005a38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a3c:	2010      	movs	r0, #16
 8005a3e:	f000 fd05 	bl	800644c <SD_SendCmd>
 8005a42:	6178      	str	r0, [r7, #20]
    SD_IO_CSState(1);
 8005a44:	2001      	movs	r0, #1
 8005a46:	f000 f9e9 	bl	8005e1c <SD_IO_CSState>
    tmp = SD_DUMMY_BYTE;
 8005a4a:	23ff      	movs	r3, #255	; 0xff
 8005a4c:	74fb      	strb	r3, [r7, #19]
    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005a4e:	f107 0313 	add.w	r3, r7, #19
 8005a52:	2101      	movs	r1, #1
 8005a54:	4618      	mov	r0, r3
 8005a56:	f001 f847 	bl	8006ae8 <BSP_SPI2_Send>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d003      	beq.n	8005a68 <MY_SD_WriteBlocks+0x58>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005a60:	f06f 0303 	mvn.w	r3, #3
 8005a64:	61fb      	str	r3, [r7, #28]
 8005a66:	e0ce      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
    }
    else
    {
      if ((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_NO_ERROR)
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00e      	beq.n	8005a8e <MY_SD_WriteBlocks+0x7e>
      {
        /* Send dummy byte: 8 Clock pulses of delay */
        SD_IO_CSState(1);
 8005a70:	2001      	movs	r0, #1
 8005a72:	f000 f9d3 	bl	8005e1c <SD_IO_CSState>
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005a76:	f107 0313 	add.w	r3, r7, #19
 8005a7a:	2101      	movs	r1, #1
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f001 f833 	bl	8006ae8 <BSP_SPI2_Send>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <MY_SD_WriteBlocks+0x7e>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8005a88:	f06f 0303 	mvn.w	r3, #3
 8005a8c:	61fb      	str	r3, [r7, #28]
        }
      }

      if(ret == BSP_ERROR_NONE)
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f040 80b8 	bne.w	8005c06 <MY_SD_WriteBlocks+0x1f6>
        /* Data transfer */
        do
        {
          /* Send CMD24 (SD_CMD_WRITE_SINGLE_BLOCK) to write blocks  and
          Check if the SD acknowledged the write block command: R1 response (0x00: no errors) */
          response = SD_SendCmd(SD_CMD_WRITE_SINGLE_BLOCK, (BlockIdx + offset) * (CardType == MY_CARD_SDHC ? 1U : MY_SD_BLOCK_SIZE), 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	441a      	add	r2, r3
 8005a9c:	4b5c      	ldr	r3, [pc, #368]	; (8005c10 <MY_SD_WriteBlocks+0x200>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d101      	bne.n	8005aa8 <MY_SD_WriteBlocks+0x98>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e001      	b.n	8005aac <MY_SD_WriteBlocks+0x9c>
 8005aa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005aac:	fb02 f103 	mul.w	r1, r2, r3
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	22ff      	movs	r2, #255	; 0xff
 8005ab4:	2018      	movs	r0, #24
 8005ab6:	f000 fcc9 	bl	800644c <SD_SendCmd>
 8005aba:	6178      	str	r0, [r7, #20]
          if ((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_NO_ERROR)
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00f      	beq.n	8005ae4 <MY_SD_WriteBlocks+0xd4>
          {
            /* Send dummy byte: 8 Clock pulses of delay */
            SD_IO_CSState(1);
 8005ac4:	2001      	movs	r0, #1
 8005ac6:	f000 f9a9 	bl	8005e1c <SD_IO_CSState>
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005aca:	f107 0313 	add.w	r3, r7, #19
 8005ace:	2101      	movs	r1, #1
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f001 f809 	bl	8006ae8 <BSP_SPI2_Send>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d003      	beq.n	8005ae4 <MY_SD_WriteBlocks+0xd4>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 8005adc:	f06f 0303 	mvn.w	r3, #3
 8005ae0:	61fb      	str	r3, [r7, #28]
              break;
 8005ae2:	e090      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
            }
          }

          /* Send dummy byte for NWR timing : one byte between CMDWRITE and TOKEN */
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005ae4:	f107 0313 	add.w	r3, r7, #19
 8005ae8:	2101      	movs	r1, #1
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 fffc 	bl	8006ae8 <BSP_SPI2_Send>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <MY_SD_WriteBlocks+0xee>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005af6:	f06f 0303 	mvn.w	r3, #3
 8005afa:	61fb      	str	r3, [r7, #28]
            break;
 8005afc:	e083      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005afe:	f107 0313 	add.w	r3, r7, #19
 8005b02:	2101      	movs	r1, #1
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 ffef 	bl	8006ae8 <BSP_SPI2_Send>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <MY_SD_WriteBlocks+0x108>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005b10:	f06f 0303 	mvn.w	r3, #3
 8005b14:	61fb      	str	r3, [r7, #28]
            break;
 8005b16:	e076      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }

          /* Send the data token to signify the start of the data */
          tmp = SD_TOKEN_START_DATA_SINGLE_BLOCK_WRITE;
 8005b18:	23fe      	movs	r3, #254	; 0xfe
 8005b1a:	74fb      	strb	r3, [r7, #19]
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005b1c:	f107 0313 	add.w	r3, r7, #19
 8005b20:	2101      	movs	r1, #1
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 ffe0 	bl	8006ae8 <BSP_SPI2_Send>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d003      	beq.n	8005b36 <MY_SD_WriteBlocks+0x126>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005b2e:	f06f 0303 	mvn.w	r3, #3
 8005b32:	61fb      	str	r3, [r7, #28]
            break;
 8005b34:	e067      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }

          /* Write the block data to SD */
          if(BUS_SPIx_Send((uint8_t*)pData + offset, MY_SD_BLOCK_SIZE) != BSP_ERROR_NONE)
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b40:	4618      	mov	r0, r3
 8005b42:	f000 ffd1 	bl	8006ae8 <BSP_SPI2_Send>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d003      	beq.n	8005b54 <MY_SD_WriteBlocks+0x144>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005b4c:	f06f 0303 	mvn.w	r3, #3
 8005b50:	61fb      	str	r3, [r7, #28]
            break;
 8005b52:	e058      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }

          /* Set next write address */
          offset += MY_SD_BLOCK_SIZE;
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005b5a:	61bb      	str	r3, [r7, #24]
          BlocksNbr--;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	603b      	str	r3, [r7, #0]

          /* get CRC bytes (not really needed by us, but required by SD) */
          tmp = SD_DUMMY_BYTE;
 8005b62:	23ff      	movs	r3, #255	; 0xff
 8005b64:	74fb      	strb	r3, [r7, #19]
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005b66:	f107 0313 	add.w	r3, r7, #19
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 ffbb 	bl	8006ae8 <BSP_SPI2_Send>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <MY_SD_WriteBlocks+0x170>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005b78:	f06f 0303 	mvn.w	r3, #3
 8005b7c:	61fb      	str	r3, [r7, #28]
            break;
 8005b7e:	e042      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005b80:	f107 0313 	add.w	r3, r7, #19
 8005b84:	2101      	movs	r1, #1
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 ffae 	bl	8006ae8 <BSP_SPI2_Send>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <MY_SD_WriteBlocks+0x18a>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005b92:	f06f 0303 	mvn.w	r3, #3
 8005b96:	61fb      	str	r3, [r7, #28]
            break;
 8005b98:	e035      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }

          /* Read data response */
          if(SD_GetDataResponse(&data_response) != BSP_ERROR_NONE)
 8005b9a:	f107 0312 	add.w	r3, r7, #18
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fd6c 	bl	800667c <SD_GetDataResponse>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d003      	beq.n	8005bb2 <MY_SD_WriteBlocks+0x1a2>
          {
            ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005baa:	f06f 0305 	mvn.w	r3, #5
 8005bae:	61fb      	str	r3, [r7, #28]
            break;
 8005bb0:	e029      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }

          if (data_response != (uint8_t)SD_DATA_OK)
 8005bb2:	7cbb      	ldrb	r3, [r7, #18]
 8005bb4:	2b05      	cmp	r3, #5
 8005bb6:	d00f      	beq.n	8005bd8 <MY_SD_WriteBlocks+0x1c8>
          {
            /* Set response value to failure */
            /* Send dummy byte: 8 Clock pulses of delay */
            SD_IO_CSState(1);
 8005bb8:	2001      	movs	r0, #1
 8005bba:	f000 f92f 	bl	8005e1c <SD_IO_CSState>
            if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005bbe:	f107 0313 	add.w	r3, r7, #19
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f000 ff8f 	bl	8006ae8 <BSP_SPI2_Send>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <MY_SD_WriteBlocks+0x1c8>
            {
              ret = BSP_ERROR_PERIPH_FAILURE;
 8005bd0:	f06f 0303 	mvn.w	r3, #3
 8005bd4:	61fb      	str	r3, [r7, #28]
              break;
 8005bd6:	e016      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
            }
          }

          SD_IO_CSState(1);
 8005bd8:	2001      	movs	r0, #1
 8005bda:	f000 f91f 	bl	8005e1c <SD_IO_CSState>
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005bde:	f107 0313 	add.w	r3, r7, #19
 8005be2:	2101      	movs	r1, #1
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 ff7f 	bl	8006ae8 <BSP_SPI2_Send>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <MY_SD_WriteBlocks+0x1e8>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
 8005bf0:	f06f 0303 	mvn.w	r3, #3
 8005bf4:	61fb      	str	r3, [r7, #28]
            break;
 8005bf6:	e006      	b.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
          }
        }while ((BlocksNbr != 0U) && (ret == BSP_ERROR_NONE));
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d003      	beq.n	8005c06 <MY_SD_WriteBlocks+0x1f6>
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f43f af48 	beq.w	8005a96 <MY_SD_WriteBlocks+0x86>
      }
    }
  }

  /* Return BSP status */
  return ret;
 8005c06:	69fb      	ldr	r3, [r7, #28]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3720      	adds	r7, #32
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	2000021c 	.word	0x2000021c

08005c14 <MY_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
int32_t MY_SD_GetCardState(uint32_t Instance)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b086      	sub	sp, #24
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint32_t response;
  uint8_t tmp;

  if(Instance >= SD_INSTANCES_NBR)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <MY_SD_GetCardState+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005c22:	f06f 0301 	mvn.w	r3, #1
 8005c26:	617b      	str	r3, [r7, #20]
 8005c28:	e026      	b.n	8005c78 <MY_SD_GetCardState+0x64>
  }
  else
  {
    /* Send CMD13 (SD_SEND_STATUS) to get SD status */
    response = SD_SendCmd(SD_CMD_SEND_STATUS, 0, 0xFF, (uint8_t)SD_ANSWER_R2_EXPECTED);
 8005c2a:	2302      	movs	r3, #2
 8005c2c:	22ff      	movs	r2, #255	; 0xff
 8005c2e:	2100      	movs	r1, #0
 8005c30:	200d      	movs	r0, #13
 8005c32:	f000 fc0b 	bl	800644c <SD_SendCmd>
 8005c36:	6138      	str	r0, [r7, #16]
    SD_IO_CSState(1);
 8005c38:	2001      	movs	r0, #1
 8005c3a:	f000 f8ef 	bl	8005e1c <SD_IO_CSState>
    tmp = SD_DUMMY_BYTE;
 8005c3e:	23ff      	movs	r3, #255	; 0xff
 8005c40:	73fb      	strb	r3, [r7, #15]
    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005c42:	f107 030f 	add.w	r3, r7, #15
 8005c46:	2101      	movs	r1, #1
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 ff4d 	bl	8006ae8 <BSP_SPI2_Send>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d003      	beq.n	8005c5c <MY_SD_GetCardState+0x48>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005c54:	f06f 0303 	mvn.w	r3, #3
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e00d      	b.n	8005c78 <MY_SD_GetCardState+0x64>
    }/* Find SD status according to card state */
    else if(((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_NO_ERROR) && ((uint8_t)((response & 0xFF00UL) >> 8) == (uint8_t)SD_R2_NO_ERROR))
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d107      	bne.n	8005c74 <MY_SD_GetCardState+0x60>
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	0a1b      	lsrs	r3, r3, #8
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d102      	bne.n	8005c74 <MY_SD_GetCardState+0x60>
    {
      ret = (int32_t)SD_TRANSFER_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
 8005c72:	e001      	b.n	8005c78 <MY_SD_GetCardState+0x64>
    }
    else
    {
      //ret = (int32_t)SD_TRANSFER_BUSY;
      ret = (int32_t)SD_TRANSFER_OK;
 8005c74:	2300      	movs	r3, #0
 8005c76:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return Status */
  return ret;
 8005c78:	697b      	ldr	r3, [r7, #20]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3718      	adds	r7, #24
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <MY_SD_GetCardInfo>:
  * @retval The SD Response:
  *         - MSD_ERROR: Sequence failed
  *         - MSD_OK: Sequence succeed
  */
int32_t MY_SD_GetCardInfo(uint32_t Instance, MY_SD_CardInfo_t *CardInfo)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	60fb      	str	r3, [r7, #12]

  if(Instance >= SD_INSTANCES_NBR)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <MY_SD_GetCardInfo+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005c98:	f06f 0301 	mvn.w	r3, #1
 8005c9c:	60fb      	str	r3, [r7, #12]
 8005c9e:	e069      	b.n	8005d74 <MY_SD_GetCardInfo+0xf0>
  }
  else if(SD_GetCSDRegister(&(CardInfo->Csd)) != BSP_ERROR_NONE)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 f8d2 	bl	8005e4c <SD_GetCSDRegister>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d003      	beq.n	8005cb6 <MY_SD_GetCardInfo+0x32>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005cae:	f06f 0305 	mvn.w	r3, #5
 8005cb2:	60fb      	str	r3, [r7, #12]
 8005cb4:	e05e      	b.n	8005d74 <MY_SD_GetCardInfo+0xf0>
  }
  else if(SD_GetCIDRegister(&(CardInfo->Cid)) != BSP_ERROR_NONE)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	3314      	adds	r3, #20
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 faf4 	bl	80062a8 <SD_GetCIDRegister>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <MY_SD_GetCardInfo+0x4a>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005cc6:	f06f 0305 	mvn.w	r3, #5
 8005cca:	60fb      	str	r3, [r7, #12]
 8005ccc:	e052      	b.n	8005d74 <MY_SD_GetCardInfo+0xf0>
  }
  else if(CardType == MY_CARD_SDHC)
 8005cce:	4b2c      	ldr	r3, [pc, #176]	; (8005d80 <MY_SD_GetCardInfo+0xfc>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d11c      	bne.n	8005d10 <MY_SD_GetCardInfo+0x8c>
  {
    CardInfo->LogBlockSize = 512U;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cdc:	649a      	str	r2, [r3, #72]	; 0x48
    CardInfo->CardBlockSize = 512U;
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ce4:	641a      	str	r2, [r3, #64]	; 0x40
    CardInfo->CardCapacity = (CardInfo->Csd.version.v2.DeviceSize + 1U) * 1024U * CardInfo->LogBlockSize;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f3c3 1395 	ubfx	r3, r3, #6, #22
 8005cee:	3301      	adds	r3, #1
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005cf4:	fb02 f303 	mul.w	r3, r2, r3
 8005cf8:	029a      	lsls	r2, r3, #10
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	63da      	str	r2, [r3, #60]	; 0x3c
    CardInfo->LogBlockNbr = (CardInfo->CardCapacity) / (CardInfo->LogBlockSize);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d06:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	645a      	str	r2, [r3, #68]	; 0x44
 8005d0e:	e031      	b.n	8005d74 <MY_SD_GetCardInfo+0xf0>
  }
  else
  {
    CardInfo->CardCapacity = ((uint32_t)CardInfo->Csd.version.v1.DeviceSize + 1U) ;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	891b      	ldrh	r3, [r3, #8]
 8005d14:	f3c3 038b 	ubfx	r3, r3, #2, #12
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	63da      	str	r2, [r3, #60]	; 0x3c
    CardInfo->CardCapacity *= (1UL << (CardInfo->Csd.version.v1.DeviceSizeMul + 2U));
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	7adb      	ldrb	r3, [r3, #11]
 8005d28:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	3302      	adds	r3, #2
 8005d30:	409a      	lsls	r2, r3
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	63da      	str	r2, [r3, #60]	; 0x3c
    CardInfo->LogBlockSize = 512U;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d3c:	649a      	str	r2, [r3, #72]	; 0x48
    CardInfo->CardBlockSize = (1UL << (uint32_t)CardInfo->Csd.RdBlockLen);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	795b      	ldrb	r3, [r3, #5]
 8005d42:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	fa03 f202 	lsl.w	r2, r3, r2
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	641a      	str	r2, [r3, #64]	; 0x40
    CardInfo->CardCapacity *= CardInfo->CardBlockSize;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005d5c:	fb02 f203 	mul.w	r2, r2, r3
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	63da      	str	r2, [r3, #60]	; 0x3c
    CardInfo->LogBlockNbr = (CardInfo->CardCapacity) / (CardInfo->LogBlockSize);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return ret;
 8005d74:	68fb      	ldr	r3, [r7, #12]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3710      	adds	r7, #16
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	2000021c 	.word	0x2000021c

08005d84 <SD_IO_Init>:
  * @brief  Initializes the SD Card and put it into StandBy State (Ready for
  *         data transfer).
  * @retval BSP status
  */
static int32_t SD_IO_Init(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	61fb      	str	r3, [r7, #28]
  uint8_t counter = 0, tmp;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* SD_CS_GPIO Periph clock enable */
  MY_SD_CS_GPIO_CLK_ENABLE();
 8005d92:	4b20      	ldr	r3, [pc, #128]	; (8005e14 <SD_IO_Init+0x90>)
 8005d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d96:	4a1f      	ldr	r2, [pc, #124]	; (8005e14 <SD_IO_Init+0x90>)
 8005d98:	f043 0302 	orr.w	r3, r3, #2
 8005d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d9e:	4b1d      	ldr	r3, [pc, #116]	; (8005e14 <SD_IO_Init+0x90>)
 8005da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	603b      	str	r3, [r7, #0]
 8005da8:	683b      	ldr	r3, [r7, #0]

  /* Configure SD_CS_PIN pin: SD Card CS pin */
  GPIO_InitStruct.Pin   = MY_SD_CS_PIN;
 8005daa:	2304      	movs	r3, #4
 8005dac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8005dae:	2301      	movs	r3, #1
 8005db0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8005db2:	2301      	movs	r3, #1
 8005db4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005db6:	2302      	movs	r3, #2
 8005db8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MY_SD_CS_GPIO_PORT, &GPIO_InitStruct);
 8005dba:	1d3b      	adds	r3, r7, #4
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4816      	ldr	r0, [pc, #88]	; (8005e18 <SD_IO_Init+0x94>)
 8005dc0:	f7fb ffee 	bl	8001da0 <HAL_GPIO_Init>

  /*------------Put SD in SPI mode--------------*/
  /* SD SPI Config */
  if(BUS_SPIx_Init() != BSP_ERROR_NONE)
 8005dc4:	f000 fe40 	bl	8006a48 <BSP_SPI2_Init>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <SD_IO_Init+0x52>
  {
    ret = BSP_ERROR_NO_INIT;
 8005dce:	f04f 33ff 	mov.w	r3, #4294967295
 8005dd2:	61fb      	str	r3, [r7, #28]
 8005dd4:	e019      	b.n	8005e0a <SD_IO_Init+0x86>
  }
  else
  {
    /* SD chip select high */
    MY_SD_CS_HIGH();
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	2104      	movs	r1, #4
 8005dda:	480f      	ldr	r0, [pc, #60]	; (8005e18 <SD_IO_Init+0x94>)
 8005ddc:	f7fc f962 	bl	80020a4 <HAL_GPIO_WritePin>

    /* Send dummy byte 0xFF, 10 times with CS high */
    /* Rise CS and MOSI for 80 clocks cycles */
    tmp = SD_DUMMY_BYTE;
 8005de0:	23ff      	movs	r3, #255	; 0xff
 8005de2:	76bb      	strb	r3, [r7, #26]

    do
    {
      /* Send dummy byte 0xFF */
      if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005de4:	f107 031a 	add.w	r3, r7, #26
 8005de8:	2101      	movs	r1, #1
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 fe7c 	bl	8006ae8 <BSP_SPI2_Send>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <SD_IO_Init+0x7a>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8005df6:	f06f 0303 	mvn.w	r3, #3
 8005dfa:	61fb      	str	r3, [r7, #28]
        break;
 8005dfc:	e005      	b.n	8005e0a <SD_IO_Init+0x86>
      }
      counter++;
 8005dfe:	7efb      	ldrb	r3, [r7, #27]
 8005e00:	3301      	adds	r3, #1
 8005e02:	76fb      	strb	r3, [r7, #27]
    }while(counter <= 9U);
 8005e04:	7efb      	ldrb	r3, [r7, #27]
 8005e06:	2b09      	cmp	r3, #9
 8005e08:	d9ec      	bls.n	8005de4 <SD_IO_Init+0x60>
  }

  return ret;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3720      	adds	r7, #32
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	40021000 	.word	0x40021000
 8005e18:	48000400 	.word	0x48000400

08005e1c <SD_IO_CSState>:
  * @brief  Set the SD_CS pin.
  * @param  Value pin's value.
  * @retval None
  */
static void SD_IO_CSState(uint32_t Value)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  if(Value == 1U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d105      	bne.n	8005e36 <SD_IO_CSState+0x1a>
  {
    MY_SD_CS_HIGH();
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	2104      	movs	r1, #4
 8005e2e:	4806      	ldr	r0, [pc, #24]	; (8005e48 <SD_IO_CSState+0x2c>)
 8005e30:	f7fc f938 	bl	80020a4 <HAL_GPIO_WritePin>
  }
  else
  {
    MY_SD_CS_LOW();
  }
}
 8005e34:	e004      	b.n	8005e40 <SD_IO_CSState+0x24>
    MY_SD_CS_LOW();
 8005e36:	2200      	movs	r2, #0
 8005e38:	2104      	movs	r1, #4
 8005e3a:	4803      	ldr	r0, [pc, #12]	; (8005e48 <SD_IO_CSState+0x2c>)
 8005e3c:	f7fc f932 	bl	80020a4 <HAL_GPIO_WritePin>
}
 8005e40:	bf00      	nop
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	48000400 	.word	0x48000400

08005e4c <SD_GetCSDRegister>:
  *         read-block transaction.
  * @param  Csd pointer on an SCD register structure
  * @retval SD status
  */
static int32_t SD_GetCSDRegister(SD_CardSpecificData_t* Csd)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b096      	sub	sp, #88	; 0x58
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8005e54:	2300      	movs	r3, #0
 8005e56:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t CSD_Tab[16];
  uint32_t response;
  uint8_t tmp;

  /* Send CMD9 (CSD register) or CMD10(CSD register) and Wait for response in the R1 format (0x00 is no errors) */
  response = SD_SendCmd(SD_CMD_SEND_CSD, 0U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8005e58:	2300      	movs	r3, #0
 8005e5a:	22ff      	movs	r2, #255	; 0xff
 8005e5c:	2100      	movs	r1, #0
 8005e5e:	2009      	movs	r0, #9
 8005e60:	f000 faf4 	bl	800644c <SD_SendCmd>
 8005e64:	64f8      	str	r0, [r7, #76]	; 0x4c
  if((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_NO_ERROR)
 8005e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f040 8202 	bne.w	8006274 <SD_GetCSDRegister+0x428>
  {
    if(SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_ERROR_NONE)
 8005e70:	20fe      	movs	r0, #254	; 0xfe
 8005e72:	f000 fda7 	bl	80069c4 <SD_WaitData>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f040 81fe 	bne.w	800627a <SD_GetCSDRegister+0x42e>
    {
      tmp = SD_DUMMY_BYTE;
 8005e7e:	23ff      	movs	r3, #255	; 0xff
 8005e80:	72fb      	strb	r3, [r7, #11]
      for (counter = 0U; counter < 16U; counter++)
 8005e82:	2300      	movs	r3, #0
 8005e84:	653b      	str	r3, [r7, #80]	; 0x50
 8005e86:	e014      	b.n	8005eb2 <SD_GetCSDRegister+0x66>
      {
        /* Store CSD register value on CSD_Tab */
        if(BUS_SPIx_SendRecv(&tmp, (uint8_t*)&CSD_Tab[counter], 1U) != BSP_ERROR_NONE)
 8005e88:	f107 020c 	add.w	r2, r7, #12
 8005e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	18d1      	adds	r1, r2, r3
 8005e92:	f107 030b 	add.w	r3, r7, #11
 8005e96:	2201      	movs	r2, #1
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f000 fe5d 	bl	8006b58 <BSP_SPI2_SendRecv>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d003      	beq.n	8005eac <SD_GetCSDRegister+0x60>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8005ea4:	f06f 0303 	mvn.w	r3, #3
 8005ea8:	657b      	str	r3, [r7, #84]	; 0x54
          break;
 8005eaa:	e005      	b.n	8005eb8 <SD_GetCSDRegister+0x6c>
      for (counter = 0U; counter < 16U; counter++)
 8005eac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005eae:	3301      	adds	r3, #1
 8005eb0:	653b      	str	r3, [r7, #80]	; 0x50
 8005eb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005eb4:	2b0f      	cmp	r3, #15
 8005eb6:	d9e7      	bls.n	8005e88 <SD_GetCSDRegister+0x3c>
        }
      }

      if(ret == BSP_ERROR_NONE)
 8005eb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f040 81dd 	bne.w	800627a <SD_GetCSDRegister+0x42e>
      {
        /* Get CRC bytes (not really needed by us, but required by SD) */
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005ec0:	f107 030b 	add.w	r3, r7, #11
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 fe0e 	bl	8006ae8 <BSP_SPI2_Send>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <SD_GetCSDRegister+0x8e>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8005ed2:	f06f 0303 	mvn.w	r3, #3
 8005ed6:	657b      	str	r3, [r7, #84]	; 0x54
 8005ed8:	e1cf      	b.n	800627a <SD_GetCSDRegister+0x42e>
        }
        else if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8005eda:	f107 030b 	add.w	r3, r7, #11
 8005ede:	2101      	movs	r1, #1
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f000 fe01 	bl	8006ae8 <BSP_SPI2_Send>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d003      	beq.n	8005ef4 <SD_GetCSDRegister+0xa8>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8005eec:	f06f 0303 	mvn.w	r3, #3
 8005ef0:	657b      	str	r3, [r7, #84]	; 0x54
 8005ef2:	e1c2      	b.n	800627a <SD_GetCSDRegister+0x42e>
          /*************************************************************************
          CSD header decoding
          *************************************************************************/

          /* Byte 0 */
          Csd->CSDStruct = (CSD_Tab[0] & 0xC0U) >> 6U;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	099b      	lsrs	r3, r3, #6
 8005ef8:	f003 0303 	and.w	r3, r3, #3
 8005efc:	b2d9      	uxtb	r1, r3
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	7813      	ldrb	r3, [r2, #0]
 8005f02:	f361 0301 	bfi	r3, r1, #0, #2
 8005f06:	7013      	strb	r3, [r2, #0]
          Csd->Reserved1 =  CSD_Tab[0] & 0x3FU;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f0e:	b2d9      	uxtb	r1, r3
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	7813      	ldrb	r3, [r2, #0]
 8005f14:	f361 0387 	bfi	r3, r1, #2, #6
 8005f18:	7013      	strb	r3, [r2, #0]

          /* Byte 1 */
          Csd->TAAC = CSD_Tab[1];
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	705a      	strb	r2, [r3, #1]

          /* Byte 2 */
          Csd->NSAC = CSD_Tab[2];
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	b2da      	uxtb	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	709a      	strb	r2, [r3, #2]

          /* Byte 3 */
          Csd->MaxBusClkFrec = CSD_Tab[3];
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	70da      	strb	r2, [r3, #3]

          /* Byte 4/5 */
          Csd->CardComdClasses = (uint16_t)(((uint16_t)CSD_Tab[4] << 4U) | ((uint16_t)(CSD_Tab[5] & 0xF0U) >> 4U));
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	b21a      	sxth	r2, r3
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	111b      	asrs	r3, r3, #4
 8005f40:	b21b      	sxth	r3, r3
 8005f42:	f003 030f 	and.w	r3, r3, #15
 8005f46:	b21b      	sxth	r3, r3
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	b21b      	sxth	r3, r3
 8005f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f50:	b299      	uxth	r1, r3
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	8893      	ldrh	r3, [r2, #4]
 8005f56:	f361 030b 	bfi	r3, r1, #0, #12
 8005f5a:	8093      	strh	r3, [r2, #4]
          Csd->RdBlockLen = CSD_Tab[5] & 0x0FU;
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	f003 030f 	and.w	r3, r3, #15
 8005f62:	b2d9      	uxtb	r1, r3
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	7953      	ldrb	r3, [r2, #5]
 8005f68:	f361 1307 	bfi	r3, r1, #4, #4
 8005f6c:	7153      	strb	r3, [r2, #5]

          /* Byte 6 */
          Csd->PartBlockRead   = (CSD_Tab[6] & 0x80U) >> 7U;
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	09db      	lsrs	r3, r3, #7
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	b2d9      	uxtb	r1, r3
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	7993      	ldrb	r3, [r2, #6]
 8005f7c:	f361 0300 	bfi	r3, r1, #0, #1
 8005f80:	7193      	strb	r3, [r2, #6]
          Csd->WrBlockMisalign = (CSD_Tab[6] & 0x40U) >> 6U;
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	099b      	lsrs	r3, r3, #6
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	b2d9      	uxtb	r1, r3
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	7993      	ldrb	r3, [r2, #6]
 8005f90:	f361 0341 	bfi	r3, r1, #1, #1
 8005f94:	7193      	strb	r3, [r2, #6]
          Csd->RdBlockMisalign = (CSD_Tab[6] & 0x20U) >> 5U;
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	b2d9      	uxtb	r1, r3
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	7993      	ldrb	r3, [r2, #6]
 8005fa4:	f361 0382 	bfi	r3, r1, #2, #1
 8005fa8:	7193      	strb	r3, [r2, #6]
          Csd->DSRImpl         = (CSD_Tab[6] & 0x10U) >> 4U;
 8005faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fac:	091b      	lsrs	r3, r3, #4
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	b2d9      	uxtb	r1, r3
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	7993      	ldrb	r3, [r2, #6]
 8005fb8:	f361 03c3 	bfi	r3, r1, #3, #1
 8005fbc:	7193      	strb	r3, [r2, #6]

          /*************************************************************************
          CSD v1/v2 decoding
          *************************************************************************/

          if(CardType == MY_CARD_SDSC)
 8005fbe:	4bac      	ldr	r3, [pc, #688]	; (8006270 <SD_GetCSDRegister+0x424>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d165      	bne.n	8006092 <SD_GetCSDRegister+0x246>
          {
            Csd->version.v1.Reserved1 = ((CSD_Tab[6] & 0x0CU) >> 2U);
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	089b      	lsrs	r3, r3, #2
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	b2d9      	uxtb	r1, r3
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	7a13      	ldrb	r3, [r2, #8]
 8005fd4:	f361 0301 	bfi	r3, r1, #0, #2
 8005fd8:	7213      	strb	r3, [r2, #8]

            Csd->version.v1.DeviceSize =  ((CSD_Tab[6] & 0x03U) << 10U) | (CSD_Tab[7] << 2U) | ((CSD_Tab[8] & 0xC0U) >> 6U);
 8005fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	029b      	lsls	r3, r3, #10
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff6:	099b      	lsrs	r3, r3, #6
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	f003 0303 	and.w	r3, r3, #3
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	4313      	orrs	r3, r2
 8006002:	b29b      	uxth	r3, r3
 8006004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006008:	b299      	uxth	r1, r3
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	8913      	ldrh	r3, [r2, #8]
 800600e:	f361 038d 	bfi	r3, r1, #2, #12
 8006012:	8113      	strh	r3, [r2, #8]
            Csd->version.v1.MaxRdCurrentVDDMin = (CSD_Tab[8] & 0x38U) >> 3U;
 8006014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006016:	08db      	lsrs	r3, r3, #3
 8006018:	f003 0307 	and.w	r3, r3, #7
 800601c:	b2d9      	uxtb	r1, r3
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	6893      	ldr	r3, [r2, #8]
 8006022:	f361 3390 	bfi	r3, r1, #14, #3
 8006026:	6093      	str	r3, [r2, #8]
            Csd->version.v1.MaxRdCurrentVDDMax = (CSD_Tab[8] & 0x07U);
 8006028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602a:	f003 0307 	and.w	r3, r3, #7
 800602e:	b2d9      	uxtb	r1, r3
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	7a93      	ldrb	r3, [r2, #10]
 8006034:	f361 0343 	bfi	r3, r1, #1, #3
 8006038:	7293      	strb	r3, [r2, #10]
            Csd->version.v1.MaxWrCurrentVDDMin = (CSD_Tab[9] & 0xE0U) >> 5U;
 800603a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	f003 0307 	and.w	r3, r3, #7
 8006042:	b2d9      	uxtb	r1, r3
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	7a93      	ldrb	r3, [r2, #10]
 8006048:	f361 1306 	bfi	r3, r1, #4, #3
 800604c:	7293      	strb	r3, [r2, #10]
            Csd->version.v1.MaxWrCurrentVDDMax = (CSD_Tab[9] & 0x1CU) >> 2U;
 800604e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	f003 0307 	and.w	r3, r3, #7
 8006056:	b2d9      	uxtb	r1, r3
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	8953      	ldrh	r3, [r2, #10]
 800605c:	f361 13c9 	bfi	r3, r1, #7, #3
 8006060:	8153      	strh	r3, [r2, #10]
            Csd->version.v1.DeviceSizeMul = ((CSD_Tab[9] & 0x03U) << 1U) | ((CSD_Tab[10] & 0x80U) >> 7U);
 8006062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006064:	b2db      	uxtb	r3, r3
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	b2db      	uxtb	r3, r3
 800606a:	f003 0306 	and.w	r3, r3, #6
 800606e:	b2da      	uxtb	r2, r3
 8006070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006072:	09db      	lsrs	r3, r3, #7
 8006074:	b2db      	uxtb	r3, r3
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	b2db      	uxtb	r3, r3
 800607c:	4313      	orrs	r3, r2
 800607e:	b2db      	uxtb	r3, r3
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	b2d9      	uxtb	r1, r3
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	7ad3      	ldrb	r3, [r2, #11]
 800608a:	f361 0384 	bfi	r3, r1, #2, #3
 800608e:	72d3      	strb	r3, [r2, #11]
 8006090:	e02b      	b.n	80060ea <SD_GetCSDRegister+0x29e>
          }
          else
          {
            Csd->version.v2.Reserved1 = ((CSD_Tab[6] & 0x0FU) << 2U) | ((CSD_Tab[7] & 0xC0U) >> 6U);
 8006092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006094:	b2db      	uxtb	r3, r3
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	b2db      	uxtb	r3, r3
 800609a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a2:	099b      	lsrs	r3, r3, #6
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	f003 0303 	and.w	r3, r3, #3
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	4313      	orrs	r3, r2
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060b4:	b2d9      	uxtb	r1, r3
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	7a13      	ldrb	r3, [r2, #8]
 80060ba:	f361 0305 	bfi	r3, r1, #0, #6
 80060be:	7213      	strb	r3, [r2, #8]
            Csd->version.v2.DeviceSize= ((CSD_Tab[7] & 0x3FU) << 16U) | (CSD_Tab[8] << 8U) | CSD_Tab[9];
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	041b      	lsls	r3, r3, #16
 80060c4:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80060c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ca:	021b      	lsls	r3, r3, #8
 80060cc:	431a      	orrs	r2, r3
 80060ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d0:	4313      	orrs	r3, r2
 80060d2:	f3c3 0115 	ubfx	r1, r3, #0, #22
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	6893      	ldr	r3, [r2, #8]
 80060da:	f361 139b 	bfi	r3, r1, #6, #22
 80060de:	6093      	str	r3, [r2, #8]
            Csd->version.v2.Reserved2 = ((CSD_Tab[10] & 0x80U) >> 8U);
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	7ad3      	ldrb	r3, [r2, #11]
 80060e4:	f36f 1304 	bfc	r3, #4, #1
 80060e8:	72d3      	strb	r3, [r2, #11]
          }

          Csd->EraseSingleBlockEnable = (CSD_Tab[10] & 0x40U) >> 6U;
 80060ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ec:	099b      	lsrs	r3, r3, #6
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	b2d9      	uxtb	r1, r3
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	7b13      	ldrb	r3, [r2, #12]
 80060f8:	f361 0300 	bfi	r3, r1, #0, #1
 80060fc:	7313      	strb	r3, [r2, #12]
          Csd->EraseSectorSize   = ((CSD_Tab[10] & 0x3FU) << 1U) | ((CSD_Tab[11] & 0x80U) >> 7U);
 80060fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006100:	b2db      	uxtb	r3, r3
 8006102:	005b      	lsls	r3, r3, #1
 8006104:	b2db      	uxtb	r3, r3
 8006106:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800610a:	b2da      	uxtb	r2, r3
 800610c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610e:	09db      	lsrs	r3, r3, #7
 8006110:	b2db      	uxtb	r3, r3
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	4313      	orrs	r3, r2
 800611a:	b2db      	uxtb	r3, r3
 800611c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006120:	b2d9      	uxtb	r1, r3
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	7b13      	ldrb	r3, [r2, #12]
 8006126:	f361 0347 	bfi	r3, r1, #1, #7
 800612a:	7313      	strb	r3, [r2, #12]
          Csd->WrProtectGrSize   = (CSD_Tab[11] & 0x7FU);
 800612c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006132:	b2d9      	uxtb	r1, r3
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	7b53      	ldrb	r3, [r2, #13]
 8006138:	f361 0306 	bfi	r3, r1, #0, #7
 800613c:	7353      	strb	r3, [r2, #13]
          Csd->WrProtectGrEnable = (CSD_Tab[12] & 0x80U) >> 7U;
 800613e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006140:	09db      	lsrs	r3, r3, #7
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	b2d9      	uxtb	r1, r3
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	7b53      	ldrb	r3, [r2, #13]
 800614c:	f361 13c7 	bfi	r3, r1, #7, #1
 8006150:	7353      	strb	r3, [r2, #13]
          Csd->Reserved2         = (CSD_Tab[12] & 0x60U) >> 5U;
 8006152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006154:	095b      	lsrs	r3, r3, #5
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	b2d9      	uxtb	r1, r3
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	7b93      	ldrb	r3, [r2, #14]
 8006160:	f361 0301 	bfi	r3, r1, #0, #2
 8006164:	7393      	strb	r3, [r2, #14]
          Csd->WrSpeedFact       = (CSD_Tab[12] & 0x1CU) >> 2U;
 8006166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006168:	089b      	lsrs	r3, r3, #2
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	b2d9      	uxtb	r1, r3
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	7b93      	ldrb	r3, [r2, #14]
 8006174:	f361 0384 	bfi	r3, r1, #2, #3
 8006178:	7393      	strb	r3, [r2, #14]
          Csd->MaxWrBlockLen     = ((CSD_Tab[12] & 0x03U) << 2U) | ((CSD_Tab[13] & 0xC0U) >> 6U);
 800617a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800617c:	b2db      	uxtb	r3, r3
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	b2db      	uxtb	r3, r3
 8006182:	f003 030c 	and.w	r3, r3, #12
 8006186:	b2da      	uxtb	r2, r3
 8006188:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800618a:	099b      	lsrs	r3, r3, #6
 800618c:	b2db      	uxtb	r3, r3
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	b2db      	uxtb	r3, r3
 8006194:	4313      	orrs	r3, r2
 8006196:	b2db      	uxtb	r3, r3
 8006198:	f003 030f 	and.w	r3, r3, #15
 800619c:	b2d9      	uxtb	r1, r3
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	89d3      	ldrh	r3, [r2, #14]
 80061a2:	f361 1348 	bfi	r3, r1, #5, #4
 80061a6:	81d3      	strh	r3, [r2, #14]
          Csd->WriteBlockPartial = (CSD_Tab[13] & 0x20U) >> 5U;
 80061a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 0301 	and.w	r3, r3, #1
 80061b0:	b2d9      	uxtb	r1, r3
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	7bd3      	ldrb	r3, [r2, #15]
 80061b6:	f361 0341 	bfi	r3, r1, #1, #1
 80061ba:	73d3      	strb	r3, [r2, #15]
          Csd->Reserved3         = (CSD_Tab[13] & 0x1FU);
 80061bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	b2d9      	uxtb	r1, r3
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	7bd3      	ldrb	r3, [r2, #15]
 80061c8:	f361 0386 	bfi	r3, r1, #2, #5
 80061cc:	73d3      	strb	r3, [r2, #15]
          Csd->FileFormatGrouop  = (CSD_Tab[14] & 0x80U) >> 7U;
 80061ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061d0:	09db      	lsrs	r3, r3, #7
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	b2d9      	uxtb	r1, r3
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	7bd3      	ldrb	r3, [r2, #15]
 80061dc:	f361 13c7 	bfi	r3, r1, #7, #1
 80061e0:	73d3      	strb	r3, [r2, #15]
          Csd->CopyFlag          = (CSD_Tab[14] & 0x40U) >> 6U;
 80061e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061e4:	099b      	lsrs	r3, r3, #6
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	b2d9      	uxtb	r1, r3
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	7c13      	ldrb	r3, [r2, #16]
 80061f0:	f361 0300 	bfi	r3, r1, #0, #1
 80061f4:	7413      	strb	r3, [r2, #16]
          Csd->PermWrProtect     = (CSD_Tab[14] & 0x20U) >> 5U;
 80061f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061f8:	095b      	lsrs	r3, r3, #5
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	b2d9      	uxtb	r1, r3
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	7c13      	ldrb	r3, [r2, #16]
 8006204:	f361 0341 	bfi	r3, r1, #1, #1
 8006208:	7413      	strb	r3, [r2, #16]
          Csd->TempWrProtect     = (CSD_Tab[14] & 0x10U) >> 4U;
 800620a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800620c:	091b      	lsrs	r3, r3, #4
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	b2d9      	uxtb	r1, r3
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	7c13      	ldrb	r3, [r2, #16]
 8006218:	f361 0382 	bfi	r3, r1, #2, #1
 800621c:	7413      	strb	r3, [r2, #16]
          Csd->FileFormat        = (CSD_Tab[14] & 0x0CU) >> 2U;
 800621e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006220:	089b      	lsrs	r3, r3, #2
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	b2d9      	uxtb	r1, r3
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	7c13      	ldrb	r3, [r2, #16]
 800622c:	f361 03c4 	bfi	r3, r1, #3, #2
 8006230:	7413      	strb	r3, [r2, #16]
          Csd->Reserved4         = (CSD_Tab[14] & 0x03U);
 8006232:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006234:	f003 0303 	and.w	r3, r3, #3
 8006238:	b2d9      	uxtb	r1, r3
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	7c13      	ldrb	r3, [r2, #16]
 800623e:	f361 1346 	bfi	r3, r1, #5, #2
 8006242:	7413      	strb	r3, [r2, #16]
          Csd->crc               = (CSD_Tab[15] & 0xFEU) >> 1U;
 8006244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006246:	085b      	lsrs	r3, r3, #1
 8006248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800624c:	b2d9      	uxtb	r1, r3
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	8a13      	ldrh	r3, [r2, #16]
 8006252:	f361 13cd 	bfi	r3, r1, #7, #7
 8006256:	8213      	strh	r3, [r2, #16]
          Csd->Reserved5         = (CSD_Tab[15] & 0x01U);
 8006258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	b2d9      	uxtb	r1, r3
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	7c53      	ldrb	r3, [r2, #17]
 8006264:	f361 1386 	bfi	r3, r1, #6, #1
 8006268:	7453      	strb	r3, [r2, #17]

          ret = BSP_ERROR_NONE;
 800626a:	2300      	movs	r3, #0
 800626c:	657b      	str	r3, [r7, #84]	; 0x54
 800626e:	e004      	b.n	800627a <SD_GetCSDRegister+0x42e>
 8006270:	2000021c 	.word	0x2000021c
      }
    }
  }
  else
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8006274:	f06f 0305 	mvn.w	r3, #5
 8006278:	657b      	str	r3, [r7, #84]	; 0x54
  }

  if(ret == BSP_ERROR_NONE)
 800627a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10e      	bne.n	800629e <SD_GetCSDRegister+0x452>
  {
    /* Send dummy byte: 8 Clock pulses of delay */
    SD_IO_CSState(1);
 8006280:	2001      	movs	r0, #1
 8006282:	f7ff fdcb 	bl	8005e1c <SD_IO_CSState>

    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006286:	f107 030b 	add.w	r3, r7, #11
 800628a:	2101      	movs	r1, #1
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fc2b 	bl	8006ae8 <BSP_SPI2_Send>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d002      	beq.n	800629e <SD_GetCSDRegister+0x452>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8006298:	f06f 0303 	mvn.w	r3, #3
 800629c:	657b      	str	r3, [r7, #84]	; 0x54
    }
  }

  /* Return the reponse */
  return ret;
 800629e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3758      	adds	r7, #88	; 0x58
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <SD_GetCIDRegister>:
  *         read-block transaction.
  * @param  Cid: pointer on an CID register structure
  * @retval SD status
  */
static int32_t SD_GetCIDRegister(SD_CardIdData_t* Cid)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b096      	sub	sp, #88	; 0x58
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80062b0:	2300      	movs	r3, #0
 80062b2:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t response;
  uint32_t counter;
  uint8_t tmp;

  /* Send CMD10 (CID register) and Wait for response in the R1 format (0x00 is no errors) */
  response = SD_SendCmd(SD_CMD_SEND_CID, 0U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 80062b4:	2300      	movs	r3, #0
 80062b6:	22ff      	movs	r2, #255	; 0xff
 80062b8:	2100      	movs	r1, #0
 80062ba:	200a      	movs	r0, #10
 80062bc:	f000 f8c6 	bl	800644c <SD_SendCmd>
 80062c0:	64f8      	str	r0, [r7, #76]	; 0x4c
  if((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_NO_ERROR)
 80062c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f040 80a6 	bne.w	8006418 <SD_GetCIDRegister+0x170>
  {
    if(SD_WaitData(SD_TOKEN_START_DATA_SINGLE_BLOCK_READ) == BSP_ERROR_NONE)
 80062cc:	20fe      	movs	r0, #254	; 0xfe
 80062ce:	f000 fb79 	bl	80069c4 <SD_WaitData>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f040 80a2 	bne.w	800641e <SD_GetCIDRegister+0x176>
    {
      tmp = SD_DUMMY_BYTE;
 80062da:	23ff      	movs	r3, #255	; 0xff
 80062dc:	72fb      	strb	r3, [r7, #11]

      /* Store CID register value on CID_Tab */
      for (counter = 0U; counter < 16U; counter++)
 80062de:	2300      	movs	r3, #0
 80062e0:	653b      	str	r3, [r7, #80]	; 0x50
 80062e2:	e014      	b.n	800630e <SD_GetCIDRegister+0x66>
      {
        if(BUS_SPIx_SendRecv(&tmp, (uint8_t*)&CID_Tab[counter], 1U) != BSP_ERROR_NONE)
 80062e4:	f107 020c 	add.w	r2, r7, #12
 80062e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	18d1      	adds	r1, r2, r3
 80062ee:	f107 030b 	add.w	r3, r7, #11
 80062f2:	2201      	movs	r2, #1
 80062f4:	4618      	mov	r0, r3
 80062f6:	f000 fc2f 	bl	8006b58 <BSP_SPI2_SendRecv>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d003      	beq.n	8006308 <SD_GetCIDRegister+0x60>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8006300:	f06f 0303 	mvn.w	r3, #3
 8006304:	657b      	str	r3, [r7, #84]	; 0x54
          break;
 8006306:	e005      	b.n	8006314 <SD_GetCIDRegister+0x6c>
      for (counter = 0U; counter < 16U; counter++)
 8006308:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800630a:	3301      	adds	r3, #1
 800630c:	653b      	str	r3, [r7, #80]	; 0x50
 800630e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006310:	2b0f      	cmp	r3, #15
 8006312:	d9e7      	bls.n	80062e4 <SD_GetCIDRegister+0x3c>
        }
      }

      if(ret == BSP_ERROR_NONE)
 8006314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006316:	2b00      	cmp	r3, #0
 8006318:	f040 8081 	bne.w	800641e <SD_GetCIDRegister+0x176>
      {
        /* Get CRC bytes (not really needed by us, but required by SD) */
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 800631c:	f107 030b 	add.w	r3, r7, #11
 8006320:	2101      	movs	r1, #1
 8006322:	4618      	mov	r0, r3
 8006324:	f000 fbe0 	bl	8006ae8 <BSP_SPI2_Send>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <SD_GetCIDRegister+0x8e>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 800632e:	f06f 0303 	mvn.w	r3, #3
 8006332:	657b      	str	r3, [r7, #84]	; 0x54
 8006334:	e073      	b.n	800641e <SD_GetCIDRegister+0x176>
        }
        else if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006336:	f107 030b 	add.w	r3, r7, #11
 800633a:	2101      	movs	r1, #1
 800633c:	4618      	mov	r0, r3
 800633e:	f000 fbd3 	bl	8006ae8 <BSP_SPI2_Send>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <SD_GetCIDRegister+0xa8>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8006348:	f06f 0303 	mvn.w	r3, #3
 800634c:	657b      	str	r3, [r7, #84]	; 0x54
 800634e:	e066      	b.n	800641e <SD_GetCIDRegister+0x176>
        }
        else
        {
          /* Byte 0 */
          Cid->ManufacturerID = CID_Tab[0];
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	601a      	str	r2, [r3, #0]

          /* Byte 1 */
          Cid->OEM_AppliID = CID_Tab[1] << 8U;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	021a      	lsls	r2, r3, #8
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	605a      	str	r2, [r3, #4]

          /* Byte 2 */
          Cid->OEM_AppliID |= CID_Tab[2];
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	431a      	orrs	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	605a      	str	r2, [r3, #4]

          /* Byte 3 */
          Cid->ProdName1 = CID_Tab[3] << 24U;
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	061a      	lsls	r2, r3, #24
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	609a      	str	r2, [r3, #8]

          /* Byte 4 */
          Cid->ProdName1 |= CID_Tab[4] << 16U;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	041b      	lsls	r3, r3, #16
 800637a:	431a      	orrs	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	609a      	str	r2, [r3, #8]

          /* Byte 5 */
          Cid->ProdName1 |= CID_Tab[5] << 8U;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689a      	ldr	r2, [r3, #8]
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	021b      	lsls	r3, r3, #8
 8006388:	431a      	orrs	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	609a      	str	r2, [r3, #8]

          /* Byte 6 */
          Cid->ProdName1 |= CID_Tab[6];
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689a      	ldr	r2, [r3, #8]
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	431a      	orrs	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	609a      	str	r2, [r3, #8]

          /* Byte 7 */
          Cid->ProdName2 = CID_Tab[7];
 800639a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	60da      	str	r2, [r3, #12]

          /* Byte 8 */
          Cid->ProdRev = CID_Tab[8];
 80063a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	611a      	str	r2, [r3, #16]

          /* Byte 9 */
          Cid->ProdSN = CID_Tab[9] << 24U;
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	061a      	lsls	r2, r3, #24
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	615a      	str	r2, [r3, #20]

          /* Byte 10 */
          Cid->ProdSN |= CID_Tab[10] << 16U;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	695a      	ldr	r2, [r3, #20]
 80063b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b4:	041b      	lsls	r3, r3, #16
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	615a      	str	r2, [r3, #20]

          /* Byte 11 */
          Cid->ProdSN |= CID_Tab[11] << 8U;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	695a      	ldr	r2, [r3, #20]
 80063c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063c2:	021b      	lsls	r3, r3, #8
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	615a      	str	r2, [r3, #20]

          /* Byte 12 */
          Cid->ProdSN |= CID_Tab[12];
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	615a      	str	r2, [r3, #20]

          /* Byte 13 */
          Cid->Reserved1 |= (CID_Tab[13] & 0xF0U) >> 4U;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	699a      	ldr	r2, [r3, #24]
 80063da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063dc:	091b      	lsrs	r3, r3, #4
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	431a      	orrs	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	619a      	str	r2, [r3, #24]
          Cid->ManufactDate = (CID_Tab[13] & 0x0FU) << 8U;
 80063e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063ea:	021b      	lsls	r3, r3, #8
 80063ec:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	61da      	str	r2, [r3, #28]

          /* Byte 14 */
          Cid->ManufactDate |= CID_Tab[14];
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	69da      	ldr	r2, [r3, #28]
 80063f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063fa:	431a      	orrs	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	61da      	str	r2, [r3, #28]

          /* Byte 15 */
          Cid->CID_CRC = (CID_Tab[15] & 0xFEU) >> 1U;
 8006400:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006402:	085b      	lsrs	r3, r3, #1
 8006404:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	621a      	str	r2, [r3, #32]
          Cid->Reserved2 = 1U;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	625a      	str	r2, [r3, #36]	; 0x24

          ret = BSP_ERROR_NONE;
 8006412:	2300      	movs	r3, #0
 8006414:	657b      	str	r3, [r7, #84]	; 0x54
 8006416:	e002      	b.n	800641e <SD_GetCIDRegister+0x176>
      }
    }
  }
  else
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8006418:	f06f 0305 	mvn.w	r3, #5
 800641c:	657b      	str	r3, [r7, #84]	; 0x54
  }

  if(ret == BSP_ERROR_NONE)
 800641e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10e      	bne.n	8006442 <SD_GetCIDRegister+0x19a>
  {
    /* Send dummy byte: 8 Clock pulses of delay */
    SD_IO_CSState(1);
 8006424:	2001      	movs	r0, #1
 8006426:	f7ff fcf9 	bl	8005e1c <SD_IO_CSState>

    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 800642a:	f107 030b 	add.w	r3, r7, #11
 800642e:	2101      	movs	r1, #1
 8006430:	4618      	mov	r0, r3
 8006432:	f000 fb59 	bl	8006ae8 <BSP_SPI2_Send>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <SD_GetCIDRegister+0x19a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800643c:	f06f 0303 	mvn.w	r3, #3
 8006440:	657b      	str	r3, [r7, #84]	; 0x54
    }
  }

  /* Return the reponse */
  return ret;
 8006442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 8006444:	4618      	mov	r0, r3
 8006446:	3758      	adds	r7, #88	; 0x58
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <SD_SendCmd>:
  * @param  Crc The CRC.
  * @param  Answer SD_ANSWER_NOT_EXPECTED or SD_ANSWER_EXPECTED
  * @retval SD response or 0xFFFF in case of error
  */
static uint32_t SD_SendCmd(uint8_t Cmd, uint32_t Arg, uint8_t Crc, uint8_t Answer)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b088      	sub	sp, #32
 8006450:	af00      	add	r7, sp, #0
 8006452:	6039      	str	r1, [r7, #0]
 8006454:	4611      	mov	r1, r2
 8006456:	461a      	mov	r2, r3
 8006458:	4603      	mov	r3, r0
 800645a:	71fb      	strb	r3, [r7, #7]
 800645c:	460b      	mov	r3, r1
 800645e:	71bb      	strb	r3, [r7, #6]
 8006460:	4613      	mov	r3, r2
 8006462:	717b      	strb	r3, [r7, #5]
  uint8_t frame[SD_CMD_LENGTH], frameout[SD_CMD_LENGTH];
  uint32_t response = 0xFFFF;
 8006464:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006468:	61fb      	str	r3, [r7, #28]
  /* R1 Lenght = NCS(0)+ 6 Bytes command + NCR(min1 max8) + 1 Bytes answer + NEC(0) = 15bytes */
  /* R1b identical to R1 + Busy information                                                   */
  /* R2 Lenght = NCS(0)+ 6 Bytes command + NCR(min1 max8) + 2 Bytes answer + NEC(0) = 16bytes */

  /* Prepare Frame to send */
  frame[0] = (Cmd | 0x40U);         /* Construct byte 1 */
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006470:	b2db      	uxtb	r3, r3
 8006472:	753b      	strb	r3, [r7, #20]
  frame[1] = (uint8_t)(Arg >> 24U); /* Construct byte 2 */
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	0e1b      	lsrs	r3, r3, #24
 8006478:	b2db      	uxtb	r3, r3
 800647a:	757b      	strb	r3, [r7, #21]
  frame[2] = (uint8_t)(Arg >> 16U); /* Construct byte 3 */
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	0c1b      	lsrs	r3, r3, #16
 8006480:	b2db      	uxtb	r3, r3
 8006482:	75bb      	strb	r3, [r7, #22]
  frame[3] = (uint8_t)(Arg >> 8U);  /* Construct byte 4 */
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	0a1b      	lsrs	r3, r3, #8
 8006488:	b2db      	uxtb	r3, r3
 800648a:	75fb      	strb	r3, [r7, #23]
  frame[4] = (uint8_t)(Arg);        /* Construct byte 5 */
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	b2db      	uxtb	r3, r3
 8006490:	763b      	strb	r3, [r7, #24]
  frame[5] = (Crc | 0x01U);         /* Construct byte 6 */
 8006492:	79bb      	ldrb	r3, [r7, #6]
 8006494:	f043 0301 	orr.w	r3, r3, #1
 8006498:	b2db      	uxtb	r3, r3
 800649a:	767b      	strb	r3, [r7, #25]

  /* Send the command */
  SD_IO_CSState(0);
 800649c:	2000      	movs	r0, #0
 800649e:	f7ff fcbd 	bl	8005e1c <SD_IO_CSState>
  /* Send the Cmd bytes */
  if(BUS_SPIx_SendRecv(frame, frameout, SD_CMD_LENGTH) != BSP_ERROR_NONE)
 80064a2:	f107 010c 	add.w	r1, r7, #12
 80064a6:	f107 0314 	add.w	r3, r7, #20
 80064aa:	2206      	movs	r2, #6
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 fb53 	bl	8006b58 <BSP_SPI2_SendRecv>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d002      	beq.n	80064be <SD_SendCmd+0x72>
  {
    return 0xFFFF;
 80064b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80064bc:	e0da      	b.n	8006674 <SD_SendCmd+0x228>
  }
  tmp = SD_DUMMY_BYTE;
 80064be:	23ff      	movs	r3, #255	; 0xff
 80064c0:	72fb      	strb	r3, [r7, #11]
  switch(Answer)
 80064c2:	797b      	ldrb	r3, [r7, #5]
 80064c4:	2b05      	cmp	r3, #5
 80064c6:	f200 80d1 	bhi.w	800666c <SD_SendCmd+0x220>
 80064ca:	a201      	add	r2, pc, #4	; (adr r2, 80064d0 <SD_SendCmd+0x84>)
 80064cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064d0:	080064e9 	.word	0x080064e9
 80064d4:	08006505 	.word	0x08006505
 80064d8:	08006597 	.word	0x08006597
 80064dc:	080065d9 	.word	0x080065d9
 80064e0:	0800666d 	.word	0x0800666d
 80064e4:	080065d9 	.word	0x080065d9
  {
  case SD_ANSWER_R1_EXPECTED :
    /* Sends one byte command to the SD card and get response */
    if(SD_ReadData(&response_tmp) != BSP_ERROR_NONE)
 80064e8:	f107 030a 	add.w	r3, r7, #10
 80064ec:	4618      	mov	r0, r3
 80064ee:	f000 fa3f 	bl	8006970 <SD_ReadData>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <SD_SendCmd+0xb2>
    {
      return 0xFFFF;
 80064f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80064fc:	e0ba      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response = response_tmp;
 80064fe:	7abb      	ldrb	r3, [r7, #10]
 8006500:	61fb      	str	r3, [r7, #28]
    break;
 8006502:	e0b6      	b.n	8006672 <SD_SendCmd+0x226>
  case SD_ANSWER_R1B_EXPECTED :
    /* Sends first byte command to the SD card and get response */
    if(SD_ReadData(&response_tmp) != BSP_ERROR_NONE)
 8006504:	f107 030a 	add.w	r3, r7, #10
 8006508:	4618      	mov	r0, r3
 800650a:	f000 fa31 	bl	8006970 <SD_ReadData>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d002      	beq.n	800651a <SD_SendCmd+0xce>
    {
      return 0xFFFF;
 8006514:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006518:	e0ac      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response = response_tmp;
 800651a:	7abb      	ldrb	r3, [r7, #10]
 800651c:	61fb      	str	r3, [r7, #28]
    /* Sends second byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 800651e:	f107 010a 	add.w	r1, r7, #10
 8006522:	f107 030b 	add.w	r3, r7, #11
 8006526:	2201      	movs	r2, #1
 8006528:	4618      	mov	r0, r3
 800652a:	f000 fb15 	bl	8006b58 <BSP_SPI2_SendRecv>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d002      	beq.n	800653a <SD_SendCmd+0xee>
    {
      return 0xFFFF;
 8006534:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006538:	e09c      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response |= response_tmp;
 800653a:	7abb      	ldrb	r3, [r7, #10]
 800653c:	461a      	mov	r2, r3
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	4313      	orrs	r3, r2
 8006542:	61fb      	str	r3, [r7, #28]
    /* Set CS High */
    SD_IO_CSState(1);
 8006544:	2001      	movs	r0, #1
 8006546:	f7ff fc69 	bl	8005e1c <SD_IO_CSState>
    SPI_IO_Delay(1);
 800654a:	2001      	movs	r0, #1
 800654c:	f000 fa67 	bl	8006a1e <SPI_IO_Delay>
    /* Set CS Low */
    SD_IO_CSState(0);
 8006550:	2000      	movs	r0, #0
 8006552:	f7ff fc63 	bl	8005e1c <SD_IO_CSState>

    /* Wait IO line return 0xFF */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 8006556:	f107 010a 	add.w	r1, r7, #10
 800655a:	f107 030b 	add.w	r3, r7, #11
 800655e:	2201      	movs	r2, #1
 8006560:	4618      	mov	r0, r3
 8006562:	f000 faf9 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d010      	beq.n	800658e <SD_SendCmd+0x142>
    {
      return 0xFFFF;
 800656c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006570:	e080      	b.n	8006674 <SD_SendCmd+0x228>
    }
    while(response_tmp != 0xFFU)
    {
      if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 8006572:	f107 010a 	add.w	r1, r7, #10
 8006576:	f107 030b 	add.w	r3, r7, #11
 800657a:	2201      	movs	r2, #1
 800657c:	4618      	mov	r0, r3
 800657e:	f000 faeb 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <SD_SendCmd+0x142>
      {
        return 0xFFFF;
 8006588:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800658c:	e072      	b.n	8006674 <SD_SendCmd+0x228>
    while(response_tmp != 0xFFU)
 800658e:	7abb      	ldrb	r3, [r7, #10]
 8006590:	2bff      	cmp	r3, #255	; 0xff
 8006592:	d1ee      	bne.n	8006572 <SD_SendCmd+0x126>
      }
    }
    break;
 8006594:	e06d      	b.n	8006672 <SD_SendCmd+0x226>
  case SD_ANSWER_R2_EXPECTED :
    /* Sends first byte command to the SD card and get response */
    if(SD_ReadData(&response_tmp) != BSP_ERROR_NONE)
 8006596:	f107 030a 	add.w	r3, r7, #10
 800659a:	4618      	mov	r0, r3
 800659c:	f000 f9e8 	bl	8006970 <SD_ReadData>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d002      	beq.n	80065ac <SD_SendCmd+0x160>
    {
      return 0xFFFF;
 80065a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80065aa:	e063      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response = response_tmp;
 80065ac:	7abb      	ldrb	r3, [r7, #10]
 80065ae:	61fb      	str	r3, [r7, #28]
    /* Sends second byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 80065b0:	f107 010a 	add.w	r1, r7, #10
 80065b4:	f107 030b 	add.w	r3, r7, #11
 80065b8:	2201      	movs	r2, #1
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 facc 	bl	8006b58 <BSP_SPI2_SendRecv>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d002      	beq.n	80065cc <SD_SendCmd+0x180>
    {
      return 0xFFFF;
 80065c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80065ca:	e053      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response |= ((uint32_t)response_tmp << 8);
 80065cc:	7abb      	ldrb	r3, [r7, #10]
 80065ce:	021b      	lsls	r3, r3, #8
 80065d0:	69fa      	ldr	r2, [r7, #28]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	61fb      	str	r3, [r7, #28]
    break;
 80065d6:	e04c      	b.n	8006672 <SD_SendCmd+0x226>
  case SD_ANSWER_R3_EXPECTED :
  case SD_ANSWER_R7_EXPECTED :
    /* Sends first byte command to the SD card and get response */
    if(SD_ReadData(&response_tmp) != BSP_ERROR_NONE)
 80065d8:	f107 030a 	add.w	r3, r7, #10
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 f9c7 	bl	8006970 <SD_ReadData>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d002      	beq.n	80065ee <SD_SendCmd+0x1a2>
    {
      return 0xFFFF;
 80065e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80065ec:	e042      	b.n	8006674 <SD_SendCmd+0x228>
    }
    response = response_tmp;
 80065ee:	7abb      	ldrb	r3, [r7, #10]
 80065f0:	61fb      	str	r3, [r7, #28]
    /* Sends second byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 80065f2:	f107 010a 	add.w	r1, r7, #10
 80065f6:	f107 030b 	add.w	r3, r7, #11
 80065fa:	2201      	movs	r2, #1
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 faab 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d002      	beq.n	800660e <SD_SendCmd+0x1c2>
    {
      return 0xFFFF;
 8006608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800660c:	e032      	b.n	8006674 <SD_SendCmd+0x228>
    }
    /* Only first and second responses are required */
    response |= ((uint32_t)response_tmp << 8U);
 800660e:	7abb      	ldrb	r3, [r7, #10]
 8006610:	021b      	lsls	r3, r3, #8
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	4313      	orrs	r3, r2
 8006616:	61fb      	str	r3, [r7, #28]
    /* Sends third byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 8006618:	f107 010a 	add.w	r1, r7, #10
 800661c:	f107 030b 	add.w	r3, r7, #11
 8006620:	2201      	movs	r2, #1
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fa98 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d002      	beq.n	8006634 <SD_SendCmd+0x1e8>
    {
      return 0xFFFF;
 800662e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006632:	e01f      	b.n	8006674 <SD_SendCmd+0x228>
    }
    /* Sends fourth byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 8006634:	f107 010a 	add.w	r1, r7, #10
 8006638:	f107 030b 	add.w	r3, r7, #11
 800663c:	2201      	movs	r2, #1
 800663e:	4618      	mov	r0, r3
 8006640:	f000 fa8a 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <SD_SendCmd+0x204>
    {
      return 0xFFFF;
 800664a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800664e:	e011      	b.n	8006674 <SD_SendCmd+0x228>
    }
    /* Sends fifth byte command to the SD card and get response */
    if(BUS_SPIx_SendRecv(&tmp, &response_tmp, 1U) != BSP_ERROR_NONE)
 8006650:	f107 010a 	add.w	r1, r7, #10
 8006654:	f107 030b 	add.w	r3, r7, #11
 8006658:	2201      	movs	r2, #1
 800665a:	4618      	mov	r0, r3
 800665c:	f000 fa7c 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d004      	beq.n	8006670 <SD_SendCmd+0x224>
    {
      return 0xFFFF;
 8006666:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800666a:	e003      	b.n	8006674 <SD_SendCmd+0x228>
    }

    break;
  default :
    break;
 800666c:	bf00      	nop
 800666e:	e000      	b.n	8006672 <SD_SendCmd+0x226>
    break;
 8006670:	bf00      	nop
  }
  return response;
 8006672:	69fb      	ldr	r3, [r7, #28]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3720      	adds	r7, #32
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}

0800667c <SD_GetDataResponse>:
  *         - status 101: Data rejected due to a crc error
  *         - status 110: Data rejected due to a Write error.
  *         - status 111: Data rejected due to other error.
  */
static int32_t SD_GetDataResponse(uint8_t *DataResponse)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  uint8_t dataresponse, tmp, tmp1;
  *DataResponse = (uint8_t)SD_DATA_OTHER_ERROR;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	22ff      	movs	r2, #255	; 0xff
 8006688:	701a      	strb	r2, [r3, #0]

  tmp = SD_DUMMY_BYTE;
 800668a:	23ff      	movs	r3, #255	; 0xff
 800668c:	73bb      	strb	r3, [r7, #14]
  if(BUS_SPIx_SendRecv(&tmp, &dataresponse, 1U) != BSP_ERROR_NONE)
 800668e:	f107 010f 	add.w	r1, r7, #15
 8006692:	f107 030e 	add.w	r3, r7, #14
 8006696:	2201      	movs	r2, #1
 8006698:	4618      	mov	r0, r3
 800669a:	f000 fa5d 	bl	8006b58 <BSP_SPI2_SendRecv>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d002      	beq.n	80066aa <SD_GetDataResponse+0x2e>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 80066a4:	f06f 0303 	mvn.w	r3, #3
 80066a8:	e049      	b.n	800673e <SD_GetDataResponse+0xc2>
  }
  /* read the busy response byte*/
  if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80066aa:	f107 030e 	add.w	r3, r7, #14
 80066ae:	2101      	movs	r1, #1
 80066b0:	4618      	mov	r0, r3
 80066b2:	f000 fa19 	bl	8006ae8 <BSP_SPI2_Send>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <SD_GetDataResponse+0x46>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 80066bc:	f06f 0303 	mvn.w	r3, #3
 80066c0:	e03d      	b.n	800673e <SD_GetDataResponse+0xc2>
  }
  else
  {
    /* Mask unused bits */
    switch (dataresponse & 0x1FU)
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	f003 031f 	and.w	r3, r3, #31
 80066c8:	2b0b      	cmp	r3, #11
 80066ca:	d02f      	beq.n	800672c <SD_GetDataResponse+0xb0>
 80066cc:	2b0d      	cmp	r3, #13
 80066ce:	d031      	beq.n	8006734 <SD_GetDataResponse+0xb8>
 80066d0:	2b05      	cmp	r3, #5
 80066d2:	d000      	beq.n	80066d6 <SD_GetDataResponse+0x5a>
      break;
    case SD_DATA_WRITE_ERROR:
      *DataResponse = (uint8_t)SD_DATA_WRITE_ERROR;
      break;
    default:
      break;
 80066d4:	e032      	b.n	800673c <SD_GetDataResponse+0xc0>
      *DataResponse = (uint8_t)SD_DATA_OK;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2205      	movs	r2, #5
 80066da:	701a      	strb	r2, [r3, #0]
      SD_IO_CSState(1);
 80066dc:	2001      	movs	r0, #1
 80066de:	f7ff fb9d 	bl	8005e1c <SD_IO_CSState>
      SD_IO_CSState(0);
 80066e2:	2000      	movs	r0, #0
 80066e4:	f7ff fb9a 	bl	8005e1c <SD_IO_CSState>
      tmp = SD_DUMMY_BYTE;
 80066e8:	23ff      	movs	r3, #255	; 0xff
 80066ea:	73bb      	strb	r3, [r7, #14]
        if(BUS_SPIx_SendRecv(&tmp, &tmp1, 1U) != BSP_ERROR_NONE)
 80066ec:	f107 010d 	add.w	r1, r7, #13
 80066f0:	f107 030e 	add.w	r3, r7, #14
 80066f4:	2201      	movs	r2, #1
 80066f6:	4618      	mov	r0, r3
 80066f8:	f000 fa2e 	bl	8006b58 <BSP_SPI2_SendRecv>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d010      	beq.n	8006724 <SD_GetDataResponse+0xa8>
          return BSP_ERROR_PERIPH_FAILURE;
 8006702:	f06f 0303 	mvn.w	r3, #3
 8006706:	e01a      	b.n	800673e <SD_GetDataResponse+0xc2>
        if(BUS_SPIx_SendRecv(&tmp, &tmp1, 1U) != BSP_ERROR_NONE)
 8006708:	f107 010d 	add.w	r1, r7, #13
 800670c:	f107 030e 	add.w	r3, r7, #14
 8006710:	2201      	movs	r2, #1
 8006712:	4618      	mov	r0, r3
 8006714:	f000 fa20 	bl	8006b58 <BSP_SPI2_SendRecv>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <SD_GetDataResponse+0xa8>
          return BSP_ERROR_PERIPH_FAILURE;
 800671e:	f06f 0303 	mvn.w	r3, #3
 8006722:	e00c      	b.n	800673e <SD_GetDataResponse+0xc2>
      while(tmp1 != 0xFFU)
 8006724:	7b7b      	ldrb	r3, [r7, #13]
 8006726:	2bff      	cmp	r3, #255	; 0xff
 8006728:	d1ee      	bne.n	8006708 <SD_GetDataResponse+0x8c>
      break;
 800672a:	e007      	b.n	800673c <SD_GetDataResponse+0xc0>
      *DataResponse =  (uint8_t)SD_DATA_CRC_ERROR;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	220b      	movs	r2, #11
 8006730:	701a      	strb	r2, [r3, #0]
      break;
 8006732:	e003      	b.n	800673c <SD_GetDataResponse+0xc0>
      *DataResponse = (uint8_t)SD_DATA_WRITE_ERROR;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	220d      	movs	r2, #13
 8006738:	701a      	strb	r2, [r3, #0]
      break;
 800673a:	bf00      	nop
    }
  }

  /* Return response */
  return BSP_ERROR_NONE;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
	...

08006748 <SD_GoIdleState>:
  * @brief  Put the SD in Idle state.
  * @param  None
  * @retval SD status
  */
static int32_t SD_GoIdleState(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
  uint32_t response;
  __IO uint8_t counter = 0;
 800674e:	2300      	movs	r3, #0
 8006750:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp = SD_DUMMY_BYTE;
 8006752:	23ff      	movs	r3, #255	; 0xff
 8006754:	70bb      	strb	r3, [r7, #2]

  /* Send CMD0 (SD_CMD_GO_IDLE_STATE) to put SD in SPI mode and
  wait for In Idle State Response (R1 Format) equal to 0x01 */
  do
  {
    counter++;
 8006756:	78fb      	ldrb	r3, [r7, #3]
 8006758:	b2db      	uxtb	r3, r3
 800675a:	3301      	adds	r3, #1
 800675c:	b2db      	uxtb	r3, r3
 800675e:	70fb      	strb	r3, [r7, #3]
    response = SD_SendCmd(SD_CMD_GO_IDLE_STATE, 0U, 0x95U, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8006760:	2300      	movs	r3, #0
 8006762:	2295      	movs	r2, #149	; 0x95
 8006764:	2100      	movs	r1, #0
 8006766:	2000      	movs	r0, #0
 8006768:	f7ff fe70 	bl	800644c <SD_SendCmd>
 800676c:	6078      	str	r0, [r7, #4]
    SD_IO_CSState(1);
 800676e:	2001      	movs	r0, #1
 8006770:	f7ff fb54 	bl	8005e1c <SD_IO_CSState>
    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006774:	1cbb      	adds	r3, r7, #2
 8006776:	2101      	movs	r1, #1
 8006778:	4618      	mov	r0, r3
 800677a:	f000 f9b5 	bl	8006ae8 <BSP_SPI2_Send>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <SD_GoIdleState+0x42>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8006784:	f06f 0303 	mvn.w	r3, #3
 8006788:	e0ec      	b.n	8006964 <SD_GoIdleState+0x21c>
    }
    else
    {
      if(counter >= SD_MAX_TRY)
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b63      	cmp	r3, #99	; 0x63
 8006790:	d902      	bls.n	8006798 <SD_GoIdleState+0x50>
      {
        return BSP_ERROR_UNKNOWN_FAILURE;
 8006792:	f06f 0305 	mvn.w	r3, #5
 8006796:	e0e5      	b.n	8006964 <SD_GoIdleState+0x21c>
      }
    }
  }while((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_IN_IDLE_STATE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b01      	cmp	r3, #1
 800679e:	d1da      	bne.n	8006756 <SD_GoIdleState+0xe>

  /* Send CMD8 (SD_CMD_SEND_IF_COND) to check the power supply status
  and wait until response (R7 Format) equal to 0xAA and */
  response = SD_SendCmd(SD_CMD_SEND_IF_COND, 0x1AAU, 0x87U, (uint8_t)SD_ANSWER_R7_EXPECTED);
 80067a0:	2305      	movs	r3, #5
 80067a2:	2287      	movs	r2, #135	; 0x87
 80067a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80067a8:	2008      	movs	r0, #8
 80067aa:	f7ff fe4f 	bl	800644c <SD_SendCmd>
 80067ae:	6078      	str	r0, [r7, #4]
  SD_IO_CSState(1);
 80067b0:	2001      	movs	r0, #1
 80067b2:	f7ff fb33 	bl	8005e1c <SD_IO_CSState>
  if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80067b6:	1cbb      	adds	r3, r7, #2
 80067b8:	2101      	movs	r1, #1
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 f994 	bl	8006ae8 <BSP_SPI2_Send>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d002      	beq.n	80067cc <SD_GoIdleState+0x84>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 80067c6:	f06f 0303 	mvn.w	r3, #3
 80067ca:	e0cb      	b.n	8006964 <SD_GoIdleState+0x21c>
  }
  else if(((uint8_t)(response & 0xFFU)  & (uint8_t)SD_R1_ILLEGAL_COMMAND) == (uint8_t)SD_R1_ILLEGAL_COMMAND)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d030      	beq.n	800683a <SD_GoIdleState+0xf2>
    /* initialise card V1 */
    do
    {
      /* initialise card V1 */
      /* Send CMD55 (SD_CMD_APP_CMD) before any ACMD command: R1 response (0x00: no errors) */
      (void)SD_SendCmd(SD_CMD_APP_CMD, 0x00U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 80067d8:	2300      	movs	r3, #0
 80067da:	22ff      	movs	r2, #255	; 0xff
 80067dc:	2100      	movs	r1, #0
 80067de:	2037      	movs	r0, #55	; 0x37
 80067e0:	f7ff fe34 	bl	800644c <SD_SendCmd>
      SD_IO_CSState(1);
 80067e4:	2001      	movs	r0, #1
 80067e6:	f7ff fb19 	bl	8005e1c <SD_IO_CSState>
      if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80067ea:	1cbb      	adds	r3, r7, #2
 80067ec:	2101      	movs	r1, #1
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 f97a 	bl	8006ae8 <BSP_SPI2_Send>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d002      	beq.n	8006800 <SD_GoIdleState+0xb8>
      {
        return BSP_ERROR_PERIPH_FAILURE;
 80067fa:	f06f 0303 	mvn.w	r3, #3
 80067fe:	e0b1      	b.n	8006964 <SD_GoIdleState+0x21c>
      }
      else
      {
        /* Send ACMD41 (SD_CMD_SD_APP_OP_COND) to initialize SDHC or SDXC cards: R1 response (0x00: no errors) */
        response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8006800:	2300      	movs	r3, #0
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	2100      	movs	r1, #0
 8006806:	2029      	movs	r0, #41	; 0x29
 8006808:	f7ff fe20 	bl	800644c <SD_SendCmd>
 800680c:	6078      	str	r0, [r7, #4]
        SD_IO_CSState(1);
 800680e:	2001      	movs	r0, #1
 8006810:	f7ff fb04 	bl	8005e1c <SD_IO_CSState>
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006814:	1cbb      	adds	r3, r7, #2
 8006816:	2101      	movs	r1, #1
 8006818:	4618      	mov	r0, r3
 800681a:	f000 f965 	bl	8006ae8 <BSP_SPI2_Send>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d002      	beq.n	800682a <SD_GoIdleState+0xe2>
        {
          return BSP_ERROR_PERIPH_FAILURE;
 8006824:	f06f 0303 	mvn.w	r3, #3
 8006828:	e09c      	b.n	8006964 <SD_GoIdleState+0x21c>
        }
      }
    }
    while((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_IN_IDLE_STATE);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	b2db      	uxtb	r3, r3
 800682e:	2b01      	cmp	r3, #1
 8006830:	d0d2      	beq.n	80067d8 <SD_GoIdleState+0x90>
    CardType = MY_CARD_SDSC;
 8006832:	4b4e      	ldr	r3, [pc, #312]	; (800696c <SD_GoIdleState+0x224>)
 8006834:	2200      	movs	r2, #0
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	e093      	b.n	8006962 <SD_GoIdleState+0x21a>
  }
  else if((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_IN_IDLE_STATE)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b01      	cmp	r3, #1
 8006840:	f040 808c 	bne.w	800695c <SD_GoIdleState+0x214>
  {
    /* initialise card V2 */
    do {
      /* Send CMD55 (SD_CMD_APP_CMD) before any ACMD command: R1 response (0x00: no errors) */
      (void)SD_SendCmd(SD_CMD_APP_CMD, 0, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 8006844:	2300      	movs	r3, #0
 8006846:	22ff      	movs	r2, #255	; 0xff
 8006848:	2100      	movs	r1, #0
 800684a:	2037      	movs	r0, #55	; 0x37
 800684c:	f7ff fdfe 	bl	800644c <SD_SendCmd>
      SD_IO_CSState(1);
 8006850:	2001      	movs	r0, #1
 8006852:	f7ff fae3 	bl	8005e1c <SD_IO_CSState>
      if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006856:	1cbb      	adds	r3, r7, #2
 8006858:	2101      	movs	r1, #1
 800685a:	4618      	mov	r0, r3
 800685c:	f000 f944 	bl	8006ae8 <BSP_SPI2_Send>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d002      	beq.n	800686c <SD_GoIdleState+0x124>
      {
        return BSP_ERROR_PERIPH_FAILURE;
 8006866:	f06f 0303 	mvn.w	r3, #3
 800686a:	e07b      	b.n	8006964 <SD_GoIdleState+0x21c>
      }
      else
      {
        /* Send ACMD41 (SD_CMD_SD_APP_OP_COND) to initialize SDHC or SDXC cards: R1 response (0x00: no errors) */
        response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x40000000U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 800686c:	2300      	movs	r3, #0
 800686e:	22ff      	movs	r2, #255	; 0xff
 8006870:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006874:	2029      	movs	r0, #41	; 0x29
 8006876:	f7ff fde9 	bl	800644c <SD_SendCmd>
 800687a:	6078      	str	r0, [r7, #4]
        SD_IO_CSState(1);
 800687c:	2001      	movs	r0, #1
 800687e:	f7ff facd 	bl	8005e1c <SD_IO_CSState>
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006882:	1cbb      	adds	r3, r7, #2
 8006884:	2101      	movs	r1, #1
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f92e 	bl	8006ae8 <BSP_SPI2_Send>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <SD_GoIdleState+0x150>
        {
          return BSP_ERROR_PERIPH_FAILURE;
 8006892:	f06f 0303 	mvn.w	r3, #3
 8006896:	e065      	b.n	8006964 <SD_GoIdleState+0x21c>
        }
      }
    }
    while(((uint8_t)response & 0xFFU) == (uint8_t)SD_R1_IN_IDLE_STATE);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b01      	cmp	r3, #1
 800689e:	d0d1      	beq.n	8006844 <SD_GoIdleState+0xfc>

    if(((uint8_t)(response & 0xFFU) & (uint8_t)SD_R1_ILLEGAL_COMMAND) == (uint8_t)SD_R1_ILLEGAL_COMMAND)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d033      	beq.n	8006914 <SD_GoIdleState+0x1cc>
    {
      do {
        /* Send CMD55 (SD_CMD_APP_CMD) before any ACMD command: R1 response (0x00: no errors) */
        (void)SD_SendCmd(SD_CMD_APP_CMD, 0U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 80068ac:	2300      	movs	r3, #0
 80068ae:	22ff      	movs	r2, #255	; 0xff
 80068b0:	2100      	movs	r1, #0
 80068b2:	2037      	movs	r0, #55	; 0x37
 80068b4:	f7ff fdca 	bl	800644c <SD_SendCmd>
        SD_IO_CSState(1);
 80068b8:	2001      	movs	r0, #1
 80068ba:	f7ff faaf 	bl	8005e1c <SD_IO_CSState>
        if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80068be:	1cbb      	adds	r3, r7, #2
 80068c0:	2101      	movs	r1, #1
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 f910 	bl	8006ae8 <BSP_SPI2_Send>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <SD_GoIdleState+0x18c>
        {
          return BSP_ERROR_PERIPH_FAILURE;
 80068ce:	f06f 0303 	mvn.w	r3, #3
 80068d2:	e047      	b.n	8006964 <SD_GoIdleState+0x21c>
        }
        else
        {
          if((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_IN_IDLE_STATE)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d002      	beq.n	80068e2 <SD_GoIdleState+0x19a>
          {
            return BSP_ERROR_UNKNOWN_FAILURE;
 80068dc:	f06f 0305 	mvn.w	r3, #5
 80068e0:	e040      	b.n	8006964 <SD_GoIdleState+0x21c>
          }
          /* Send ACMD41 (SD_CMD_SD_APP_OP_COND) to initialize SDHC or SDXC cards: R1 response (0x00: no errors) */
          response = SD_SendCmd(SD_CMD_SD_APP_OP_COND, 0x00U, 0xFFU, (uint8_t)SD_ANSWER_R1_EXPECTED);
 80068e2:	2300      	movs	r3, #0
 80068e4:	22ff      	movs	r2, #255	; 0xff
 80068e6:	2100      	movs	r1, #0
 80068e8:	2029      	movs	r0, #41	; 0x29
 80068ea:	f7ff fdaf 	bl	800644c <SD_SendCmd>
 80068ee:	6078      	str	r0, [r7, #4]
          SD_IO_CSState(1);
 80068f0:	2001      	movs	r0, #1
 80068f2:	f7ff fa93 	bl	8005e1c <SD_IO_CSState>
          if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 80068f6:	1cbb      	adds	r3, r7, #2
 80068f8:	2101      	movs	r1, #1
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 f8f4 	bl	8006ae8 <BSP_SPI2_Send>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d002      	beq.n	800690c <SD_GoIdleState+0x1c4>
          {
            return BSP_ERROR_PERIPH_FAILURE;
 8006906:	f06f 0303 	mvn.w	r3, #3
 800690a:	e02b      	b.n	8006964 <SD_GoIdleState+0x21c>
          }
        }
      }
      while((uint8_t)(response & 0xFFU) == (uint8_t)SD_R1_IN_IDLE_STATE);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	d0cb      	beq.n	80068ac <SD_GoIdleState+0x164>
    }

    /* Send CMD58 (SD_CMD_READ_OCR) to initialize SDHC or SDXC cards: R3 response (0x00: no errors) */
    response = SD_SendCmd(SD_CMD_READ_OCR, 0x00U, 0xFFU, (uint8_t)SD_ANSWER_R3_EXPECTED);
 8006914:	2303      	movs	r3, #3
 8006916:	22ff      	movs	r2, #255	; 0xff
 8006918:	2100      	movs	r1, #0
 800691a:	203a      	movs	r0, #58	; 0x3a
 800691c:	f7ff fd96 	bl	800644c <SD_SendCmd>
 8006920:	6078      	str	r0, [r7, #4]
    SD_IO_CSState(1);
 8006922:	2001      	movs	r0, #1
 8006924:	f7ff fa7a 	bl	8005e1c <SD_IO_CSState>
    if(BUS_SPIx_Send(&tmp, 1U) != BSP_ERROR_NONE)
 8006928:	1cbb      	adds	r3, r7, #2
 800692a:	2101      	movs	r1, #1
 800692c:	4618      	mov	r0, r3
 800692e:	f000 f8db 	bl	8006ae8 <BSP_SPI2_Send>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <SD_GoIdleState+0x1f6>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8006938:	f06f 0303 	mvn.w	r3, #3
 800693c:	e012      	b.n	8006964 <SD_GoIdleState+0x21c>
    }
    else
    {
      if((uint8_t)(response & 0xFFU) != (uint8_t)SD_R1_NO_ERROR)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	b2db      	uxtb	r3, r3
 8006942:	2b00      	cmp	r3, #0
 8006944:	d002      	beq.n	800694c <SD_GoIdleState+0x204>
      {
        return BSP_ERROR_UNKNOWN_FAILURE;
 8006946:	f06f 0305 	mvn.w	r3, #5
 800694a:	e00b      	b.n	8006964 <SD_GoIdleState+0x21c>
      }
      CardType = (uint32_t)(((response >> 8U) & 0x40U) >> 6U);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	099b      	lsrs	r3, r3, #6
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	4a05      	ldr	r2, [pc, #20]	; (800696c <SD_GoIdleState+0x224>)
 8006958:	6013      	str	r3, [r2, #0]
 800695a:	e002      	b.n	8006962 <SD_GoIdleState+0x21a>
    }
  }
  else
  {
    return BSP_ERROR_BUSY;
 800695c:	f06f 0302 	mvn.w	r3, #2
 8006960:	e000      	b.n	8006964 <SD_GoIdleState+0x21c>
  }

  return BSP_ERROR_NONE;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	3708      	adds	r7, #8
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	2000021c 	.word	0x2000021c

08006970 <SD_ReadData>:
  * @brief  Waits a data until a value different from SD_DUMMY_BITE
  * @param  Data data to be read
  * @retval BSP status
  */
static int32_t SD_ReadData(uint8_t *Data)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  uint8_t timeout = 0x08U;
 8006978:	2308      	movs	r3, #8
 800697a:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  tmp = SD_DUMMY_BYTE;
 800697c:	23ff      	movs	r3, #255	; 0xff
 800697e:	73bb      	strb	r3, [r7, #14]
  /* Check if response is got or a timeout is happen */
  do
  {
    if(BUS_SPIx_SendRecv(&tmp, Data, 1) != BSP_ERROR_NONE)
 8006980:	f107 030e 	add.w	r3, r7, #14
 8006984:	2201      	movs	r2, #1
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	4618      	mov	r0, r3
 800698a:	f000 f8e5 	bl	8006b58 <BSP_SPI2_SendRecv>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d002      	beq.n	800699a <SD_ReadData+0x2a>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8006994:	f06f 0303 	mvn.w	r3, #3
 8006998:	e010      	b.n	80069bc <SD_ReadData+0x4c>
    }
    timeout--;
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	3b01      	subs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]

  }while ((*Data == SD_DUMMY_BYTE) && (timeout != 0U));
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	2bff      	cmp	r3, #255	; 0xff
 80069a6:	d102      	bne.n	80069ae <SD_ReadData+0x3e>
 80069a8:	7bfb      	ldrb	r3, [r7, #15]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1e8      	bne.n	8006980 <SD_ReadData+0x10>

  if (timeout == 0U)
 80069ae:	7bfb      	ldrb	r3, [r7, #15]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d102      	bne.n	80069ba <SD_ReadData+0x4a>
  {
    /* After time out */
    return BSP_ERROR_BUSY;
 80069b4:	f06f 0302 	mvn.w	r3, #2
 80069b8:	e000      	b.n	80069bc <SD_ReadData+0x4c>
  }

  /* Right response got */
  return BSP_ERROR_NONE;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <SD_WaitData>:
  * @brief  Waits a data from the SD card
  * @param  data  Expected data from the SD card
  * @retval BSP status
  */
static int32_t SD_WaitData(uint8_t Data)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	4603      	mov	r3, r0
 80069cc:	71fb      	strb	r3, [r7, #7]
  uint16_t timeout = 0xFFFF;
 80069ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069d2:	81fb      	strh	r3, [r7, #14]
  uint8_t readvalue, tmp;

  tmp = SD_DUMMY_BYTE;
 80069d4:	23ff      	movs	r3, #255	; 0xff
 80069d6:	733b      	strb	r3, [r7, #12]

  /* Check if response is got or a timeout is happen */
  do
  {
    if(BUS_SPIx_SendRecv(&tmp, &readvalue, 1) != BSP_ERROR_NONE)
 80069d8:	f107 010d 	add.w	r1, r7, #13
 80069dc:	f107 030c 	add.w	r3, r7, #12
 80069e0:	2201      	movs	r2, #1
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 f8b8 	bl	8006b58 <BSP_SPI2_SendRecv>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d002      	beq.n	80069f4 <SD_WaitData+0x30>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80069ee:	f06f 0303 	mvn.w	r3, #3
 80069f2:	e010      	b.n	8006a16 <SD_WaitData+0x52>
    }
    timeout--;
 80069f4:	89fb      	ldrh	r3, [r7, #14]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	81fb      	strh	r3, [r7, #14]
  }while ((readvalue != Data) && (timeout != 0U));
 80069fa:	7b7b      	ldrb	r3, [r7, #13]
 80069fc:	79fa      	ldrb	r2, [r7, #7]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d002      	beq.n	8006a08 <SD_WaitData+0x44>
 8006a02:	89fb      	ldrh	r3, [r7, #14]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e7      	bne.n	80069d8 <SD_WaitData+0x14>

  if (timeout == 0U)
 8006a08:	89fb      	ldrh	r3, [r7, #14]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d102      	bne.n	8006a14 <SD_WaitData+0x50>
  {
    /* After time out */
    return BSP_ERROR_BUSY;
 8006a0e:	f06f 0302 	mvn.w	r3, #2
 8006a12:	e000      	b.n	8006a16 <SD_WaitData+0x52>
  }

  /* Right response got */
  return BSP_ERROR_NONE;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <SPI_IO_Delay>:
  * @brief  SPI IO delay
  * @param  Delay  Delay in ms
  * @retval None
  */
static void SPI_IO_Delay(uint32_t Delay)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b084      	sub	sp, #16
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  int32_t tickstart;
  tickstart = BSP_GetTick();
 8006a26:	f000 f8b7 	bl	8006b98 <BSP_GetTick>
 8006a2a:	60f8      	str	r0, [r7, #12]
  while((BSP_GetTick() - tickstart) < (int32_t)Delay)
 8006a2c:	bf00      	nop
 8006a2e:	f000 f8b3 	bl	8006b98 <BSP_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	1ad2      	subs	r2, r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	dbf7      	blt.n	8006a2e <SPI_IO_Delay+0x10>
  {
  }
}
 8006a3e:	bf00      	nop
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
	...

08006a48 <BSP_SPI2_Init>:

static void SPI_MspInit(SPI_HandleTypeDef *hspi);
static void SPI_MspDeInit(SPI_HandleTypeDef *hspi);

int32_t BSP_SPI2_Init(void)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&hSpiHandle) == HAL_SPI_STATE_RESET)
 8006a4c:	480a      	ldr	r0, [pc, #40]	; (8006a78 <BSP_SPI2_Init+0x30>)
 8006a4e:	f7fd f8bc 	bl	8003bca <HAL_SPI_GetState>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10b      	bne.n	8006a70 <BSP_SPI2_Init+0x28>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI_MspInit(&hSpiHandle);
 8006a58:	4807      	ldr	r0, [pc, #28]	; (8006a78 <BSP_SPI2_Init+0x30>)
 8006a5a:	f000 f8a5 	bl	8006ba8 <SPI_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_BSP_SPI2_Init(&hSpiHandle) != HAL_OK)
 8006a5e:	4806      	ldr	r0, [pc, #24]	; (8006a78 <BSP_SPI2_Init+0x30>)
 8006a60:	f000 f80c 	bl	8006a7c <MX_BSP_SPI2_Init>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <BSP_SPI2_Init+0x28>
    {
      return BSP_ERROR_BUS_FAILURE;
 8006a6a:	f06f 0307 	mvn.w	r3, #7
 8006a6e:	e000      	b.n	8006a72 <BSP_SPI2_Init+0x2a>
    }
  }
  return BSP_ERROR_NONE;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	20000b48 	.word	0x20000b48

08006a7c <MX_BSP_SPI2_Init>:
  * @brief  MX SPI initialization.
  * @param  hspi SPI handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_BSP_SPI2_Init(SPI_HandleTypeDef *hspi)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* SPI Config */
  hspi->Instance               = NUCLEO_SPI;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a17      	ldr	r2, [pc, #92]	; (8006ae4 <MX_BSP_SPI2_Init+0x68>)
 8006a88:	601a      	str	r2, [r3, #0]
  hspi->Init.BaudRatePrescaler = NUCLEO_SPI_BAUDRATEPRESCALER;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2210      	movs	r2, #16
 8006a8e:	61da      	str	r2, [r3, #28]
  hspi->Init.Direction         = SPI_DIRECTION_2LINES;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	609a      	str	r2, [r3, #8]
  hspi->Init.CLKPhase          = SPI_PHASE_2EDGE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	615a      	str	r2, [r3, #20]
  hspi->Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	611a      	str	r2, [r3, #16]
  hspi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial     = 7;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2207      	movs	r2, #7
 8006aac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.DataSize          = SPI_DATASIZE_8BIT;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006ab4:	60da      	str	r2, [r3, #12]
  hspi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	621a      	str	r2, [r3, #32]
  hspi->Init.NSS               = SPI_NSS_SOFT;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ac2:	619a      	str	r2, [r3, #24]
  hspi->Init.TIMode            = SPI_TIMODE_DISABLE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.Mode              = SPI_MODE_MASTER;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006ad0:	605a      	str	r2, [r3, #4]

  return HAL_SPI_Init(hspi);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fc fb46 	bl	8003164 <HAL_SPI_Init>
 8006ad8:	4603      	mov	r3, r0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3708      	adds	r7, #8
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40003800 	.word	0x40003800

08006ae8 <BSP_SPI2_Send>:
  * @param  pTxData pointer to TX buffer
  * @param  Length data length
  * @retval BSP status
  */
int32_t BSP_SPI2_Send(uint8_t *pTxData, uint32_t Length)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Transmit(&hSpiHandle, pTxData, (uint16_t)Length, NUCLEO_SPI_TIMEOUT_MAX) != HAL_OK)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006afe:	6879      	ldr	r1, [r7, #4]
 8006b00:	4806      	ldr	r0, [pc, #24]	; (8006b1c <BSP_SPI2_Send+0x34>)
 8006b02:	f7fc fbc1 	bl	8003288 <HAL_SPI_Transmit>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <BSP_SPI2_Send+0x2a>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006b0c:	f06f 0307 	mvn.w	r3, #7
 8006b10:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006b12:	68fb      	ldr	r3, [r7, #12]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	20000b48 	.word	0x20000b48

08006b20 <BSP_SPI2_Recv>:
  * @param  pRxData pointer to RX buffer
  * @param  Length data length
  * @retval BSP status
  */
int32_t BSP_SPI2_Recv(uint8_t *pRxData, uint32_t Length)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Receive(&hSpiHandle, pRxData, (uint16_t)Length, NUCLEO_SPI_TIMEOUT_MAX) != HAL_OK)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	b29a      	uxth	r2, r3
 8006b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	4806      	ldr	r0, [pc, #24]	; (8006b54 <BSP_SPI2_Recv+0x34>)
 8006b3a:	f7fc fd0b 	bl	8003554 <HAL_SPI_Receive>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <BSP_SPI2_Recv+0x2a>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006b44:	f06f 0307 	mvn.w	r3, #7
 8006b48:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	20000b48 	.word	0x20000b48

08006b58 <BSP_SPI2_SendRecv>:
  * @param  pRxData pointer to RX buffer
  * @param  Length data length
  * @retval BSP status
  */
int32_t BSP_SPI2_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint32_t Legnth)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af02      	add	r7, sp, #8
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006b64:	2300      	movs	r3, #0
 8006b66:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hSpiHandle, pTxData, pRxData, (uint16_t)Legnth, NUCLEO_SPI_TIMEOUT_MAX) != HAL_OK)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	4613      	mov	r3, r2
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	68f9      	ldr	r1, [r7, #12]
 8006b78:	4806      	ldr	r0, [pc, #24]	; (8006b94 <BSP_SPI2_SendRecv+0x3c>)
 8006b7a:	f7fc fe13 	bl	80037a4 <HAL_SPI_TransmitReceive>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d002      	beq.n	8006b8a <BSP_SPI2_SendRecv+0x32>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006b84:	f06f 0307 	mvn.w	r3, #7
 8006b88:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8006b8a:	697b      	ldr	r3, [r7, #20]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3718      	adds	r7, #24
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	20000b48 	.word	0x20000b48

08006b98 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 8006b9c:	f7fa fa72 	bl	8001084 <HAL_GetTick>
 8006ba0:	4603      	mov	r3, r0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	bd80      	pop	{r7, pc}
	...

08006ba8 <SPI_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi SPI handler
  * @retval None
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b08c      	sub	sp, #48	; 0x30
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;

  /*** Configure the SPI peripheral ***/
  /* Enable SPI clock */
  NUCLEO_SPI_CLK_ENABLE();
 8006bb0:	4b2e      	ldr	r3, [pc, #184]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bb4:	4a2d      	ldr	r2, [pc, #180]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bba:	6593      	str	r3, [r2, #88]	; 0x58
 8006bbc:	4b2b      	ldr	r3, [pc, #172]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bc4:	61bb      	str	r3, [r7, #24]
 8006bc6:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  NUCLEO_SPI_SCK_GPIO_CLK_ENABLE();
 8006bc8:	4b28      	ldr	r3, [pc, #160]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bcc:	4a27      	ldr	r2, [pc, #156]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bce:	f043 0301 	orr.w	r3, r3, #1
 8006bd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006bd4:	4b25      	ldr	r3, [pc, #148]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	617b      	str	r3, [r7, #20]
 8006bde:	697b      	ldr	r3, [r7, #20]
  NUCLEO_SPI_MOSI_GPIO_CLK_ENABLE();
 8006be0:	4b22      	ldr	r3, [pc, #136]	; (8006c6c <SPI_MspInit+0xc4>)
 8006be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006be4:	4a21      	ldr	r2, [pc, #132]	; (8006c6c <SPI_MspInit+0xc4>)
 8006be6:	f043 0301 	orr.w	r3, r3, #1
 8006bea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006bec:	4b1f      	ldr	r3, [pc, #124]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bf0:	f003 0301 	and.w	r3, r3, #1
 8006bf4:	613b      	str	r3, [r7, #16]
 8006bf6:	693b      	ldr	r3, [r7, #16]
  NUCLEO_SPI_MISO_GPIO_CLK_ENABLE();
 8006bf8:	4b1c      	ldr	r3, [pc, #112]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bfc:	4a1b      	ldr	r2, [pc, #108]	; (8006c6c <SPI_MspInit+0xc4>)
 8006bfe:	f043 0301 	orr.w	r3, r3, #1
 8006c02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006c04:	4b19      	ldr	r3, [pc, #100]	; (8006c6c <SPI_MspInit+0xc4>)
 8006c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c08:	f003 0301 	and.w	r3, r3, #1
 8006c0c:	60fb      	str	r3, [r7, #12]
 8006c0e:	68fb      	ldr	r3, [r7, #12]

  /* Configure SPI SCK */
  GPIO_InitStruct.Pin       = NUCLEO_SPI_SCK_PIN;
 8006c10:	2320      	movs	r3, #32
 8006c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006c14:	2302      	movs	r3, #2
 8006c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = NUCLEO_SPI_SCK_AF;
 8006c20:	2305      	movs	r3, #5
 8006c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NUCLEO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8006c24:	f107 031c 	add.w	r3, r7, #28
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c2e:	f7fb f8b7 	bl	8001da0 <HAL_GPIO_Init>

  /* Configure SPI MOSI */
  GPIO_InitStruct.Pin       = NUCLEO_SPI_MOSI_PIN;
 8006c32:	2380      	movs	r3, #128	; 0x80
 8006c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = NUCLEO_SPI_MOSI_AF;
 8006c36:	2305      	movs	r3, #5
 8006c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(NUCLEO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8006c3e:	f107 031c 	add.w	r3, r7, #28
 8006c42:	4619      	mov	r1, r3
 8006c44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c48:	f7fb f8aa 	bl	8001da0 <HAL_GPIO_Init>

  /* Configure SPI MISO */
  GPIO_InitStruct.Pin = NUCLEO_SPI_MISO_PIN;
 8006c4c:	2340      	movs	r3, #64	; 0x40
 8006c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = NUCLEO_SPI_MISO_AF;
 8006c50:	2305      	movs	r3, #5
 8006c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NUCLEO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8006c54:	f107 031c 	add.w	r3, r7, #28
 8006c58:	4619      	mov	r1, r3
 8006c5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c5e:	f7fb f89f 	bl	8001da0 <HAL_GPIO_Init>
}
 8006c62:	bf00      	nop
 8006c64:	3730      	adds	r7, #48	; 0x30
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	40021000 	.word	0x40021000

08006c70 <USER_CheckStatus>:
#define DISABLE_SD_INIT
/* Private variables ---------------------------------------------------------*/
/* Disk status */
static volatile DSTATUS Stat = STA_NOINIT;
static DSTATUS USER_CheckStatus(BYTE lun)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	4603      	mov	r3, r0
 8006c78:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006c7a:	4b0c      	ldr	r3, [pc, #48]	; (8006cac <USER_CheckStatus+0x3c>)
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	701a      	strb	r2, [r3, #0]
  // TO DO:
  if(MY_SD_GetCardState(0) == BSP_ERROR_NONE)
 8006c80:	2000      	movs	r0, #0
 8006c82:	f7fe ffc7 	bl	8005c14 <MY_SD_GetCardState>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d107      	bne.n	8006c9c <USER_CheckStatus+0x2c>
  {
    Stat &= ~STA_NOINIT;
 8006c8c:	4b07      	ldr	r3, [pc, #28]	; (8006cac <USER_CheckStatus+0x3c>)
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	f023 0301 	bic.w	r3, r3, #1
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	4b04      	ldr	r3, [pc, #16]	; (8006cac <USER_CheckStatus+0x3c>)
 8006c9a:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006c9c:	4b03      	ldr	r3, [pc, #12]	; (8006cac <USER_CheckStatus+0x3c>)
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	b2db      	uxtb	r3, r3
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3708      	adds	r7, #8
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	2000000c 	.word	0x2000000c

08006cb0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <USER_initialize+0x30>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	701a      	strb	r2, [r3, #0]
	  if(MY_SD_Init(0) == BSP_ERROR_NONE)
	  {
		Stat = USER_CheckStatus(pdrv);
	  }
	#else
	  Stat = USER_CheckStatus(pdrv);
 8006cc0:	79fb      	ldrb	r3, [r7, #7]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7ff ffd4 	bl	8006c70 <USER_CheckStatus>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	461a      	mov	r2, r3
 8006ccc:	4b04      	ldr	r3, [pc, #16]	; (8006ce0 <USER_initialize+0x30>)
 8006cce:	701a      	strb	r2, [r3, #0]
	#endif
    return Stat;
 8006cd0:	4b03      	ldr	r3, [pc, #12]	; (8006ce0 <USER_initialize+0x30>)
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	2000000c 	.word	0x2000000c

08006ce4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_CheckStatus(pdrv);
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7ff ffbd 	bl	8006c70 <USER_CheckStatus>
 8006cf6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60b9      	str	r1, [r7, #8]
 8006d08:	607a      	str	r2, [r7, #4]
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	DRESULT res = RES_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	75fb      	strb	r3, [r7, #23]
	  if(MY_SD_ReadBlocks(0, (uint32_t*)buff,
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	68b9      	ldr	r1, [r7, #8]
 8006d1a:	2000      	movs	r0, #0
 8006d1c:	f7fe fdac 	bl	8005878 <MY_SD_ReadBlocks>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d108      	bne.n	8006d38 <USER_read+0x38>
						   (uint32_t) (sector),
						   count) == BSP_ERROR_NONE)
	  {
		/* wait until the read operation is finished */
		while( MY_SD_GetCardState(0)!= BSP_ERROR_NONE)
 8006d26:	bf00      	nop
 8006d28:	2000      	movs	r0, #0
 8006d2a:	f7fe ff73 	bl	8005c14 <MY_SD_GetCardState>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f9      	bne.n	8006d28 <USER_read+0x28>
		{
		}
		res = RES_OK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	75fb      	strb	r3, [r7, #23]
	  }
	  return res;
 8006d38:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE END READ */
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3718      	adds	r7, #24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}

08006d42 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8006d42:	b580      	push	{r7, lr}
 8006d44:	b086      	sub	sp, #24
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
 8006d4c:	603b      	str	r3, [r7, #0]
 8006d4e:	4603      	mov	r3, r0
 8006d50:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	DRESULT res = RES_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	75fb      	strb	r3, [r7, #23]
	  if(MY_SD_WriteBlocks(0, (uint32_t*)buff,
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	68b9      	ldr	r1, [r7, #8]
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f7fe fe57 	bl	8005a10 <MY_SD_WriteBlocks>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d108      	bne.n	8006d7a <USER_write+0x38>
	                        (uint32_t)(sector),
	                        count) == BSP_ERROR_NONE)
	  {
	  /* wait until the Write operation is finished */
	    while(MY_SD_GetCardState(0) != BSP_ERROR_NONE)
 8006d68:	bf00      	nop
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	f7fe ff52 	bl	8005c14 <MY_SD_GetCardState>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1f9      	bne.n	8006d6a <USER_write+0x28>
	    {
	    }
	    res = RES_OK;
 8006d76:	2300      	movs	r3, #0
 8006d78:	75fb      	strb	r3, [r7, #23]
	  }

	  return res;
 8006d7a:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE END WRITE */
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3718      	adds	r7, #24
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b096      	sub	sp, #88	; 0x58
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	603a      	str	r2, [r7, #0]
 8006d8e:	71fb      	strb	r3, [r7, #7]
 8006d90:	460b      	mov	r3, r1
 8006d92:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res = RES_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  SD_CardInfo_t CardInfo;

	  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006d9a:	4b26      	ldr	r3, [pc, #152]	; (8006e34 <USER_ioctl+0xb0>)
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d001      	beq.n	8006dac <USER_ioctl+0x28>
 8006da8:	2303      	movs	r3, #3
 8006daa:	e03f      	b.n	8006e2c <USER_ioctl+0xa8>

	  switch (cmd)
 8006dac:	79bb      	ldrb	r3, [r7, #6]
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d837      	bhi.n	8006e22 <USER_ioctl+0x9e>
 8006db2:	a201      	add	r2, pc, #4	; (adr r2, 8006db8 <USER_ioctl+0x34>)
 8006db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db8:	08006dc9 	.word	0x08006dc9
 8006dbc:	08006dd1 	.word	0x08006dd1
 8006dc0:	08006deb 	.word	0x08006deb
 8006dc4:	08006e07 	.word	0x08006e07
	  {
	  /* Make sure that no pending write process */
	  case CTRL_SYNC :
	    res = RES_OK;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	    break;
 8006dce:	e02b      	b.n	8006e28 <USER_ioctl+0xa4>

	  /* Get number of sectors on the disk (DWORD) */
	  case GET_SECTOR_COUNT :
	    MY_SD_GetCardInfo(0, &CardInfo);
 8006dd0:	f107 0308 	add.w	r3, r7, #8
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	2000      	movs	r0, #0
 8006dd8:	f7fe ff54 	bl	8005c84 <MY_SD_GetCardInfo>
	    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006ddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	601a      	str	r2, [r3, #0]
	    res = RES_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	    break;
 8006de8:	e01e      	b.n	8006e28 <USER_ioctl+0xa4>

	  /* Get R/W sector size (WORD) */
	  case GET_SECTOR_SIZE :
	    MY_SD_GetCardInfo(0, &CardInfo);
 8006dea:	f107 0308 	add.w	r3, r7, #8
 8006dee:	4619      	mov	r1, r3
 8006df0:	2000      	movs	r0, #0
 8006df2:	f7fe ff47 	bl	8005c84 <MY_SD_GetCardInfo>
	    *(WORD*)buff = CardInfo.LogBlockSize;
 8006df6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	801a      	strh	r2, [r3, #0]
	    res = RES_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	    break;
 8006e04:	e010      	b.n	8006e28 <USER_ioctl+0xa4>

	  /* Get erase block size in unit of sector (DWORD) */
	  case GET_BLOCK_SIZE :
	    MY_SD_GetCardInfo(0, &CardInfo);
 8006e06:	f107 0308 	add.w	r3, r7, #8
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	2000      	movs	r0, #0
 8006e0e:	f7fe ff39 	bl	8005c84 <MY_SD_GetCardInfo>
	    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006e12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e14:	0a5a      	lsrs	r2, r3, #9
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	    break;
 8006e20:	e002      	b.n	8006e28 <USER_ioctl+0xa4>

	  default:
	    res = RES_PARERR;
 8006e22:	2304      	movs	r3, #4
 8006e24:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	  }

	  return res;
 8006e28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  /* USER CODE END IOCTL */
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3758      	adds	r7, #88	; 0x58
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	2000000c 	.word	0x2000000c

08006e38 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	4603      	mov	r3, r0
 8006e40:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006e42:	79fb      	ldrb	r3, [r7, #7]
 8006e44:	4a08      	ldr	r2, [pc, #32]	; (8006e68 <disk_status+0x30>)
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	79fa      	ldrb	r2, [r7, #7]
 8006e50:	4905      	ldr	r1, [pc, #20]	; (8006e68 <disk_status+0x30>)
 8006e52:	440a      	add	r2, r1
 8006e54:	7a12      	ldrb	r2, [r2, #8]
 8006e56:	4610      	mov	r0, r2
 8006e58:	4798      	blx	r3
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	20000248 	.word	0x20000248

08006e6c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	4603      	mov	r3, r0
 8006e74:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006e76:	2300      	movs	r3, #0
 8006e78:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006e7a:	79fb      	ldrb	r3, [r7, #7]
 8006e7c:	4a0d      	ldr	r2, [pc, #52]	; (8006eb4 <disk_initialize+0x48>)
 8006e7e:	5cd3      	ldrb	r3, [r2, r3]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d111      	bne.n	8006ea8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006e84:	79fb      	ldrb	r3, [r7, #7]
 8006e86:	4a0b      	ldr	r2, [pc, #44]	; (8006eb4 <disk_initialize+0x48>)
 8006e88:	2101      	movs	r1, #1
 8006e8a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006e8c:	79fb      	ldrb	r3, [r7, #7]
 8006e8e:	4a09      	ldr	r2, [pc, #36]	; (8006eb4 <disk_initialize+0x48>)
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	79fa      	ldrb	r2, [r7, #7]
 8006e9a:	4906      	ldr	r1, [pc, #24]	; (8006eb4 <disk_initialize+0x48>)
 8006e9c:	440a      	add	r2, r1
 8006e9e:	7a12      	ldrb	r2, [r2, #8]
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	4798      	blx	r3
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000248 	.word	0x20000248

08006eb8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006eb8:	b590      	push	{r4, r7, lr}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60b9      	str	r1, [r7, #8]
 8006ec0:	607a      	str	r2, [r7, #4]
 8006ec2:	603b      	str	r3, [r7, #0]
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
 8006eca:	4a0a      	ldr	r2, [pc, #40]	; (8006ef4 <disk_read+0x3c>)
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	689c      	ldr	r4, [r3, #8]
 8006ed4:	7bfb      	ldrb	r3, [r7, #15]
 8006ed6:	4a07      	ldr	r2, [pc, #28]	; (8006ef4 <disk_read+0x3c>)
 8006ed8:	4413      	add	r3, r2
 8006eda:	7a18      	ldrb	r0, [r3, #8]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	68b9      	ldr	r1, [r7, #8]
 8006ee2:	47a0      	blx	r4
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	75fb      	strb	r3, [r7, #23]
  return res;
 8006ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	371c      	adds	r7, #28
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd90      	pop	{r4, r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	20000248 	.word	0x20000248

08006ef8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006ef8:	b590      	push	{r4, r7, lr}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60b9      	str	r1, [r7, #8]
 8006f00:	607a      	str	r2, [r7, #4]
 8006f02:	603b      	str	r3, [r7, #0]
 8006f04:	4603      	mov	r3, r0
 8006f06:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006f08:	7bfb      	ldrb	r3, [r7, #15]
 8006f0a:	4a0a      	ldr	r2, [pc, #40]	; (8006f34 <disk_write+0x3c>)
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4413      	add	r3, r2
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	68dc      	ldr	r4, [r3, #12]
 8006f14:	7bfb      	ldrb	r3, [r7, #15]
 8006f16:	4a07      	ldr	r2, [pc, #28]	; (8006f34 <disk_write+0x3c>)
 8006f18:	4413      	add	r3, r2
 8006f1a:	7a18      	ldrb	r0, [r3, #8]
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	68b9      	ldr	r1, [r7, #8]
 8006f22:	47a0      	blx	r4
 8006f24:	4603      	mov	r3, r0
 8006f26:	75fb      	strb	r3, [r7, #23]
  return res;
 8006f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	371c      	adds	r7, #28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd90      	pop	{r4, r7, pc}
 8006f32:	bf00      	nop
 8006f34:	20000248 	.word	0x20000248

08006f38 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	4603      	mov	r3, r0
 8006f40:	603a      	str	r2, [r7, #0]
 8006f42:	71fb      	strb	r3, [r7, #7]
 8006f44:	460b      	mov	r3, r1
 8006f46:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006f48:	79fb      	ldrb	r3, [r7, #7]
 8006f4a:	4a09      	ldr	r2, [pc, #36]	; (8006f70 <disk_ioctl+0x38>)
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	4413      	add	r3, r2
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	79fa      	ldrb	r2, [r7, #7]
 8006f56:	4906      	ldr	r1, [pc, #24]	; (8006f70 <disk_ioctl+0x38>)
 8006f58:	440a      	add	r2, r1
 8006f5a:	7a10      	ldrb	r0, [r2, #8]
 8006f5c:	79b9      	ldrb	r1, [r7, #6]
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	4798      	blx	r3
 8006f62:	4603      	mov	r3, r0
 8006f64:	73fb      	strb	r3, [r7, #15]
  return res;
 8006f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}
 8006f70:	20000248 	.word	0x20000248

08006f74 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006f84:	89fb      	ldrh	r3, [r7, #14]
 8006f86:	021b      	lsls	r3, r3, #8
 8006f88:	b21a      	sxth	r2, r3
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	b21b      	sxth	r3, r3
 8006f90:	4313      	orrs	r3, r2
 8006f92:	b21b      	sxth	r3, r3
 8006f94:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006f96:	89fb      	ldrh	r3, [r7, #14]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3714      	adds	r7, #20
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3303      	adds	r3, #3
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	021b      	lsls	r3, r3, #8
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	3202      	adds	r2, #2
 8006fbc:	7812      	ldrb	r2, [r2, #0]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	021b      	lsls	r3, r3, #8
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	3201      	adds	r2, #1
 8006fca:	7812      	ldrb	r2, [r2, #0]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	021b      	lsls	r3, r3, #8
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	7812      	ldrb	r2, [r2, #0]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]
	return rv;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3714      	adds	r7, #20
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006fea:	b480      	push	{r7}
 8006fec:	b083      	sub	sp, #12
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	1c5a      	adds	r2, r3, #1
 8006ffa:	607a      	str	r2, [r7, #4]
 8006ffc:	887a      	ldrh	r2, [r7, #2]
 8006ffe:	b2d2      	uxtb	r2, r2
 8007000:	701a      	strb	r2, [r3, #0]
 8007002:	887b      	ldrh	r3, [r7, #2]
 8007004:	0a1b      	lsrs	r3, r3, #8
 8007006:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	1c5a      	adds	r2, r3, #1
 800700c:	607a      	str	r2, [r7, #4]
 800700e:	887a      	ldrh	r2, [r7, #2]
 8007010:	b2d2      	uxtb	r2, r2
 8007012:	701a      	strb	r2, [r3, #0]
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	1c5a      	adds	r2, r3, #1
 800702e:	607a      	str	r2, [r7, #4]
 8007030:	683a      	ldr	r2, [r7, #0]
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	701a      	strb	r2, [r3, #0]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	0a1b      	lsrs	r3, r3, #8
 800703a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	1c5a      	adds	r2, r3, #1
 8007040:	607a      	str	r2, [r7, #4]
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	0a1b      	lsrs	r3, r3, #8
 800704c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	1c5a      	adds	r2, r3, #1
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	683a      	ldr	r2, [r7, #0]
 8007056:	b2d2      	uxtb	r2, r2
 8007058:	701a      	strb	r2, [r3, #0]
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	0a1b      	lsrs	r3, r3, #8
 800705e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	607a      	str	r2, [r7, #4]
 8007066:	683a      	ldr	r2, [r7, #0]
 8007068:	b2d2      	uxtb	r2, r2
 800706a:	701a      	strb	r2, [r3, #0]
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d00d      	beq.n	80070ae <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	1c53      	adds	r3, r2, #1
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	1c59      	adds	r1, r3, #1
 800709c:	6179      	str	r1, [r7, #20]
 800709e:	7812      	ldrb	r2, [r2, #0]
 80070a0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3b01      	subs	r3, #1
 80070a6:	607b      	str	r3, [r7, #4]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1f1      	bne.n	8007092 <mem_cpy+0x1a>
	}
}
 80070ae:	bf00      	nop
 80070b0:	371c      	adds	r7, #28
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80070ba:	b480      	push	{r7}
 80070bc:	b087      	sub	sp, #28
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	1c5a      	adds	r2, r3, #1
 80070ce:	617a      	str	r2, [r7, #20]
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	3b01      	subs	r3, #1
 80070da:	607b      	str	r3, [r7, #4]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f3      	bne.n	80070ca <mem_set+0x10>
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80070ee:	b480      	push	{r7}
 80070f0:	b089      	sub	sp, #36	; 0x24
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	61fb      	str	r3, [r7, #28]
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	61fa      	str	r2, [r7, #28]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	4619      	mov	r1, r3
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	61ba      	str	r2, [r7, #24]
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	1acb      	subs	r3, r1, r3
 800711a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	3b01      	subs	r3, #1
 8007120:	607b      	str	r3, [r7, #4]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <mem_cmp+0x40>
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0eb      	beq.n	8007106 <mem_cmp+0x18>

	return r;
 800712e:	697b      	ldr	r3, [r7, #20]
}
 8007130:	4618      	mov	r0, r3
 8007132:	3724      	adds	r7, #36	; 0x24
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007146:	e002      	b.n	800714e <chk_chr+0x12>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	3301      	adds	r3, #1
 800714c:	607b      	str	r3, [r7, #4]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d005      	beq.n	8007162 <chk_chr+0x26>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	461a      	mov	r2, r3
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	4293      	cmp	r3, r2
 8007160:	d1f2      	bne.n	8007148 <chk_chr+0xc>
	return *str;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	781b      	ldrb	r3, [r3, #0]
}
 8007166:	4618      	mov	r0, r3
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
	...

08007174 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800717e:	2300      	movs	r3, #0
 8007180:	60bb      	str	r3, [r7, #8]
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	60fb      	str	r3, [r7, #12]
 8007186:	e029      	b.n	80071dc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007188:	4a27      	ldr	r2, [pc, #156]	; (8007228 <chk_lock+0xb4>)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	4413      	add	r3, r2
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d01d      	beq.n	80071d2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007196:	4a24      	ldr	r2, [pc, #144]	; (8007228 <chk_lock+0xb4>)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	011b      	lsls	r3, r3, #4
 800719c:	4413      	add	r3, r2
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d116      	bne.n	80071d6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80071a8:	4a1f      	ldr	r2, [pc, #124]	; (8007228 <chk_lock+0xb4>)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	011b      	lsls	r3, r3, #4
 80071ae:	4413      	add	r3, r2
 80071b0:	3304      	adds	r3, #4
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d10c      	bne.n	80071d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80071bc:	4a1a      	ldr	r2, [pc, #104]	; (8007228 <chk_lock+0xb4>)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	011b      	lsls	r3, r3, #4
 80071c2:	4413      	add	r3, r2
 80071c4:	3308      	adds	r3, #8
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d102      	bne.n	80071d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80071d0:	e007      	b.n	80071e2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80071d2:	2301      	movs	r3, #1
 80071d4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3301      	adds	r3, #1
 80071da:	60fb      	str	r3, [r7, #12]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d9d2      	bls.n	8007188 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	d109      	bne.n	80071fc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d102      	bne.n	80071f4 <chk_lock+0x80>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d101      	bne.n	80071f8 <chk_lock+0x84>
 80071f4:	2300      	movs	r3, #0
 80071f6:	e010      	b.n	800721a <chk_lock+0xa6>
 80071f8:	2312      	movs	r3, #18
 80071fa:	e00e      	b.n	800721a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d108      	bne.n	8007214 <chk_lock+0xa0>
 8007202:	4a09      	ldr	r2, [pc, #36]	; (8007228 <chk_lock+0xb4>)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	011b      	lsls	r3, r3, #4
 8007208:	4413      	add	r3, r2
 800720a:	330c      	adds	r3, #12
 800720c:	881b      	ldrh	r3, [r3, #0]
 800720e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007212:	d101      	bne.n	8007218 <chk_lock+0xa4>
 8007214:	2310      	movs	r3, #16
 8007216:	e000      	b.n	800721a <chk_lock+0xa6>
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	20000228 	.word	0x20000228

0800722c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007232:	2300      	movs	r3, #0
 8007234:	607b      	str	r3, [r7, #4]
 8007236:	e002      	b.n	800723e <enq_lock+0x12>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	3301      	adds	r3, #1
 800723c:	607b      	str	r3, [r7, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d806      	bhi.n	8007252 <enq_lock+0x26>
 8007244:	4a09      	ldr	r2, [pc, #36]	; (800726c <enq_lock+0x40>)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	011b      	lsls	r3, r3, #4
 800724a:	4413      	add	r3, r2
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1f2      	bne.n	8007238 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2b02      	cmp	r3, #2
 8007256:	bf14      	ite	ne
 8007258:	2301      	movne	r3, #1
 800725a:	2300      	moveq	r3, #0
 800725c:	b2db      	uxtb	r3, r3
}
 800725e:	4618      	mov	r0, r3
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	20000228 	.word	0x20000228

08007270 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800727a:	2300      	movs	r3, #0
 800727c:	60fb      	str	r3, [r7, #12]
 800727e:	e01f      	b.n	80072c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007280:	4a41      	ldr	r2, [pc, #260]	; (8007388 <inc_lock+0x118>)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	011b      	lsls	r3, r3, #4
 8007286:	4413      	add	r3, r2
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	429a      	cmp	r2, r3
 8007290:	d113      	bne.n	80072ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007292:	4a3d      	ldr	r2, [pc, #244]	; (8007388 <inc_lock+0x118>)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	011b      	lsls	r3, r3, #4
 8007298:	4413      	add	r3, r2
 800729a:	3304      	adds	r3, #4
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d109      	bne.n	80072ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80072a6:	4a38      	ldr	r2, [pc, #224]	; (8007388 <inc_lock+0x118>)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	4413      	add	r3, r2
 80072ae:	3308      	adds	r3, #8
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d006      	beq.n	80072c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	3301      	adds	r3, #1
 80072be:	60fb      	str	r3, [r7, #12]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d9dc      	bls.n	8007280 <inc_lock+0x10>
 80072c6:	e000      	b.n	80072ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80072c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b02      	cmp	r3, #2
 80072ce:	d132      	bne.n	8007336 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80072d0:	2300      	movs	r3, #0
 80072d2:	60fb      	str	r3, [r7, #12]
 80072d4:	e002      	b.n	80072dc <inc_lock+0x6c>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	3301      	adds	r3, #1
 80072da:	60fb      	str	r3, [r7, #12]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d806      	bhi.n	80072f0 <inc_lock+0x80>
 80072e2:	4a29      	ldr	r2, [pc, #164]	; (8007388 <inc_lock+0x118>)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	011b      	lsls	r3, r3, #4
 80072e8:	4413      	add	r3, r2
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1f2      	bne.n	80072d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d101      	bne.n	80072fa <inc_lock+0x8a>
 80072f6:	2300      	movs	r3, #0
 80072f8:	e040      	b.n	800737c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	4922      	ldr	r1, [pc, #136]	; (8007388 <inc_lock+0x118>)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	011b      	lsls	r3, r3, #4
 8007304:	440b      	add	r3, r1
 8007306:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	689a      	ldr	r2, [r3, #8]
 800730c:	491e      	ldr	r1, [pc, #120]	; (8007388 <inc_lock+0x118>)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	011b      	lsls	r3, r3, #4
 8007312:	440b      	add	r3, r1
 8007314:	3304      	adds	r3, #4
 8007316:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	695a      	ldr	r2, [r3, #20]
 800731c:	491a      	ldr	r1, [pc, #104]	; (8007388 <inc_lock+0x118>)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	011b      	lsls	r3, r3, #4
 8007322:	440b      	add	r3, r1
 8007324:	3308      	adds	r3, #8
 8007326:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007328:	4a17      	ldr	r2, [pc, #92]	; (8007388 <inc_lock+0x118>)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	011b      	lsls	r3, r3, #4
 800732e:	4413      	add	r3, r2
 8007330:	330c      	adds	r3, #12
 8007332:	2200      	movs	r2, #0
 8007334:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d009      	beq.n	8007350 <inc_lock+0xe0>
 800733c:	4a12      	ldr	r2, [pc, #72]	; (8007388 <inc_lock+0x118>)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	4413      	add	r3, r2
 8007344:	330c      	adds	r3, #12
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <inc_lock+0xe0>
 800734c:	2300      	movs	r3, #0
 800734e:	e015      	b.n	800737c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d108      	bne.n	8007368 <inc_lock+0xf8>
 8007356:	4a0c      	ldr	r2, [pc, #48]	; (8007388 <inc_lock+0x118>)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	011b      	lsls	r3, r3, #4
 800735c:	4413      	add	r3, r2
 800735e:	330c      	adds	r3, #12
 8007360:	881b      	ldrh	r3, [r3, #0]
 8007362:	3301      	adds	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	e001      	b.n	800736c <inc_lock+0xfc>
 8007368:	f44f 7280 	mov.w	r2, #256	; 0x100
 800736c:	4906      	ldr	r1, [pc, #24]	; (8007388 <inc_lock+0x118>)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	011b      	lsls	r3, r3, #4
 8007372:	440b      	add	r3, r1
 8007374:	330c      	adds	r3, #12
 8007376:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	3301      	adds	r3, #1
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr
 8007388:	20000228 	.word	0x20000228

0800738c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800738c:	b480      	push	{r7}
 800738e:	b085      	sub	sp, #20
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	3b01      	subs	r3, #1
 8007398:	607b      	str	r3, [r7, #4]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d825      	bhi.n	80073ec <dec_lock+0x60>
		n = Files[i].ctr;
 80073a0:	4a17      	ldr	r2, [pc, #92]	; (8007400 <dec_lock+0x74>)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	011b      	lsls	r3, r3, #4
 80073a6:	4413      	add	r3, r2
 80073a8:	330c      	adds	r3, #12
 80073aa:	881b      	ldrh	r3, [r3, #0]
 80073ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80073ae:	89fb      	ldrh	r3, [r7, #14]
 80073b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073b4:	d101      	bne.n	80073ba <dec_lock+0x2e>
 80073b6:	2300      	movs	r3, #0
 80073b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80073ba:	89fb      	ldrh	r3, [r7, #14]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d002      	beq.n	80073c6 <dec_lock+0x3a>
 80073c0:	89fb      	ldrh	r3, [r7, #14]
 80073c2:	3b01      	subs	r3, #1
 80073c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80073c6:	4a0e      	ldr	r2, [pc, #56]	; (8007400 <dec_lock+0x74>)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	4413      	add	r3, r2
 80073ce:	330c      	adds	r3, #12
 80073d0:	89fa      	ldrh	r2, [r7, #14]
 80073d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80073d4:	89fb      	ldrh	r3, [r7, #14]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d105      	bne.n	80073e6 <dec_lock+0x5a>
 80073da:	4a09      	ldr	r2, [pc, #36]	; (8007400 <dec_lock+0x74>)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	011b      	lsls	r3, r3, #4
 80073e0:	4413      	add	r3, r2
 80073e2:	2200      	movs	r2, #0
 80073e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	737b      	strb	r3, [r7, #13]
 80073ea:	e001      	b.n	80073f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80073ec:	2302      	movs	r3, #2
 80073ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80073f0:	7b7b      	ldrb	r3, [r7, #13]
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	20000228 	.word	0x20000228

08007404 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800740c:	2300      	movs	r3, #0
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	e010      	b.n	8007434 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007412:	4a0d      	ldr	r2, [pc, #52]	; (8007448 <clear_lock+0x44>)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	4413      	add	r3, r2
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	429a      	cmp	r2, r3
 8007420:	d105      	bne.n	800742e <clear_lock+0x2a>
 8007422:	4a09      	ldr	r2, [pc, #36]	; (8007448 <clear_lock+0x44>)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	011b      	lsls	r3, r3, #4
 8007428:	4413      	add	r3, r2
 800742a:	2200      	movs	r2, #0
 800742c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	3301      	adds	r3, #1
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d9eb      	bls.n	8007412 <clear_lock+0xe>
	}
}
 800743a:	bf00      	nop
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000228 	.word	0x20000228

0800744c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b086      	sub	sp, #24
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007454:	2300      	movs	r3, #0
 8007456:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	78db      	ldrb	r3, [r3, #3]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d034      	beq.n	80074ca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007464:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	7858      	ldrb	r0, [r3, #1]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007470:	2301      	movs	r3, #1
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	f7ff fd40 	bl	8006ef8 <disk_write>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <sync_window+0x38>
			res = FR_DISK_ERR;
 800747e:	2301      	movs	r3, #1
 8007480:	73fb      	strb	r3, [r7, #15]
 8007482:	e022      	b.n	80074ca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a1b      	ldr	r3, [r3, #32]
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	1ad2      	subs	r2, r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	429a      	cmp	r2, r3
 8007498:	d217      	bcs.n	80074ca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	789b      	ldrb	r3, [r3, #2]
 800749e:	613b      	str	r3, [r7, #16]
 80074a0:	e010      	b.n	80074c4 <sync_window+0x78>
					wsect += fs->fsize;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	4413      	add	r3, r2
 80074aa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	7858      	ldrb	r0, [r3, #1]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80074b6:	2301      	movs	r3, #1
 80074b8:	697a      	ldr	r2, [r7, #20]
 80074ba:	f7ff fd1d 	bl	8006ef8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	3b01      	subs	r3, #1
 80074c2:	613b      	str	r3, [r7, #16]
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d8eb      	bhi.n	80074a2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80074de:	2300      	movs	r3, #0
 80074e0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e6:	683a      	ldr	r2, [r7, #0]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d01b      	beq.n	8007524 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7ff ffad 	bl	800744c <sync_window>
 80074f2:	4603      	mov	r3, r0
 80074f4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80074f6:	7bfb      	ldrb	r3, [r7, #15]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d113      	bne.n	8007524 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	7858      	ldrb	r0, [r3, #1]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007506:	2301      	movs	r3, #1
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	f7ff fcd5 	bl	8006eb8 <disk_read>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d004      	beq.n	800751e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007514:	f04f 33ff 	mov.w	r3, #4294967295
 8007518:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800751a:	2301      	movs	r3, #1
 800751c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007524:	7bfb      	ldrb	r3, [r7, #15]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
	...

08007530 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f7ff ff87 	bl	800744c <sync_window>
 800753e:	4603      	mov	r3, r0
 8007540:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007542:	7bfb      	ldrb	r3, [r7, #15]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d158      	bne.n	80075fa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	2b03      	cmp	r3, #3
 800754e:	d148      	bne.n	80075e2 <sync_fs+0xb2>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	791b      	ldrb	r3, [r3, #4]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d144      	bne.n	80075e2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3330      	adds	r3, #48	; 0x30
 800755c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007560:	2100      	movs	r1, #0
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff fda9 	bl	80070ba <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	3330      	adds	r3, #48	; 0x30
 800756c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007570:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff fd38 	bl	8006fea <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	3330      	adds	r3, #48	; 0x30
 800757e:	4921      	ldr	r1, [pc, #132]	; (8007604 <sync_fs+0xd4>)
 8007580:	4618      	mov	r0, r3
 8007582:	f7ff fd4d 	bl	8007020 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	3330      	adds	r3, #48	; 0x30
 800758a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800758e:	491e      	ldr	r1, [pc, #120]	; (8007608 <sync_fs+0xd8>)
 8007590:	4618      	mov	r0, r3
 8007592:	f7ff fd45 	bl	8007020 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	3330      	adds	r3, #48	; 0x30
 800759a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	4619      	mov	r1, r3
 80075a4:	4610      	mov	r0, r2
 80075a6:	f7ff fd3b 	bl	8007020 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	3330      	adds	r3, #48	; 0x30
 80075ae:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	4619      	mov	r1, r3
 80075b8:	4610      	mov	r0, r2
 80075ba:	f7ff fd31 	bl	8007020 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	7858      	ldrb	r0, [r3, #1]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075d6:	2301      	movs	r3, #1
 80075d8:	f7ff fc8e 	bl	8006ef8 <disk_write>
			fs->fsi_flag = 0;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	785b      	ldrb	r3, [r3, #1]
 80075e6:	2200      	movs	r2, #0
 80075e8:	2100      	movs	r1, #0
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7ff fca4 	bl	8006f38 <disk_ioctl>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <sync_fs+0xca>
 80075f6:	2301      	movs	r3, #1
 80075f8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	41615252 	.word	0x41615252
 8007608:	61417272 	.word	0x61417272

0800760c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	3b02      	subs	r3, #2
 800761a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	3b02      	subs	r3, #2
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	429a      	cmp	r2, r3
 8007626:	d301      	bcc.n	800762c <clust2sect+0x20>
 8007628:	2300      	movs	r3, #0
 800762a:	e008      	b.n	800763e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	895b      	ldrh	r3, [r3, #10]
 8007630:	461a      	mov	r2, r3
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	fb03 f202 	mul.w	r2, r3, r2
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800763c:	4413      	add	r3, r2
}
 800763e:	4618      	mov	r0, r3
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b086      	sub	sp, #24
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
 8007652:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d904      	bls.n	800766a <get_fat+0x20>
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	695b      	ldr	r3, [r3, #20]
 8007664:	683a      	ldr	r2, [r7, #0]
 8007666:	429a      	cmp	r2, r3
 8007668:	d302      	bcc.n	8007670 <get_fat+0x26>
		val = 1;	/* Internal error */
 800766a:	2301      	movs	r3, #1
 800766c:	617b      	str	r3, [r7, #20]
 800766e:	e08c      	b.n	800778a <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007670:	f04f 33ff 	mov.w	r3, #4294967295
 8007674:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	2b02      	cmp	r3, #2
 800767c:	d045      	beq.n	800770a <get_fat+0xc0>
 800767e:	2b03      	cmp	r3, #3
 8007680:	d05d      	beq.n	800773e <get_fat+0xf4>
 8007682:	2b01      	cmp	r3, #1
 8007684:	d177      	bne.n	8007776 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	60fb      	str	r3, [r7, #12]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	085b      	lsrs	r3, r3, #1
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	6a1a      	ldr	r2, [r3, #32]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	0a5b      	lsrs	r3, r3, #9
 800769c:	4413      	add	r3, r2
 800769e:	4619      	mov	r1, r3
 80076a0:	6938      	ldr	r0, [r7, #16]
 80076a2:	f7ff ff17 	bl	80074d4 <move_window>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d167      	bne.n	800777c <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	60fa      	str	r2, [r7, #12]
 80076b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	4413      	add	r3, r2
 80076ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076be:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	6a1a      	ldr	r2, [r3, #32]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	0a5b      	lsrs	r3, r3, #9
 80076c8:	4413      	add	r3, r2
 80076ca:	4619      	mov	r1, r3
 80076cc:	6938      	ldr	r0, [r7, #16]
 80076ce:	f7ff ff01 	bl	80074d4 <move_window>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d153      	bne.n	8007780 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	4413      	add	r3, r2
 80076e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076e6:	021b      	lsls	r3, r3, #8
 80076e8:	461a      	mov	r2, r3
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	4313      	orrs	r3, r2
 80076ee:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d002      	beq.n	8007700 <get_fat+0xb6>
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	091b      	lsrs	r3, r3, #4
 80076fe:	e002      	b.n	8007706 <get_fat+0xbc>
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007706:	617b      	str	r3, [r7, #20]
			break;
 8007708:	e03f      	b.n	800778a <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	6a1a      	ldr	r2, [r3, #32]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	0a1b      	lsrs	r3, r3, #8
 8007712:	4413      	add	r3, r2
 8007714:	4619      	mov	r1, r3
 8007716:	6938      	ldr	r0, [r7, #16]
 8007718:	f7ff fedc 	bl	80074d4 <move_window>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d130      	bne.n	8007784 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007730:	4413      	add	r3, r2
 8007732:	4618      	mov	r0, r3
 8007734:	f7ff fc1e 	bl	8006f74 <ld_word>
 8007738:	4603      	mov	r3, r0
 800773a:	617b      	str	r3, [r7, #20]
			break;
 800773c:	e025      	b.n	800778a <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	6a1a      	ldr	r2, [r3, #32]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	09db      	lsrs	r3, r3, #7
 8007746:	4413      	add	r3, r2
 8007748:	4619      	mov	r1, r3
 800774a:	6938      	ldr	r0, [r7, #16]
 800774c:	f7ff fec2 	bl	80074d4 <move_window>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d118      	bne.n	8007788 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007764:	4413      	add	r3, r2
 8007766:	4618      	mov	r0, r3
 8007768:	f7ff fc1c 	bl	8006fa4 <ld_dword>
 800776c:	4603      	mov	r3, r0
 800776e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007772:	617b      	str	r3, [r7, #20]
			break;
 8007774:	e009      	b.n	800778a <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007776:	2301      	movs	r3, #1
 8007778:	617b      	str	r3, [r7, #20]
 800777a:	e006      	b.n	800778a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800777c:	bf00      	nop
 800777e:	e004      	b.n	800778a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007780:	bf00      	nop
 8007782:	e002      	b.n	800778a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007784:	bf00      	nop
 8007786:	e000      	b.n	800778a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007788:	bf00      	nop
		}
	}

	return val;
 800778a:	697b      	ldr	r3, [r7, #20]
}
 800778c:	4618      	mov	r0, r3
 800778e:	3718      	adds	r7, #24
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}

08007794 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007794:	b590      	push	{r4, r7, lr}
 8007796:	b089      	sub	sp, #36	; 0x24
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80077a0:	2302      	movs	r3, #2
 80077a2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	f240 80d6 	bls.w	8007958 <put_fat+0x1c4>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	f080 80d0 	bcs.w	8007958 <put_fat+0x1c4>
		switch (fs->fs_type) {
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d073      	beq.n	80078a8 <put_fat+0x114>
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	f000 8091 	beq.w	80078e8 <put_fat+0x154>
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	f040 80c6 	bne.w	8007958 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	61bb      	str	r3, [r7, #24]
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	085b      	lsrs	r3, r3, #1
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	4413      	add	r3, r2
 80077d8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6a1a      	ldr	r2, [r3, #32]
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	0a5b      	lsrs	r3, r3, #9
 80077e2:	4413      	add	r3, r2
 80077e4:	4619      	mov	r1, r3
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7ff fe74 	bl	80074d4 <move_window>
 80077ec:	4603      	mov	r3, r0
 80077ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80077f0:	7ffb      	ldrb	r3, [r7, #31]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f040 80a9 	bne.w	800794a <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	1c59      	adds	r1, r3, #1
 8007802:	61b9      	str	r1, [r7, #24]
 8007804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007808:	4413      	add	r3, r2
 800780a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00d      	beq.n	8007832 <put_fat+0x9e>
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	b25b      	sxtb	r3, r3
 800781c:	f003 030f 	and.w	r3, r3, #15
 8007820:	b25a      	sxtb	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	b2db      	uxtb	r3, r3
 8007826:	011b      	lsls	r3, r3, #4
 8007828:	b25b      	sxtb	r3, r3
 800782a:	4313      	orrs	r3, r2
 800782c:	b25b      	sxtb	r3, r3
 800782e:	b2db      	uxtb	r3, r3
 8007830:	e001      	b.n	8007836 <put_fat+0xa2>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	b2db      	uxtb	r3, r3
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2201      	movs	r2, #1
 800783e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a1a      	ldr	r2, [r3, #32]
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	0a5b      	lsrs	r3, r3, #9
 8007848:	4413      	add	r3, r2
 800784a:	4619      	mov	r1, r3
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f7ff fe41 	bl	80074d4 <move_window>
 8007852:	4603      	mov	r3, r0
 8007854:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007856:	7ffb      	ldrb	r3, [r7, #31]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d178      	bne.n	800794e <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007868:	4413      	add	r3, r2
 800786a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <put_fat+0xea>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	091b      	lsrs	r3, r3, #4
 800787a:	b2db      	uxtb	r3, r3
 800787c:	e00e      	b.n	800789c <put_fat+0x108>
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	b25b      	sxtb	r3, r3
 8007884:	f023 030f 	bic.w	r3, r3, #15
 8007888:	b25a      	sxtb	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	0a1b      	lsrs	r3, r3, #8
 800788e:	b25b      	sxtb	r3, r3
 8007890:	f003 030f 	and.w	r3, r3, #15
 8007894:	b25b      	sxtb	r3, r3
 8007896:	4313      	orrs	r3, r2
 8007898:	b25b      	sxtb	r3, r3
 800789a:	b2db      	uxtb	r3, r3
 800789c:	697a      	ldr	r2, [r7, #20]
 800789e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2201      	movs	r2, #1
 80078a4:	70da      	strb	r2, [r3, #3]
			break;
 80078a6:	e057      	b.n	8007958 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a1a      	ldr	r2, [r3, #32]
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	4413      	add	r3, r2
 80078b2:	4619      	mov	r1, r3
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f7ff fe0d 	bl	80074d4 <move_window>
 80078ba:	4603      	mov	r3, r0
 80078bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80078be:	7ffb      	ldrb	r3, [r7, #31]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d146      	bne.n	8007952 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	005b      	lsls	r3, r3, #1
 80078ce:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80078d2:	4413      	add	r3, r2
 80078d4:	687a      	ldr	r2, [r7, #4]
 80078d6:	b292      	uxth	r2, r2
 80078d8:	4611      	mov	r1, r2
 80078da:	4618      	mov	r0, r3
 80078dc:	f7ff fb85 	bl	8006fea <st_word>
			fs->wflag = 1;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2201      	movs	r2, #1
 80078e4:	70da      	strb	r2, [r3, #3]
			break;
 80078e6:	e037      	b.n	8007958 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6a1a      	ldr	r2, [r3, #32]
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	09db      	lsrs	r3, r3, #7
 80078f0:	4413      	add	r3, r2
 80078f2:	4619      	mov	r1, r3
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff fded 	bl	80074d4 <move_window>
 80078fa:	4603      	mov	r3, r0
 80078fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80078fe:	7ffb      	ldrb	r3, [r7, #31]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d128      	bne.n	8007956 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007918:	4413      	add	r3, r2
 800791a:	4618      	mov	r0, r3
 800791c:	f7ff fb42 	bl	8006fa4 <ld_dword>
 8007920:	4603      	mov	r3, r0
 8007922:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007926:	4323      	orrs	r3, r4
 8007928:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007938:	4413      	add	r3, r2
 800793a:	6879      	ldr	r1, [r7, #4]
 800793c:	4618      	mov	r0, r3
 800793e:	f7ff fb6f 	bl	8007020 <st_dword>
			fs->wflag = 1;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2201      	movs	r2, #1
 8007946:	70da      	strb	r2, [r3, #3]
			break;
 8007948:	e006      	b.n	8007958 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800794a:	bf00      	nop
 800794c:	e004      	b.n	8007958 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800794e:	bf00      	nop
 8007950:	e002      	b.n	8007958 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007952:	bf00      	nop
 8007954:	e000      	b.n	8007958 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8007956:	bf00      	nop
		}
	}
	return res;
 8007958:	7ffb      	ldrb	r3, [r7, #31]
}
 800795a:	4618      	mov	r0, r3
 800795c:	3724      	adds	r7, #36	; 0x24
 800795e:	46bd      	mov	sp, r7
 8007960:	bd90      	pop	{r4, r7, pc}

08007962 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b088      	sub	sp, #32
 8007966:	af00      	add	r7, sp, #0
 8007968:	60f8      	str	r0, [r7, #12]
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800796e:	2300      	movs	r3, #0
 8007970:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d904      	bls.n	8007988 <remove_chain+0x26>
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	68ba      	ldr	r2, [r7, #8]
 8007984:	429a      	cmp	r2, r3
 8007986:	d301      	bcc.n	800798c <remove_chain+0x2a>
 8007988:	2302      	movs	r3, #2
 800798a:	e04b      	b.n	8007a24 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00c      	beq.n	80079ac <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007992:	f04f 32ff 	mov.w	r2, #4294967295
 8007996:	6879      	ldr	r1, [r7, #4]
 8007998:	69b8      	ldr	r0, [r7, #24]
 800799a:	f7ff fefb 	bl	8007794 <put_fat>
 800799e:	4603      	mov	r3, r0
 80079a0:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80079a2:	7ffb      	ldrb	r3, [r7, #31]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d001      	beq.n	80079ac <remove_chain+0x4a>
 80079a8:	7ffb      	ldrb	r3, [r7, #31]
 80079aa:	e03b      	b.n	8007a24 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80079ac:	68b9      	ldr	r1, [r7, #8]
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7ff fe4b 	bl	800764a <get_fat>
 80079b4:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d031      	beq.n	8007a20 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <remove_chain+0x64>
 80079c2:	2302      	movs	r3, #2
 80079c4:	e02e      	b.n	8007a24 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079cc:	d101      	bne.n	80079d2 <remove_chain+0x70>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e028      	b.n	8007a24 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80079d2:	2200      	movs	r2, #0
 80079d4:	68b9      	ldr	r1, [r7, #8]
 80079d6:	69b8      	ldr	r0, [r7, #24]
 80079d8:	f7ff fedc 	bl	8007794 <put_fat>
 80079dc:	4603      	mov	r3, r0
 80079de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80079e0:	7ffb      	ldrb	r3, [r7, #31]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <remove_chain+0x88>
 80079e6:	7ffb      	ldrb	r3, [r7, #31]
 80079e8:	e01c      	b.n	8007a24 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	691a      	ldr	r2, [r3, #16]
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	3b02      	subs	r3, #2
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d20b      	bcs.n	8007a10 <remove_chain+0xae>
			fs->free_clst++;
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	1c5a      	adds	r2, r3, #1
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	791b      	ldrb	r3, [r3, #4]
 8007a06:	f043 0301 	orr.w	r3, r3, #1
 8007a0a:	b2da      	uxtb	r2, r3
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	695b      	ldr	r3, [r3, #20]
 8007a18:	68ba      	ldr	r2, [r7, #8]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d3c6      	bcc.n	80079ac <remove_chain+0x4a>
 8007a1e:	e000      	b.n	8007a22 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007a20:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3720      	adds	r7, #32
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b088      	sub	sp, #32
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10d      	bne.n	8007a5e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d004      	beq.n	8007a58 <create_chain+0x2c>
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	69ba      	ldr	r2, [r7, #24]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d31b      	bcc.n	8007a90 <create_chain+0x64>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	61bb      	str	r3, [r7, #24]
 8007a5c:	e018      	b.n	8007a90 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007a5e:	6839      	ldr	r1, [r7, #0]
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f7ff fdf2 	bl	800764a <get_fat>
 8007a66:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d801      	bhi.n	8007a72 <create_chain+0x46>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e070      	b.n	8007b54 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a78:	d101      	bne.n	8007a7e <create_chain+0x52>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	e06a      	b.n	8007b54 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d201      	bcs.n	8007a8c <create_chain+0x60>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	e063      	b.n	8007b54 <create_chain+0x128>
		scl = clst;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	3301      	adds	r3, #1
 8007a98:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	69fa      	ldr	r2, [r7, #28]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d307      	bcc.n	8007ab4 <create_chain+0x88>
				ncl = 2;
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007aa8:	69fa      	ldr	r2, [r7, #28]
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d901      	bls.n	8007ab4 <create_chain+0x88>
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e04f      	b.n	8007b54 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007ab4:	69f9      	ldr	r1, [r7, #28]
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f7ff fdc7 	bl	800764a <get_fat>
 8007abc:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00e      	beq.n	8007ae2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d003      	beq.n	8007ad2 <create_chain+0xa6>
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad0:	d101      	bne.n	8007ad6 <create_chain+0xaa>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	e03e      	b.n	8007b54 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007ad6:	69fa      	ldr	r2, [r7, #28]
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d1da      	bne.n	8007a94 <create_chain+0x68>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	e038      	b.n	8007b54 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007ae2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae8:	69f9      	ldr	r1, [r7, #28]
 8007aea:	6938      	ldr	r0, [r7, #16]
 8007aec:	f7ff fe52 	bl	8007794 <put_fat>
 8007af0:	4603      	mov	r3, r0
 8007af2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007af4:	7dfb      	ldrb	r3, [r7, #23]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <create_chain+0xe2>
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d006      	beq.n	8007b0e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007b00:	69fa      	ldr	r2, [r7, #28]
 8007b02:	6839      	ldr	r1, [r7, #0]
 8007b04:	6938      	ldr	r0, [r7, #16]
 8007b06:	f7ff fe45 	bl	8007794 <put_fat>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007b0e:	7dfb      	ldrb	r3, [r7, #23]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d116      	bne.n	8007b42 <create_chain+0x116>
		fs->last_clst = ncl;
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	69fa      	ldr	r2, [r7, #28]
 8007b18:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	691a      	ldr	r2, [r3, #16]
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	695b      	ldr	r3, [r3, #20]
 8007b22:	3b02      	subs	r3, #2
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d804      	bhi.n	8007b32 <create_chain+0x106>
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	1e5a      	subs	r2, r3, #1
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	791b      	ldrb	r3, [r3, #4]
 8007b36:	f043 0301 	orr.w	r3, r3, #1
 8007b3a:	b2da      	uxtb	r2, r3
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	711a      	strb	r2, [r3, #4]
 8007b40:	e007      	b.n	8007b52 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007b42:	7dfb      	ldrb	r3, [r7, #23]
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d102      	bne.n	8007b4e <create_chain+0x122>
 8007b48:	f04f 33ff 	mov.w	r3, #4294967295
 8007b4c:	e000      	b.n	8007b50 <create_chain+0x124>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007b52:	69fb      	ldr	r3, [r7, #28]
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3720      	adds	r7, #32
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b70:	3304      	adds	r3, #4
 8007b72:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	0a5b      	lsrs	r3, r3, #9
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	8952      	ldrh	r2, [r2, #10]
 8007b7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b80:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	1d1a      	adds	r2, r3, #4
 8007b86:	613a      	str	r2, [r7, #16]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <clmt_clust+0x3a>
 8007b92:	2300      	movs	r3, #0
 8007b94:	e010      	b.n	8007bb8 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007b96:	697a      	ldr	r2, [r7, #20]
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d307      	bcc.n	8007bae <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	617b      	str	r3, [r7, #20]
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	3304      	adds	r3, #4
 8007baa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007bac:	e7e9      	b.n	8007b82 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007bae:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	4413      	add	r3, r2
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	371c      	adds	r7, #28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007bda:	d204      	bcs.n	8007be6 <dir_sdi+0x22>
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	f003 031f 	and.w	r3, r3, #31
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d001      	beq.n	8007bea <dir_sdi+0x26>
		return FR_INT_ERR;
 8007be6:	2302      	movs	r3, #2
 8007be8:	e063      	b.n	8007cb2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d106      	bne.n	8007c0a <dir_sdi+0x46>
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d902      	bls.n	8007c0a <dir_sdi+0x46>
		clst = fs->dirbase;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c08:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10c      	bne.n	8007c2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	095b      	lsrs	r3, r3, #5
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	8912      	ldrh	r2, [r2, #8]
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d301      	bcc.n	8007c20 <dir_sdi+0x5c>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e048      	b.n	8007cb2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	61da      	str	r2, [r3, #28]
 8007c28:	e029      	b.n	8007c7e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	895b      	ldrh	r3, [r3, #10]
 8007c2e:	025b      	lsls	r3, r3, #9
 8007c30:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007c32:	e019      	b.n	8007c68 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6979      	ldr	r1, [r7, #20]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7ff fd06 	bl	800764a <get_fat>
 8007c3e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c46:	d101      	bne.n	8007c4c <dir_sdi+0x88>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e032      	b.n	8007cb2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d904      	bls.n	8007c5c <dir_sdi+0x98>
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d301      	bcc.n	8007c60 <dir_sdi+0x9c>
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	e028      	b.n	8007cb2 <dir_sdi+0xee>
			ofs -= csz;
 8007c60:	683a      	ldr	r2, [r7, #0]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	1ad3      	subs	r3, r2, r3
 8007c66:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007c68:	683a      	ldr	r2, [r7, #0]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d2e1      	bcs.n	8007c34 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007c70:	6979      	ldr	r1, [r7, #20]
 8007c72:	6938      	ldr	r0, [r7, #16]
 8007c74:	f7ff fcca 	bl	800760c <clust2sect>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	697a      	ldr	r2, [r7, #20]
 8007c82:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	69db      	ldr	r3, [r3, #28]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d101      	bne.n	8007c90 <dir_sdi+0xcc>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e010      	b.n	8007cb2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	69da      	ldr	r2, [r3, #28]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	0a5b      	lsrs	r3, r3, #9
 8007c98:	441a      	add	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007caa:	441a      	add	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b086      	sub	sp, #24
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
 8007cc2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	695b      	ldr	r3, [r3, #20]
 8007cce:	3320      	adds	r3, #32
 8007cd0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	69db      	ldr	r3, [r3, #28]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <dir_next+0x28>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ce0:	d301      	bcc.n	8007ce6 <dir_next+0x2c>
 8007ce2:	2304      	movs	r3, #4
 8007ce4:	e0aa      	b.n	8007e3c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	f040 8098 	bne.w	8007e22 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	69db      	ldr	r3, [r3, #28]
 8007cf6:	1c5a      	adds	r2, r3, #1
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d10b      	bne.n	8007d1c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	095b      	lsrs	r3, r3, #5
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	8912      	ldrh	r2, [r2, #8]
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	f0c0 8088 	bcc.w	8007e22 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	61da      	str	r2, [r3, #28]
 8007d18:	2304      	movs	r3, #4
 8007d1a:	e08f      	b.n	8007e3c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	0a5b      	lsrs	r3, r3, #9
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	8952      	ldrh	r2, [r2, #10]
 8007d24:	3a01      	subs	r2, #1
 8007d26:	4013      	ands	r3, r2
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d17a      	bne.n	8007e22 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	4619      	mov	r1, r3
 8007d34:	4610      	mov	r0, r2
 8007d36:	f7ff fc88 	bl	800764a <get_fat>
 8007d3a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d801      	bhi.n	8007d46 <dir_next+0x8c>
 8007d42:	2302      	movs	r3, #2
 8007d44:	e07a      	b.n	8007e3c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4c:	d101      	bne.n	8007d52 <dir_next+0x98>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e074      	b.n	8007e3c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d358      	bcc.n	8007e0e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d104      	bne.n	8007d6c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	61da      	str	r2, [r3, #28]
 8007d68:	2304      	movs	r3, #4
 8007d6a:	e067      	b.n	8007e3c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f7ff fe59 	bl	8007a2c <create_chain>
 8007d7a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <dir_next+0xcc>
 8007d82:	2307      	movs	r3, #7
 8007d84:	e05a      	b.n	8007e3c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d101      	bne.n	8007d90 <dir_next+0xd6>
 8007d8c:	2302      	movs	r3, #2
 8007d8e:	e055      	b.n	8007e3c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d96:	d101      	bne.n	8007d9c <dir_next+0xe2>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e04f      	b.n	8007e3c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f7ff fb55 	bl	800744c <sync_window>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d001      	beq.n	8007dac <dir_next+0xf2>
 8007da8:	2301      	movs	r3, #1
 8007daa:	e047      	b.n	8007e3c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3330      	adds	r3, #48	; 0x30
 8007db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007db4:	2100      	movs	r1, #0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff f97f 	bl	80070ba <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	6979      	ldr	r1, [r7, #20]
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f7ff fc22 	bl	800760c <clust2sect>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8007dce:	e012      	b.n	8007df6 <dir_next+0x13c>
						fs->wflag = 1;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007dd6:	68f8      	ldr	r0, [r7, #12]
 8007dd8:	f7ff fb38 	bl	800744c <sync_window>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d001      	beq.n	8007de6 <dir_next+0x12c>
 8007de2:	2301      	movs	r3, #1
 8007de4:	e02a      	b.n	8007e3c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	3301      	adds	r3, #1
 8007dea:	613b      	str	r3, [r7, #16]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	62da      	str	r2, [r3, #44]	; 0x2c
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	895b      	ldrh	r3, [r3, #10]
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d3e6      	bcc.n	8007dd0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	1ad2      	subs	r2, r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007e14:	6979      	ldr	r1, [r7, #20]
 8007e16:	68f8      	ldr	r0, [r7, #12]
 8007e18:	f7ff fbf8 	bl	800760c <clust2sect>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e34:	441a      	add	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3718      	adds	r7, #24
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007e54:	2100      	movs	r1, #0
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff feb4 	bl	8007bc4 <dir_sdi>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e60:	7dfb      	ldrb	r3, [r7, #23]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d12b      	bne.n	8007ebe <dir_alloc+0x7a>
		n = 0;
 8007e66:	2300      	movs	r3, #0
 8007e68:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	69db      	ldr	r3, [r3, #28]
 8007e6e:	4619      	mov	r1, r3
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f7ff fb2f 	bl	80074d4 <move_window>
 8007e76:	4603      	mov	r3, r0
 8007e78:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007e7a:	7dfb      	ldrb	r3, [r7, #23]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d11d      	bne.n	8007ebc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	2be5      	cmp	r3, #229	; 0xe5
 8007e88:	d004      	beq.n	8007e94 <dir_alloc+0x50>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d107      	bne.n	8007ea4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	3301      	adds	r3, #1
 8007e98:	613b      	str	r3, [r7, #16]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d102      	bne.n	8007ea8 <dir_alloc+0x64>
 8007ea2:	e00c      	b.n	8007ebe <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f7ff ff05 	bl	8007cba <dir_next>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007eb4:	7dfb      	ldrb	r3, [r7, #23]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0d7      	beq.n	8007e6a <dir_alloc+0x26>
 8007eba:	e000      	b.n	8007ebe <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007ebc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
 8007ec0:	2b04      	cmp	r3, #4
 8007ec2:	d101      	bne.n	8007ec8 <dir_alloc+0x84>
 8007ec4:	2307      	movs	r3, #7
 8007ec6:	75fb      	strb	r3, [r7, #23]
	return res;
 8007ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b084      	sub	sp, #16
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	331a      	adds	r3, #26
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7ff f847 	bl	8006f74 <ld_word>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	2b03      	cmp	r3, #3
 8007ef0:	d109      	bne.n	8007f06 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	3314      	adds	r3, #20
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7ff f83c 	bl	8006f74 <ld_word>
 8007efc:	4603      	mov	r3, r0
 8007efe:	041b      	lsls	r3, r3, #16
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007f06:	68fb      	ldr	r3, [r7, #12]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	331a      	adds	r3, #26
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	b292      	uxth	r2, r2
 8007f24:	4611      	mov	r1, r2
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7ff f85f 	bl	8006fea <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	781b      	ldrb	r3, [r3, #0]
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	d109      	bne.n	8007f48 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f103 0214 	add.w	r2, r3, #20
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	0c1b      	lsrs	r3, r3, #16
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	4619      	mov	r1, r3
 8007f42:	4610      	mov	r0, r2
 8007f44:	f7ff f851 	bl	8006fea <st_word>
	}
}
 8007f48:	bf00      	nop
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b086      	sub	sp, #24
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007f5e:	2100      	movs	r1, #0
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7ff fe2f 	bl	8007bc4 <dir_sdi>
 8007f66:	4603      	mov	r3, r0
 8007f68:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007f6a:	7dfb      	ldrb	r3, [r7, #23]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d001      	beq.n	8007f74 <dir_find+0x24>
 8007f70:	7dfb      	ldrb	r3, [r7, #23]
 8007f72:	e03e      	b.n	8007ff2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	4619      	mov	r1, r3
 8007f7a:	6938      	ldr	r0, [r7, #16]
 8007f7c:	f7ff faaa 	bl	80074d4 <move_window>
 8007f80:	4603      	mov	r3, r0
 8007f82:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007f84:	7dfb      	ldrb	r3, [r7, #23]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d12f      	bne.n	8007fea <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d102      	bne.n	8007f9e <dir_find+0x4e>
 8007f98:	2304      	movs	r3, #4
 8007f9a:	75fb      	strb	r3, [r7, #23]
 8007f9c:	e028      	b.n	8007ff0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6a1b      	ldr	r3, [r3, #32]
 8007fa2:	330b      	adds	r3, #11
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007faa:	b2da      	uxtb	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a1b      	ldr	r3, [r3, #32]
 8007fb4:	330b      	adds	r3, #11
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	f003 0308 	and.w	r3, r3, #8
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d10a      	bne.n	8007fd6 <dir_find+0x86>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a18      	ldr	r0, [r3, #32]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	3324      	adds	r3, #36	; 0x24
 8007fc8:	220b      	movs	r2, #11
 8007fca:	4619      	mov	r1, r3
 8007fcc:	f7ff f88f 	bl	80070ee <mem_cmp>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00b      	beq.n	8007fee <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7ff fe6e 	bl	8007cba <dir_next>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007fe2:	7dfb      	ldrb	r3, [r7, #23]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d0c5      	beq.n	8007f74 <dir_find+0x24>
 8007fe8:	e002      	b.n	8007ff0 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007fea:	bf00      	nop
 8007fec:	e000      	b.n	8007ff0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007fee:	bf00      	nop

	return res;
 8007ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3718      	adds	r7, #24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008008:	2101      	movs	r1, #1
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f7ff ff1a 	bl	8007e44 <dir_alloc>
 8008010:	4603      	mov	r3, r0
 8008012:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008014:	7bfb      	ldrb	r3, [r7, #15]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d11c      	bne.n	8008054 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	4619      	mov	r1, r3
 8008020:	68b8      	ldr	r0, [r7, #8]
 8008022:	f7ff fa57 	bl	80074d4 <move_window>
 8008026:	4603      	mov	r3, r0
 8008028:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800802a:	7bfb      	ldrb	r3, [r7, #15]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d111      	bne.n	8008054 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	2220      	movs	r2, #32
 8008036:	2100      	movs	r1, #0
 8008038:	4618      	mov	r0, r3
 800803a:	f7ff f83e 	bl	80070ba <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a18      	ldr	r0, [r3, #32]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	3324      	adds	r3, #36	; 0x24
 8008046:	220b      	movs	r2, #11
 8008048:	4619      	mov	r1, r3
 800804a:	f7ff f815 	bl	8007078 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	2201      	movs	r2, #1
 8008052:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008054:	7bfb      	ldrb	r3, [r7, #15]
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60fb      	str	r3, [r7, #12]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	3324      	adds	r3, #36	; 0x24
 8008074:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008076:	220b      	movs	r2, #11
 8008078:	2120      	movs	r1, #32
 800807a:	68b8      	ldr	r0, [r7, #8]
 800807c:	f7ff f81d 	bl	80070ba <mem_set>
	si = i = 0; ni = 8;
 8008080:	2300      	movs	r3, #0
 8008082:	613b      	str	r3, [r7, #16]
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	617b      	str	r3, [r7, #20]
 8008088:	2308      	movs	r3, #8
 800808a:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	617a      	str	r2, [r7, #20]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	4413      	add	r3, r2
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800809a:	7ffb      	ldrb	r3, [r7, #31]
 800809c:	2b20      	cmp	r3, #32
 800809e:	d94e      	bls.n	800813e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80080a0:	7ffb      	ldrb	r3, [r7, #31]
 80080a2:	2b2f      	cmp	r3, #47	; 0x2f
 80080a4:	d006      	beq.n	80080b4 <create_name+0x54>
 80080a6:	7ffb      	ldrb	r3, [r7, #31]
 80080a8:	2b5c      	cmp	r3, #92	; 0x5c
 80080aa:	d110      	bne.n	80080ce <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80080ac:	e002      	b.n	80080b4 <create_name+0x54>
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	3301      	adds	r3, #1
 80080b2:	617b      	str	r3, [r7, #20]
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	4413      	add	r3, r2
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	2b2f      	cmp	r3, #47	; 0x2f
 80080be:	d0f6      	beq.n	80080ae <create_name+0x4e>
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	4413      	add	r3, r2
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	2b5c      	cmp	r3, #92	; 0x5c
 80080ca:	d0f0      	beq.n	80080ae <create_name+0x4e>
			break;
 80080cc:	e038      	b.n	8008140 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80080ce:	7ffb      	ldrb	r3, [r7, #31]
 80080d0:	2b2e      	cmp	r3, #46	; 0x2e
 80080d2:	d003      	beq.n	80080dc <create_name+0x7c>
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d30c      	bcc.n	80080f6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	2b0b      	cmp	r3, #11
 80080e0:	d002      	beq.n	80080e8 <create_name+0x88>
 80080e2:	7ffb      	ldrb	r3, [r7, #31]
 80080e4:	2b2e      	cmp	r3, #46	; 0x2e
 80080e6:	d001      	beq.n	80080ec <create_name+0x8c>
 80080e8:	2306      	movs	r3, #6
 80080ea:	e044      	b.n	8008176 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80080ec:	2308      	movs	r3, #8
 80080ee:	613b      	str	r3, [r7, #16]
 80080f0:	230b      	movs	r3, #11
 80080f2:	61bb      	str	r3, [r7, #24]
			continue;
 80080f4:	e022      	b.n	800813c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80080f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	da04      	bge.n	8008108 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80080fe:	7ffb      	ldrb	r3, [r7, #31]
 8008100:	3b80      	subs	r3, #128	; 0x80
 8008102:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <create_name+0x120>)
 8008104:	5cd3      	ldrb	r3, [r2, r3]
 8008106:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008108:	7ffb      	ldrb	r3, [r7, #31]
 800810a:	4619      	mov	r1, r3
 800810c:	481d      	ldr	r0, [pc, #116]	; (8008184 <create_name+0x124>)
 800810e:	f7ff f815 	bl	800713c <chk_chr>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <create_name+0xbc>
 8008118:	2306      	movs	r3, #6
 800811a:	e02c      	b.n	8008176 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800811c:	7ffb      	ldrb	r3, [r7, #31]
 800811e:	2b60      	cmp	r3, #96	; 0x60
 8008120:	d905      	bls.n	800812e <create_name+0xce>
 8008122:	7ffb      	ldrb	r3, [r7, #31]
 8008124:	2b7a      	cmp	r3, #122	; 0x7a
 8008126:	d802      	bhi.n	800812e <create_name+0xce>
 8008128:	7ffb      	ldrb	r3, [r7, #31]
 800812a:	3b20      	subs	r3, #32
 800812c:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	1c5a      	adds	r2, r3, #1
 8008132:	613a      	str	r2, [r7, #16]
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	4413      	add	r3, r2
 8008138:	7ffa      	ldrb	r2, [r7, #31]
 800813a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800813c:	e7a6      	b.n	800808c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800813e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	441a      	add	r2, r3
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d101      	bne.n	8008154 <create_name+0xf4>
 8008150:	2306      	movs	r3, #6
 8008152:	e010      	b.n	8008176 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	2be5      	cmp	r3, #229	; 0xe5
 800815a:	d102      	bne.n	8008162 <create_name+0x102>
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	2205      	movs	r2, #5
 8008160:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008162:	7ffb      	ldrb	r3, [r7, #31]
 8008164:	2b20      	cmp	r3, #32
 8008166:	d801      	bhi.n	800816c <create_name+0x10c>
 8008168:	2204      	movs	r2, #4
 800816a:	e000      	b.n	800816e <create_name+0x10e>
 800816c:	2200      	movs	r2, #0
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	330b      	adds	r3, #11
 8008172:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008174:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008176:	4618      	mov	r0, r3
 8008178:	3720      	adds	r7, #32
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	080097b8 	.word	0x080097b8
 8008184:	0800974c 	.word	0x0800974c

08008188 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800819c:	e002      	b.n	80081a4 <follow_path+0x1c>
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	3301      	adds	r3, #1
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	2b2f      	cmp	r3, #47	; 0x2f
 80081aa:	d0f8      	beq.n	800819e <follow_path+0x16>
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	2b5c      	cmp	r3, #92	; 0x5c
 80081b2:	d0f4      	beq.n	800819e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	2200      	movs	r2, #0
 80081b8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	2b1f      	cmp	r3, #31
 80081c0:	d80a      	bhi.n	80081d8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2280      	movs	r2, #128	; 0x80
 80081c6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80081ca:	2100      	movs	r1, #0
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7ff fcf9 	bl	8007bc4 <dir_sdi>
 80081d2:	4603      	mov	r3, r0
 80081d4:	75fb      	strb	r3, [r7, #23]
 80081d6:	e043      	b.n	8008260 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80081d8:	463b      	mov	r3, r7
 80081da:	4619      	mov	r1, r3
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff ff3f 	bl	8008060 <create_name>
 80081e2:	4603      	mov	r3, r0
 80081e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80081e6:	7dfb      	ldrb	r3, [r7, #23]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d134      	bne.n	8008256 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7ff feaf 	bl	8007f50 <dir_find>
 80081f2:	4603      	mov	r3, r0
 80081f4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80081fc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80081fe:	7dfb      	ldrb	r3, [r7, #23]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00a      	beq.n	800821a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008204:	7dfb      	ldrb	r3, [r7, #23]
 8008206:	2b04      	cmp	r3, #4
 8008208:	d127      	bne.n	800825a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800820a:	7afb      	ldrb	r3, [r7, #11]
 800820c:	f003 0304 	and.w	r3, r3, #4
 8008210:	2b00      	cmp	r3, #0
 8008212:	d122      	bne.n	800825a <follow_path+0xd2>
 8008214:	2305      	movs	r3, #5
 8008216:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008218:	e01f      	b.n	800825a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800821a:	7afb      	ldrb	r3, [r7, #11]
 800821c:	f003 0304 	and.w	r3, r3, #4
 8008220:	2b00      	cmp	r3, #0
 8008222:	d11c      	bne.n	800825e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	799b      	ldrb	r3, [r3, #6]
 8008228:	f003 0310 	and.w	r3, r3, #16
 800822c:	2b00      	cmp	r3, #0
 800822e:	d102      	bne.n	8008236 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008230:	2305      	movs	r3, #5
 8008232:	75fb      	strb	r3, [r7, #23]
 8008234:	e014      	b.n	8008260 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	695b      	ldr	r3, [r3, #20]
 8008240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008244:	4413      	add	r3, r2
 8008246:	4619      	mov	r1, r3
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f7ff fe42 	bl	8007ed2 <ld_clust>
 800824e:	4602      	mov	r2, r0
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008254:	e7c0      	b.n	80081d8 <follow_path+0x50>
			if (res != FR_OK) break;
 8008256:	bf00      	nop
 8008258:	e002      	b.n	8008260 <follow_path+0xd8>
				break;
 800825a:	bf00      	nop
 800825c:	e000      	b.n	8008260 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800825e:	bf00      	nop
			}
		}
	}

	return res;
 8008260:	7dfb      	ldrb	r3, [r7, #23]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3718      	adds	r7, #24
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800826a:	b480      	push	{r7}
 800826c:	b087      	sub	sp, #28
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008272:	f04f 33ff 	mov.w	r3, #4294967295
 8008276:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d031      	beq.n	80082e4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	617b      	str	r3, [r7, #20]
 8008286:	e002      	b.n	800828e <get_ldnumber+0x24>
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	3301      	adds	r3, #1
 800828c:	617b      	str	r3, [r7, #20]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	2b20      	cmp	r3, #32
 8008294:	d903      	bls.n	800829e <get_ldnumber+0x34>
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	2b3a      	cmp	r3, #58	; 0x3a
 800829c:	d1f4      	bne.n	8008288 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	2b3a      	cmp	r3, #58	; 0x3a
 80082a4:	d11c      	bne.n	80082e0 <get_ldnumber+0x76>
			tp = *path;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	1c5a      	adds	r2, r3, #1
 80082b0:	60fa      	str	r2, [r7, #12]
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	3b30      	subs	r3, #48	; 0x30
 80082b6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2b09      	cmp	r3, #9
 80082bc:	d80e      	bhi.n	80082dc <get_ldnumber+0x72>
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d10a      	bne.n	80082dc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d107      	bne.n	80082dc <get_ldnumber+0x72>
					vol = (int)i;
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	3301      	adds	r3, #1
 80082d4:	617b      	str	r3, [r7, #20]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	e002      	b.n	80082e6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80082e0:	2300      	movs	r3, #0
 80082e2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80082e4:	693b      	ldr	r3, [r7, #16]
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	371c      	adds	r7, #28
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
	...

080082f4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	70da      	strb	r2, [r3, #3]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f04f 32ff 	mov.w	r2, #4294967295
 800830a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800830c:	6839      	ldr	r1, [r7, #0]
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f7ff f8e0 	bl	80074d4 <move_window>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <check_fs+0x2a>
 800831a:	2304      	movs	r3, #4
 800831c:	e038      	b.n	8008390 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	3330      	adds	r3, #48	; 0x30
 8008322:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fe24 	bl	8006f74 <ld_word>
 800832c:	4603      	mov	r3, r0
 800832e:	461a      	mov	r2, r3
 8008330:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008334:	429a      	cmp	r2, r3
 8008336:	d001      	beq.n	800833c <check_fs+0x48>
 8008338:	2303      	movs	r3, #3
 800833a:	e029      	b.n	8008390 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008342:	2be9      	cmp	r3, #233	; 0xe9
 8008344:	d009      	beq.n	800835a <check_fs+0x66>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800834c:	2beb      	cmp	r3, #235	; 0xeb
 800834e:	d11e      	bne.n	800838e <check_fs+0x9a>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008356:	2b90      	cmp	r3, #144	; 0x90
 8008358:	d119      	bne.n	800838e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	3330      	adds	r3, #48	; 0x30
 800835e:	3336      	adds	r3, #54	; 0x36
 8008360:	4618      	mov	r0, r3
 8008362:	f7fe fe1f 	bl	8006fa4 <ld_dword>
 8008366:	4603      	mov	r3, r0
 8008368:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800836c:	4a0a      	ldr	r2, [pc, #40]	; (8008398 <check_fs+0xa4>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d101      	bne.n	8008376 <check_fs+0x82>
 8008372:	2300      	movs	r3, #0
 8008374:	e00c      	b.n	8008390 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	3330      	adds	r3, #48	; 0x30
 800837a:	3352      	adds	r3, #82	; 0x52
 800837c:	4618      	mov	r0, r3
 800837e:	f7fe fe11 	bl	8006fa4 <ld_dword>
 8008382:	4602      	mov	r2, r0
 8008384:	4b05      	ldr	r3, [pc, #20]	; (800839c <check_fs+0xa8>)
 8008386:	429a      	cmp	r2, r3
 8008388:	d101      	bne.n	800838e <check_fs+0x9a>
 800838a:	2300      	movs	r3, #0
 800838c:	e000      	b.n	8008390 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800838e:	2302      	movs	r3, #2
}
 8008390:	4618      	mov	r0, r3
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	00544146 	.word	0x00544146
 800839c:	33544146 	.word	0x33544146

080083a0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b096      	sub	sp, #88	; 0x58
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	4613      	mov	r3, r2
 80083ac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	2200      	movs	r2, #0
 80083b2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f7ff ff58 	bl	800826a <get_ldnumber>
 80083ba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80083bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083be:	2b00      	cmp	r3, #0
 80083c0:	da01      	bge.n	80083c6 <find_volume+0x26>
 80083c2:	230b      	movs	r3, #11
 80083c4:	e22e      	b.n	8008824 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80083c6:	4aa8      	ldr	r2, [pc, #672]	; (8008668 <find_volume+0x2c8>)
 80083c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083ce:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80083d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <find_volume+0x3a>
 80083d6:	230c      	movs	r3, #12
 80083d8:	e224      	b.n	8008824 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083de:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80083e0:	79fb      	ldrb	r3, [r7, #7]
 80083e2:	f023 0301 	bic.w	r3, r3, #1
 80083e6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80083e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d01a      	beq.n	8008426 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80083f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f2:	785b      	ldrb	r3, [r3, #1]
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7fe fd1f 	bl	8006e38 <disk_status>
 80083fa:	4603      	mov	r3, r0
 80083fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008400:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008404:	f003 0301 	and.w	r3, r3, #1
 8008408:	2b00      	cmp	r3, #0
 800840a:	d10c      	bne.n	8008426 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800840c:	79fb      	ldrb	r3, [r7, #7]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <find_volume+0x82>
 8008412:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008416:	f003 0304 	and.w	r3, r3, #4
 800841a:	2b00      	cmp	r3, #0
 800841c:	d001      	beq.n	8008422 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800841e:	230a      	movs	r3, #10
 8008420:	e200      	b.n	8008824 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8008422:	2300      	movs	r3, #0
 8008424:	e1fe      	b.n	8008824 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008428:	2200      	movs	r2, #0
 800842a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800842c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800842e:	b2da      	uxtb	r2, r3
 8008430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008432:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008436:	785b      	ldrb	r3, [r3, #1]
 8008438:	4618      	mov	r0, r3
 800843a:	f7fe fd17 	bl	8006e6c <disk_initialize>
 800843e:	4603      	mov	r3, r0
 8008440:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008444:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008450:	2303      	movs	r3, #3
 8008452:	e1e7      	b.n	8008824 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d007      	beq.n	800846a <find_volume+0xca>
 800845a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d001      	beq.n	800846a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008466:	230a      	movs	r3, #10
 8008468:	e1dc      	b.n	8008824 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800846a:	2300      	movs	r3, #0
 800846c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800846e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008470:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008472:	f7ff ff3f 	bl	80082f4 <check_fs>
 8008476:	4603      	mov	r3, r0
 8008478:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800847c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008480:	2b02      	cmp	r3, #2
 8008482:	d14b      	bne.n	800851c <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008484:	2300      	movs	r3, #0
 8008486:	643b      	str	r3, [r7, #64]	; 0x40
 8008488:	e01f      	b.n	80084ca <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800848a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008492:	011b      	lsls	r3, r3, #4
 8008494:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008498:	4413      	add	r3, r2
 800849a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800849c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849e:	3304      	adds	r3, #4
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d006      	beq.n	80084b4 <find_volume+0x114>
 80084a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a8:	3308      	adds	r3, #8
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe fd7a 	bl	8006fa4 <ld_dword>
 80084b0:	4602      	mov	r2, r0
 80084b2:	e000      	b.n	80084b6 <find_volume+0x116>
 80084b4:	2200      	movs	r2, #0
 80084b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80084be:	440b      	add	r3, r1
 80084c0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80084c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084c6:	3301      	adds	r3, #1
 80084c8:	643b      	str	r3, [r7, #64]	; 0x40
 80084ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084cc:	2b03      	cmp	r3, #3
 80084ce:	d9dc      	bls.n	800848a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80084d0:	2300      	movs	r3, #0
 80084d2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80084d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <find_volume+0x140>
 80084da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084dc:	3b01      	subs	r3, #1
 80084de:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80084e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80084e8:	4413      	add	r3, r2
 80084ea:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80084ee:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80084f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d005      	beq.n	8008502 <find_volume+0x162>
 80084f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80084f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80084fa:	f7ff fefb 	bl	80082f4 <check_fs>
 80084fe:	4603      	mov	r3, r0
 8008500:	e000      	b.n	8008504 <find_volume+0x164>
 8008502:	2303      	movs	r3, #3
 8008504:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008508:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800850c:	2b01      	cmp	r3, #1
 800850e:	d905      	bls.n	800851c <find_volume+0x17c>
 8008510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008512:	3301      	adds	r3, #1
 8008514:	643b      	str	r3, [r7, #64]	; 0x40
 8008516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008518:	2b03      	cmp	r3, #3
 800851a:	d9e1      	bls.n	80084e0 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800851c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008520:	2b04      	cmp	r3, #4
 8008522:	d101      	bne.n	8008528 <find_volume+0x188>
 8008524:	2301      	movs	r3, #1
 8008526:	e17d      	b.n	8008824 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008528:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800852c:	2b01      	cmp	r3, #1
 800852e:	d901      	bls.n	8008534 <find_volume+0x194>
 8008530:	230d      	movs	r3, #13
 8008532:	e177      	b.n	8008824 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008536:	3330      	adds	r3, #48	; 0x30
 8008538:	330b      	adds	r3, #11
 800853a:	4618      	mov	r0, r3
 800853c:	f7fe fd1a 	bl	8006f74 <ld_word>
 8008540:	4603      	mov	r3, r0
 8008542:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008546:	d001      	beq.n	800854c <find_volume+0x1ac>
 8008548:	230d      	movs	r3, #13
 800854a:	e16b      	b.n	8008824 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800854c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854e:	3330      	adds	r3, #48	; 0x30
 8008550:	3316      	adds	r3, #22
 8008552:	4618      	mov	r0, r3
 8008554:	f7fe fd0e 	bl	8006f74 <ld_word>
 8008558:	4603      	mov	r3, r0
 800855a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800855c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800855e:	2b00      	cmp	r3, #0
 8008560:	d106      	bne.n	8008570 <find_volume+0x1d0>
 8008562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008564:	3330      	adds	r3, #48	; 0x30
 8008566:	3324      	adds	r3, #36	; 0x24
 8008568:	4618      	mov	r0, r3
 800856a:	f7fe fd1b 	bl	8006fa4 <ld_dword>
 800856e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008572:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008574:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008578:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800857c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800857e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008582:	789b      	ldrb	r3, [r3, #2]
 8008584:	2b01      	cmp	r3, #1
 8008586:	d005      	beq.n	8008594 <find_volume+0x1f4>
 8008588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858a:	789b      	ldrb	r3, [r3, #2]
 800858c:	2b02      	cmp	r3, #2
 800858e:	d001      	beq.n	8008594 <find_volume+0x1f4>
 8008590:	230d      	movs	r3, #13
 8008592:	e147      	b.n	8008824 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008596:	789b      	ldrb	r3, [r3, #2]
 8008598:	461a      	mov	r2, r3
 800859a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800859c:	fb02 f303 	mul.w	r3, r2, r3
 80085a0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80085a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085a8:	b29a      	uxth	r2, r3
 80085aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ac:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80085ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b0:	895b      	ldrh	r3, [r3, #10]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d008      	beq.n	80085c8 <find_volume+0x228>
 80085b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b8:	895b      	ldrh	r3, [r3, #10]
 80085ba:	461a      	mov	r2, r3
 80085bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085be:	895b      	ldrh	r3, [r3, #10]
 80085c0:	3b01      	subs	r3, #1
 80085c2:	4013      	ands	r3, r2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d001      	beq.n	80085cc <find_volume+0x22c>
 80085c8:	230d      	movs	r3, #13
 80085ca:	e12b      	b.n	8008824 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80085cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ce:	3330      	adds	r3, #48	; 0x30
 80085d0:	3311      	adds	r3, #17
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fe fcce 	bl	8006f74 <ld_word>
 80085d8:	4603      	mov	r3, r0
 80085da:	461a      	mov	r2, r3
 80085dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085de:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80085e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e2:	891b      	ldrh	r3, [r3, #8]
 80085e4:	f003 030f 	and.w	r3, r3, #15
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d001      	beq.n	80085f2 <find_volume+0x252>
 80085ee:	230d      	movs	r3, #13
 80085f0:	e118      	b.n	8008824 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80085f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f4:	3330      	adds	r3, #48	; 0x30
 80085f6:	3313      	adds	r3, #19
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fcbb 	bl	8006f74 <ld_word>
 80085fe:	4603      	mov	r3, r0
 8008600:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008604:	2b00      	cmp	r3, #0
 8008606:	d106      	bne.n	8008616 <find_volume+0x276>
 8008608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860a:	3330      	adds	r3, #48	; 0x30
 800860c:	3320      	adds	r3, #32
 800860e:	4618      	mov	r0, r3
 8008610:	f7fe fcc8 	bl	8006fa4 <ld_dword>
 8008614:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008618:	3330      	adds	r3, #48	; 0x30
 800861a:	330e      	adds	r3, #14
 800861c:	4618      	mov	r0, r3
 800861e:	f7fe fca9 	bl	8006f74 <ld_word>
 8008622:	4603      	mov	r3, r0
 8008624:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008626:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008628:	2b00      	cmp	r3, #0
 800862a:	d101      	bne.n	8008630 <find_volume+0x290>
 800862c:	230d      	movs	r3, #13
 800862e:	e0f9      	b.n	8008824 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008630:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008634:	4413      	add	r3, r2
 8008636:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008638:	8912      	ldrh	r2, [r2, #8]
 800863a:	0912      	lsrs	r2, r2, #4
 800863c:	b292      	uxth	r2, r2
 800863e:	4413      	add	r3, r2
 8008640:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008646:	429a      	cmp	r2, r3
 8008648:	d201      	bcs.n	800864e <find_volume+0x2ae>
 800864a:	230d      	movs	r3, #13
 800864c:	e0ea      	b.n	8008824 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800864e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008656:	8952      	ldrh	r2, [r2, #10]
 8008658:	fbb3 f3f2 	udiv	r3, r3, r2
 800865c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	2b00      	cmp	r3, #0
 8008662:	d103      	bne.n	800866c <find_volume+0x2cc>
 8008664:	230d      	movs	r3, #13
 8008666:	e0dd      	b.n	8008824 <find_volume+0x484>
 8008668:	20000220 	.word	0x20000220
		fmt = FS_FAT32;
 800866c:	2303      	movs	r3, #3
 800866e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008674:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008678:	4293      	cmp	r3, r2
 800867a:	d802      	bhi.n	8008682 <find_volume+0x2e2>
 800867c:	2302      	movs	r3, #2
 800867e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008684:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008688:	4293      	cmp	r3, r2
 800868a:	d802      	bhi.n	8008692 <find_volume+0x2f2>
 800868c:	2301      	movs	r3, #1
 800868e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008694:	1c9a      	adds	r2, r3, #2
 8008696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008698:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800869a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800869e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80086a0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80086a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086a4:	441a      	add	r2, r3
 80086a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086a8:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80086aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ae:	441a      	add	r2, r3
 80086b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b2:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80086b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d11e      	bne.n	80086fa <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80086bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086be:	3330      	adds	r3, #48	; 0x30
 80086c0:	332a      	adds	r3, #42	; 0x2a
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7fe fc56 	bl	8006f74 <ld_word>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <find_volume+0x332>
 80086ce:	230d      	movs	r3, #13
 80086d0:	e0a8      	b.n	8008824 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80086d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d4:	891b      	ldrh	r3, [r3, #8]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <find_volume+0x33e>
 80086da:	230d      	movs	r3, #13
 80086dc:	e0a2      	b.n	8008824 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80086de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e0:	3330      	adds	r3, #48	; 0x30
 80086e2:	332c      	adds	r3, #44	; 0x2c
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7fe fc5d 	bl	8006fa4 <ld_dword>
 80086ea:	4602      	mov	r2, r0
 80086ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ee:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80086f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	647b      	str	r3, [r7, #68]	; 0x44
 80086f8:	e01f      	b.n	800873a <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80086fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086fc:	891b      	ldrh	r3, [r3, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <find_volume+0x366>
 8008702:	230d      	movs	r3, #13
 8008704:	e08e      	b.n	8008824 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008708:	6a1a      	ldr	r2, [r3, #32]
 800870a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800870c:	441a      	add	r2, r3
 800870e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008710:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008712:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008716:	2b02      	cmp	r3, #2
 8008718:	d103      	bne.n	8008722 <find_volume+0x382>
 800871a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	005b      	lsls	r3, r3, #1
 8008720:	e00a      	b.n	8008738 <find_volume+0x398>
 8008722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008724:	695a      	ldr	r2, [r3, #20]
 8008726:	4613      	mov	r3, r2
 8008728:	005b      	lsls	r3, r3, #1
 800872a:	4413      	add	r3, r2
 800872c:	085a      	lsrs	r2, r3, #1
 800872e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008738:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800873a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873c:	699a      	ldr	r2, [r3, #24]
 800873e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008740:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008744:	0a5b      	lsrs	r3, r3, #9
 8008746:	429a      	cmp	r2, r3
 8008748:	d201      	bcs.n	800874e <find_volume+0x3ae>
 800874a:	230d      	movs	r3, #13
 800874c:	e06a      	b.n	8008824 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800874e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008750:	f04f 32ff 	mov.w	r2, #4294967295
 8008754:	611a      	str	r2, [r3, #16]
 8008756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008758:	691a      	ldr	r2, [r3, #16]
 800875a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800875c:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800875e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008760:	2280      	movs	r2, #128	; 0x80
 8008762:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008764:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008768:	2b03      	cmp	r3, #3
 800876a:	d149      	bne.n	8008800 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800876c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876e:	3330      	adds	r3, #48	; 0x30
 8008770:	3330      	adds	r3, #48	; 0x30
 8008772:	4618      	mov	r0, r3
 8008774:	f7fe fbfe 	bl	8006f74 <ld_word>
 8008778:	4603      	mov	r3, r0
 800877a:	2b01      	cmp	r3, #1
 800877c:	d140      	bne.n	8008800 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800877e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008780:	3301      	adds	r3, #1
 8008782:	4619      	mov	r1, r3
 8008784:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008786:	f7fe fea5 	bl	80074d4 <move_window>
 800878a:	4603      	mov	r3, r0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d137      	bne.n	8008800 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8008790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008792:	2200      	movs	r2, #0
 8008794:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008798:	3330      	adds	r3, #48	; 0x30
 800879a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fbe8 	bl	8006f74 <ld_word>
 80087a4:	4603      	mov	r3, r0
 80087a6:	461a      	mov	r2, r3
 80087a8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d127      	bne.n	8008800 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80087b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087b2:	3330      	adds	r3, #48	; 0x30
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7fe fbf5 	bl	8006fa4 <ld_dword>
 80087ba:	4602      	mov	r2, r0
 80087bc:	4b1b      	ldr	r3, [pc, #108]	; (800882c <find_volume+0x48c>)
 80087be:	429a      	cmp	r2, r3
 80087c0:	d11e      	bne.n	8008800 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80087c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c4:	3330      	adds	r3, #48	; 0x30
 80087c6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7fe fbea 	bl	8006fa4 <ld_dword>
 80087d0:	4602      	mov	r2, r0
 80087d2:	4b17      	ldr	r3, [pc, #92]	; (8008830 <find_volume+0x490>)
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d113      	bne.n	8008800 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80087d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087da:	3330      	adds	r3, #48	; 0x30
 80087dc:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80087e0:	4618      	mov	r0, r3
 80087e2:	f7fe fbdf 	bl	8006fa4 <ld_dword>
 80087e6:	4602      	mov	r2, r0
 80087e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ea:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80087ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ee:	3330      	adds	r3, #48	; 0x30
 80087f0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7fe fbd5 	bl	8006fa4 <ld_dword>
 80087fa:	4602      	mov	r2, r0
 80087fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087fe:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008802:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008806:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008808:	4b0a      	ldr	r3, [pc, #40]	; (8008834 <find_volume+0x494>)
 800880a:	881b      	ldrh	r3, [r3, #0]
 800880c:	3301      	adds	r3, #1
 800880e:	b29a      	uxth	r2, r3
 8008810:	4b08      	ldr	r3, [pc, #32]	; (8008834 <find_volume+0x494>)
 8008812:	801a      	strh	r2, [r3, #0]
 8008814:	4b07      	ldr	r3, [pc, #28]	; (8008834 <find_volume+0x494>)
 8008816:	881a      	ldrh	r2, [r3, #0]
 8008818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800881a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800881c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800881e:	f7fe fdf1 	bl	8007404 <clear_lock>
#endif
	return FR_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3758      	adds	r7, #88	; 0x58
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	41615252 	.word	0x41615252
 8008830:	61417272 	.word	0x61417272
 8008834:	20000224 	.word	0x20000224

08008838 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008842:	2309      	movs	r3, #9
 8008844:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d01c      	beq.n	8008886 <validate+0x4e>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d018      	beq.n	8008886 <validate+0x4e>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d013      	beq.n	8008886 <validate+0x4e>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	889a      	ldrh	r2, [r3, #4]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	88db      	ldrh	r3, [r3, #6]
 8008868:	429a      	cmp	r2, r3
 800886a:	d10c      	bne.n	8008886 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	785b      	ldrb	r3, [r3, #1]
 8008872:	4618      	mov	r0, r3
 8008874:	f7fe fae0 	bl	8006e38 <disk_status>
 8008878:	4603      	mov	r3, r0
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <validate+0x4e>
			res = FR_OK;
 8008882:	2300      	movs	r3, #0
 8008884:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008886:	7bfb      	ldrb	r3, [r7, #15]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d102      	bne.n	8008892 <validate+0x5a>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	e000      	b.n	8008894 <validate+0x5c>
 8008892:	2300      	movs	r3, #0
 8008894:	683a      	ldr	r2, [r7, #0]
 8008896:	6013      	str	r3, [r2, #0]
	return res;
 8008898:	7bfb      	ldrb	r3, [r7, #15]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b088      	sub	sp, #32
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	4613      	mov	r3, r2
 80088b0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80088b6:	f107 0310 	add.w	r3, r7, #16
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7ff fcd5 	bl	800826a <get_ldnumber>
 80088c0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	da01      	bge.n	80088cc <f_mount+0x28>
 80088c8:	230b      	movs	r3, #11
 80088ca:	e02b      	b.n	8008924 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80088cc:	4a17      	ldr	r2, [pc, #92]	; (800892c <f_mount+0x88>)
 80088ce:	69fb      	ldr	r3, [r7, #28]
 80088d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088d4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d005      	beq.n	80088e8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80088dc:	69b8      	ldr	r0, [r7, #24]
 80088de:	f7fe fd91 	bl	8007404 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	2200      	movs	r2, #0
 80088e6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d002      	beq.n	80088f4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	490d      	ldr	r1, [pc, #52]	; (800892c <f_mount+0x88>)
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d002      	beq.n	800890a <f_mount+0x66>
 8008904:	79fb      	ldrb	r3, [r7, #7]
 8008906:	2b01      	cmp	r3, #1
 8008908:	d001      	beq.n	800890e <f_mount+0x6a>
 800890a:	2300      	movs	r3, #0
 800890c:	e00a      	b.n	8008924 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800890e:	f107 010c 	add.w	r1, r7, #12
 8008912:	f107 0308 	add.w	r3, r7, #8
 8008916:	2200      	movs	r2, #0
 8008918:	4618      	mov	r0, r3
 800891a:	f7ff fd41 	bl	80083a0 <find_volume>
 800891e:	4603      	mov	r3, r0
 8008920:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008922:	7dfb      	ldrb	r3, [r7, #23]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3720      	adds	r7, #32
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	20000220 	.word	0x20000220

08008930 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b098      	sub	sp, #96	; 0x60
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	4613      	mov	r3, r2
 800893c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d101      	bne.n	8008948 <f_open+0x18>
 8008944:	2309      	movs	r3, #9
 8008946:	e1ad      	b.n	8008ca4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008948:	79fb      	ldrb	r3, [r7, #7]
 800894a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800894e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008950:	79fa      	ldrb	r2, [r7, #7]
 8008952:	f107 0110 	add.w	r1, r7, #16
 8008956:	f107 0308 	add.w	r3, r7, #8
 800895a:	4618      	mov	r0, r3
 800895c:	f7ff fd20 	bl	80083a0 <find_volume>
 8008960:	4603      	mov	r3, r0
 8008962:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008966:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800896a:	2b00      	cmp	r3, #0
 800896c:	f040 8191 	bne.w	8008c92 <f_open+0x362>
		dj.obj.fs = fs;
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	f107 0314 	add.w	r3, r7, #20
 800897a:	4611      	mov	r1, r2
 800897c:	4618      	mov	r0, r3
 800897e:	f7ff fc03 	bl	8008188 <follow_path>
 8008982:	4603      	mov	r3, r0
 8008984:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008988:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800898c:	2b00      	cmp	r3, #0
 800898e:	d11a      	bne.n	80089c6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008990:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008994:	b25b      	sxtb	r3, r3
 8008996:	2b00      	cmp	r3, #0
 8008998:	da03      	bge.n	80089a2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800899a:	2306      	movs	r3, #6
 800899c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80089a0:	e011      	b.n	80089c6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80089a2:	79fb      	ldrb	r3, [r7, #7]
 80089a4:	f023 0301 	bic.w	r3, r3, #1
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	bf14      	ite	ne
 80089ac:	2301      	movne	r3, #1
 80089ae:	2300      	moveq	r3, #0
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	461a      	mov	r2, r3
 80089b4:	f107 0314 	add.w	r3, r7, #20
 80089b8:	4611      	mov	r1, r2
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7fe fbda 	bl	8007174 <chk_lock>
 80089c0:	4603      	mov	r3, r0
 80089c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80089c6:	79fb      	ldrb	r3, [r7, #7]
 80089c8:	f003 031c 	and.w	r3, r3, #28
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d07f      	beq.n	8008ad0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80089d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d017      	beq.n	8008a08 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80089d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089dc:	2b04      	cmp	r3, #4
 80089de:	d10e      	bne.n	80089fe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80089e0:	f7fe fc24 	bl	800722c <enq_lock>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d006      	beq.n	80089f8 <f_open+0xc8>
 80089ea:	f107 0314 	add.w	r3, r7, #20
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7ff fb03 	bl	8007ffa <dir_register>
 80089f4:	4603      	mov	r3, r0
 80089f6:	e000      	b.n	80089fa <f_open+0xca>
 80089f8:	2312      	movs	r3, #18
 80089fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80089fe:	79fb      	ldrb	r3, [r7, #7]
 8008a00:	f043 0308 	orr.w	r3, r3, #8
 8008a04:	71fb      	strb	r3, [r7, #7]
 8008a06:	e010      	b.n	8008a2a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008a08:	7ebb      	ldrb	r3, [r7, #26]
 8008a0a:	f003 0311 	and.w	r3, r3, #17
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d003      	beq.n	8008a1a <f_open+0xea>
					res = FR_DENIED;
 8008a12:	2307      	movs	r3, #7
 8008a14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008a18:	e007      	b.n	8008a2a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008a1a:	79fb      	ldrb	r3, [r7, #7]
 8008a1c:	f003 0304 	and.w	r3, r3, #4
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d002      	beq.n	8008a2a <f_open+0xfa>
 8008a24:	2308      	movs	r3, #8
 8008a26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008a2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d168      	bne.n	8008b04 <f_open+0x1d4>
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	f003 0308 	and.w	r3, r3, #8
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d063      	beq.n	8008b04 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008a3c:	f7fc fef0 	bl	8005820 <get_fattime>
 8008a40:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a44:	330e      	adds	r3, #14
 8008a46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7fe fae9 	bl	8007020 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a50:	3316      	adds	r3, #22
 8008a52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a54:	4618      	mov	r0, r3
 8008a56:	f7fe fae3 	bl	8007020 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a5c:	330b      	adds	r3, #11
 8008a5e:	2220      	movs	r2, #32
 8008a60:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a66:	4611      	mov	r1, r2
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7ff fa32 	bl	8007ed2 <ld_clust>
 8008a6e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a74:	2200      	movs	r2, #0
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7ff fa4a 	bl	8007f10 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a7e:	331c      	adds	r3, #28
 8008a80:	2100      	movs	r1, #0
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fe facc 	bl	8007020 <st_dword>
					fs->wflag = 1;
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008a8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d037      	beq.n	8008b04 <f_open+0x1d4>
						dw = fs->winsect;
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a98:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008a9a:	f107 0314 	add.w	r3, r7, #20
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fe ff5d 	bl	8007962 <remove_chain>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008aae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d126      	bne.n	8008b04 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe fd0a 	bl	80074d4 <move_window>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008aca:	3a01      	subs	r2, #1
 8008acc:	60da      	str	r2, [r3, #12]
 8008ace:	e019      	b.n	8008b04 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008ad0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d115      	bne.n	8008b04 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008ad8:	7ebb      	ldrb	r3, [r7, #26]
 8008ada:	f003 0310 	and.w	r3, r3, #16
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d003      	beq.n	8008aea <f_open+0x1ba>
					res = FR_NO_FILE;
 8008ae2:	2304      	movs	r3, #4
 8008ae4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008ae8:	e00c      	b.n	8008b04 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008aea:	79fb      	ldrb	r3, [r7, #7]
 8008aec:	f003 0302 	and.w	r3, r3, #2
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d007      	beq.n	8008b04 <f_open+0x1d4>
 8008af4:	7ebb      	ldrb	r3, [r7, #26]
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d002      	beq.n	8008b04 <f_open+0x1d4>
						res = FR_DENIED;
 8008afe:	2307      	movs	r3, #7
 8008b00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008b04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d128      	bne.n	8008b5e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008b0c:	79fb      	ldrb	r3, [r7, #7]
 8008b0e:	f003 0308 	and.w	r3, r3, #8
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008b16:	79fb      	ldrb	r3, [r7, #7]
 8008b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b1c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008b26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b2c:	79fb      	ldrb	r3, [r7, #7]
 8008b2e:	f023 0301 	bic.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	bf14      	ite	ne
 8008b36:	2301      	movne	r3, #1
 8008b38:	2300      	moveq	r3, #0
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	f107 0314 	add.w	r3, r7, #20
 8008b42:	4611      	mov	r1, r2
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe fb93 	bl	8007270 <inc_lock>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d102      	bne.n	8008b5e <f_open+0x22e>
 8008b58:	2302      	movs	r3, #2
 8008b5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f040 8095 	bne.w	8008c92 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b6c:	4611      	mov	r1, r2
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7ff f9af 	bl	8007ed2 <ld_clust>
 8008b74:	4602      	mov	r2, r0
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b7c:	331c      	adds	r3, #28
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe fa10 	bl	8006fa4 <ld_dword>
 8008b84:	4602      	mov	r2, r0
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	88da      	ldrh	r2, [r3, #6]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	79fa      	ldrb	r2, [r7, #7]
 8008ba2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	3330      	adds	r3, #48	; 0x30
 8008bba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bbe:	2100      	movs	r1, #0
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fe fa7a 	bl	80070ba <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008bc6:	79fb      	ldrb	r3, [r7, #7]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d060      	beq.n	8008c92 <f_open+0x362>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d05c      	beq.n	8008c92 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	68da      	ldr	r2, [r3, #12]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	895b      	ldrh	r3, [r3, #10]
 8008be4:	025b      	lsls	r3, r3, #9
 8008be6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	657b      	str	r3, [r7, #84]	; 0x54
 8008bf4:	e016      	b.n	8008c24 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7fe fd25 	bl	800764a <get_fat>
 8008c00:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008c02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d802      	bhi.n	8008c0e <f_open+0x2de>
 8008c08:	2302      	movs	r3, #2
 8008c0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008c0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c14:	d102      	bne.n	8008c1c <f_open+0x2ec>
 8008c16:	2301      	movs	r3, #1
 8008c18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008c1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	657b      	str	r3, [r7, #84]	; 0x54
 8008c24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d103      	bne.n	8008c34 <f_open+0x304>
 8008c2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d8e0      	bhi.n	8008bf6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008c3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d127      	bne.n	8008c92 <f_open+0x362>
 8008c42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d022      	beq.n	8008c92 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7fe fcdb 	bl	800760c <clust2sect>
 8008c56:	6478      	str	r0, [r7, #68]	; 0x44
 8008c58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d103      	bne.n	8008c66 <f_open+0x336>
						res = FR_INT_ERR;
 8008c5e:	2302      	movs	r3, #2
 8008c60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008c64:	e015      	b.n	8008c92 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008c66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c68:	0a5a      	lsrs	r2, r3, #9
 8008c6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c6c:	441a      	add	r2, r3
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	7858      	ldrb	r0, [r3, #1]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6a1a      	ldr	r2, [r3, #32]
 8008c80:	2301      	movs	r3, #1
 8008c82:	f7fe f919 	bl	8006eb8 <disk_read>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d002      	beq.n	8008c92 <f_open+0x362>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008c92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <f_open+0x370>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3760      	adds	r7, #96	; 0x60
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b08e      	sub	sp, #56	; 0x38
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
 8008cb8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f107 0214 	add.w	r2, r7, #20
 8008cca:	4611      	mov	r1, r2
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff fdb3 	bl	8008838 <validate>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008cd8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d107      	bne.n	8008cf0 <f_read+0x44>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	7d5b      	ldrb	r3, [r3, #21]
 8008ce4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008ce8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d002      	beq.n	8008cf6 <f_read+0x4a>
 8008cf0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008cf4:	e115      	b.n	8008f22 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	7d1b      	ldrb	r3, [r3, #20]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d101      	bne.n	8008d06 <f_read+0x5a>
 8008d02:	2307      	movs	r3, #7
 8008d04:	e10d      	b.n	8008f22 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	68da      	ldr	r2, [r3, #12]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	f240 80fe 	bls.w	8008f18 <f_read+0x26c>
 8008d1c:	6a3b      	ldr	r3, [r7, #32]
 8008d1e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8008d20:	e0fa      	b.n	8008f18 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f040 80c6 	bne.w	8008ebc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	0a5b      	lsrs	r3, r3, #9
 8008d36:	697a      	ldr	r2, [r7, #20]
 8008d38:	8952      	ldrh	r2, [r2, #10]
 8008d3a:	3a01      	subs	r2, #1
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d12f      	bne.n	8008da6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d103      	bne.n	8008d56 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	633b      	str	r3, [r7, #48]	; 0x30
 8008d54:	e013      	b.n	8008d7e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d007      	beq.n	8008d6e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	4619      	mov	r1, r3
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f7fe fef9 	bl	8007b5c <clmt_clust>
 8008d6a:	6338      	str	r0, [r7, #48]	; 0x30
 8008d6c:	e007      	b.n	8008d7e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8008d6e:	68fa      	ldr	r2, [r7, #12]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	69db      	ldr	r3, [r3, #28]
 8008d74:	4619      	mov	r1, r3
 8008d76:	4610      	mov	r0, r2
 8008d78:	f7fe fc67 	bl	800764a <get_fat>
 8008d7c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d804      	bhi.n	8008d8e <f_read+0xe2>
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2202      	movs	r2, #2
 8008d88:	755a      	strb	r2, [r3, #21]
 8008d8a:	2302      	movs	r3, #2
 8008d8c:	e0c9      	b.n	8008f22 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d94:	d104      	bne.n	8008da0 <f_read+0xf4>
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	755a      	strb	r2, [r3, #21]
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e0c0      	b.n	8008f22 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008da4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	4619      	mov	r1, r3
 8008dae:	4610      	mov	r0, r2
 8008db0:	f7fe fc2c 	bl	800760c <clust2sect>
 8008db4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d104      	bne.n	8008dc6 <f_read+0x11a>
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	755a      	strb	r2, [r3, #21]
 8008dc2:	2302      	movs	r3, #2
 8008dc4:	e0ad      	b.n	8008f22 <f_read+0x276>
			sect += csect;
 8008dc6:	69ba      	ldr	r2, [r7, #24]
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	4413      	add	r3, r2
 8008dcc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	0a5b      	lsrs	r3, r3, #9
 8008dd2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8008dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d039      	beq.n	8008e4e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008dda:	69fa      	ldr	r2, [r7, #28]
 8008ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dde:	4413      	add	r3, r2
 8008de0:	697a      	ldr	r2, [r7, #20]
 8008de2:	8952      	ldrh	r2, [r2, #10]
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d905      	bls.n	8008df4 <f_read+0x148>
					cc = fs->csize - csect;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	895b      	ldrh	r3, [r3, #10]
 8008dec:	461a      	mov	r2, r3
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	7858      	ldrb	r0, [r3, #1]
 8008df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfa:	69ba      	ldr	r2, [r7, #24]
 8008dfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008dfe:	f7fe f85b 	bl	8006eb8 <disk_read>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d004      	beq.n	8008e12 <f_read+0x166>
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	755a      	strb	r2, [r3, #21]
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e087      	b.n	8008f22 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	7d1b      	ldrb	r3, [r3, #20]
 8008e16:	b25b      	sxtb	r3, r3
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	da14      	bge.n	8008e46 <f_read+0x19a>
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6a1a      	ldr	r2, [r3, #32]
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d90d      	bls.n	8008e46 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	6a1a      	ldr	r2, [r3, #32]
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	025b      	lsls	r3, r3, #9
 8008e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e36:	18d0      	adds	r0, r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	3330      	adds	r3, #48	; 0x30
 8008e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e40:	4619      	mov	r1, r3
 8008e42:	f7fe f919 	bl	8007078 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8008e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e48:	025b      	lsls	r3, r3, #9
 8008e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8008e4c:	e050      	b.n	8008ef0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6a1b      	ldr	r3, [r3, #32]
 8008e52:	69ba      	ldr	r2, [r7, #24]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d02e      	beq.n	8008eb6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	7d1b      	ldrb	r3, [r3, #20]
 8008e5c:	b25b      	sxtb	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	da18      	bge.n	8008e94 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	7858      	ldrb	r0, [r3, #1]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6a1a      	ldr	r2, [r3, #32]
 8008e70:	2301      	movs	r3, #1
 8008e72:	f7fe f841 	bl	8006ef8 <disk_write>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d004      	beq.n	8008e86 <f_read+0x1da>
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	755a      	strb	r2, [r3, #21]
 8008e82:	2301      	movs	r3, #1
 8008e84:	e04d      	b.n	8008f22 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	7d1b      	ldrb	r3, [r3, #20]
 8008e8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	7858      	ldrb	r0, [r3, #1]
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	69ba      	ldr	r2, [r7, #24]
 8008ea2:	f7fe f809 	bl	8006eb8 <disk_read>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d004      	beq.n	8008eb6 <f_read+0x20a>
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2201      	movs	r2, #1
 8008eb0:	755a      	strb	r2, [r3, #21]
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e035      	b.n	8008f22 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8008eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d901      	bls.n	8008ed6 <f_read+0x22a>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ee4:	4413      	add	r3, r2
 8008ee6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ee8:	4619      	mov	r1, r3
 8008eea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008eec:	f7fe f8c4 	bl	8007078 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8008ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef4:	4413      	add	r3, r2
 8008ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	699a      	ldr	r2, [r3, #24]
 8008efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008efe:	441a      	add	r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	619a      	str	r2, [r3, #24]
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0a:	441a      	add	r2, r3
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	601a      	str	r2, [r3, #0]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f47f af01 	bne.w	8008d22 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3738      	adds	r7, #56	; 0x38
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b086      	sub	sp, #24
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f107 0208 	add.w	r2, r7, #8
 8008f38:	4611      	mov	r1, r2
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7ff fc7c 	bl	8008838 <validate>
 8008f40:	4603      	mov	r3, r0
 8008f42:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008f44:	7dfb      	ldrb	r3, [r7, #23]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d168      	bne.n	800901c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	7d1b      	ldrb	r3, [r3, #20]
 8008f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d062      	beq.n	800901c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	7d1b      	ldrb	r3, [r3, #20]
 8008f5a:	b25b      	sxtb	r3, r3
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da15      	bge.n	8008f8c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	7858      	ldrb	r0, [r3, #1]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a1a      	ldr	r2, [r3, #32]
 8008f6e:	2301      	movs	r3, #1
 8008f70:	f7fd ffc2 	bl	8006ef8 <disk_write>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d001      	beq.n	8008f7e <f_sync+0x54>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e04f      	b.n	800901e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	7d1b      	ldrb	r3, [r3, #20]
 8008f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f86:	b2da      	uxtb	r2, r3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008f8c:	f7fc fc48 	bl	8005820 <get_fattime>
 8008f90:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008f92:	68ba      	ldr	r2, [r7, #8]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f98:	4619      	mov	r1, r3
 8008f9a:	4610      	mov	r0, r2
 8008f9c:	f7fe fa9a 	bl	80074d4 <move_window>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008fa4:	7dfb      	ldrb	r3, [r7, #23]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d138      	bne.n	800901c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	330b      	adds	r3, #11
 8008fb4:	781a      	ldrb	r2, [r3, #0]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	330b      	adds	r3, #11
 8008fba:	f042 0220 	orr.w	r2, r2, #32
 8008fbe:	b2d2      	uxtb	r2, r2
 8008fc0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	461a      	mov	r2, r3
 8008fcc:	68f9      	ldr	r1, [r7, #12]
 8008fce:	f7fe ff9f 	bl	8007f10 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f103 021c 	add.w	r2, r3, #28
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	4619      	mov	r1, r3
 8008fde:	4610      	mov	r0, r2
 8008fe0:	f7fe f81e 	bl	8007020 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	3316      	adds	r3, #22
 8008fe8:	6939      	ldr	r1, [r7, #16]
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fe f818 	bl	8007020 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	3312      	adds	r3, #18
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7fd fff7 	bl	8006fea <st_word>
					fs->wflag = 1;
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	2201      	movs	r2, #1
 8009000:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	4618      	mov	r0, r3
 8009006:	f7fe fa93 	bl	8007530 <sync_fs>
 800900a:	4603      	mov	r3, r0
 800900c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	7d1b      	ldrb	r3, [r3, #20]
 8009012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009016:	b2da      	uxtb	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800901c:	7dfb      	ldrb	r3, [r7, #23]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3718      	adds	r7, #24
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}

08009026 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009026:	b580      	push	{r7, lr}
 8009028:	b084      	sub	sp, #16
 800902a:	af00      	add	r7, sp, #0
 800902c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f7ff ff7b 	bl	8008f2a <f_sync>
 8009034:	4603      	mov	r3, r0
 8009036:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d118      	bne.n	8009070 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f107 0208 	add.w	r2, r7, #8
 8009044:	4611      	mov	r1, r2
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff fbf6 	bl	8008838 <validate>
 800904c:	4603      	mov	r3, r0
 800904e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009050:	7bfb      	ldrb	r3, [r7, #15]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10c      	bne.n	8009070 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	4618      	mov	r0, r3
 800905c:	f7fe f996 	bl	800738c <dec_lock>
 8009060:	4603      	mov	r3, r0
 8009062:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009064:	7bfb      	ldrb	r3, [r7, #15]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d102      	bne.n	8009070 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009070:	7bfb      	ldrb	r3, [r7, #15]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}

0800907a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800907a:	b580      	push	{r7, lr}
 800907c:	b090      	sub	sp, #64	; 0x40
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
 8009082:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f107 0208 	add.w	r2, r7, #8
 800908a:	4611      	mov	r1, r2
 800908c:	4618      	mov	r0, r3
 800908e:	f7ff fbd3 	bl	8008838 <validate>
 8009092:	4603      	mov	r3, r0
 8009094:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009098:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800909c:	2b00      	cmp	r3, #0
 800909e:	d103      	bne.n	80090a8 <f_lseek+0x2e>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	7d5b      	ldrb	r3, [r3, #21]
 80090a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80090a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <f_lseek+0x3c>
 80090b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80090b4:	e1e6      	b.n	8009484 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 80d1 	beq.w	8009262 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c6:	d15a      	bne.n	800917e <f_lseek+0x104>
			tbl = fp->cltbl;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090cc:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80090ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d0:	1d1a      	adds	r2, r3, #4
 80090d2:	627a      	str	r2, [r7, #36]	; 0x24
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	617b      	str	r3, [r7, #20]
 80090d8:	2302      	movs	r3, #2
 80090da:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80090e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d03a      	beq.n	800915e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80090e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ea:	613b      	str	r3, [r7, #16]
 80090ec:	2300      	movs	r3, #0
 80090ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f2:	3302      	adds	r3, #2
 80090f4:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80090f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f8:	60fb      	str	r3, [r7, #12]
 80090fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090fc:	3301      	adds	r3, #1
 80090fe:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009104:	4618      	mov	r0, r3
 8009106:	f7fe faa0 	bl	800764a <get_fat>
 800910a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800910c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800910e:	2b01      	cmp	r3, #1
 8009110:	d804      	bhi.n	800911c <f_lseek+0xa2>
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2202      	movs	r2, #2
 8009116:	755a      	strb	r2, [r3, #21]
 8009118:	2302      	movs	r3, #2
 800911a:	e1b3      	b.n	8009484 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800911c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800911e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009122:	d104      	bne.n	800912e <f_lseek+0xb4>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	755a      	strb	r2, [r3, #21]
 800912a:	2301      	movs	r3, #1
 800912c:	e1aa      	b.n	8009484 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3301      	adds	r3, #1
 8009132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009134:	429a      	cmp	r2, r3
 8009136:	d0de      	beq.n	80090f6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009138:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	429a      	cmp	r2, r3
 800913e:	d809      	bhi.n	8009154 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009142:	1d1a      	adds	r2, r3, #4
 8009144:	627a      	str	r2, [r7, #36]	; 0x24
 8009146:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009148:	601a      	str	r2, [r3, #0]
 800914a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914c:	1d1a      	adds	r2, r3, #4
 800914e:	627a      	str	r2, [r7, #36]	; 0x24
 8009150:	693a      	ldr	r2, [r7, #16]
 8009152:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	695b      	ldr	r3, [r3, #20]
 8009158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800915a:	429a      	cmp	r2, r3
 800915c:	d3c4      	bcc.n	80090e8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009162:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009164:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	429a      	cmp	r2, r3
 800916c:	d803      	bhi.n	8009176 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800916e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009170:	2200      	movs	r2, #0
 8009172:	601a      	str	r2, [r3, #0]
 8009174:	e184      	b.n	8009480 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009176:	2311      	movs	r3, #17
 8009178:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800917c:	e180      	b.n	8009480 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d902      	bls.n	800918e <f_lseek+0x114>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 8172 	beq.w	8009480 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	3b01      	subs	r3, #1
 80091a0:	4619      	mov	r1, r3
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f7fe fcda 	bl	8007b5c <clmt_clust>
 80091a8:	4602      	mov	r2, r0
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80091ae:	68ba      	ldr	r2, [r7, #8]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	69db      	ldr	r3, [r3, #28]
 80091b4:	4619      	mov	r1, r3
 80091b6:	4610      	mov	r0, r2
 80091b8:	f7fe fa28 	bl	800760c <clust2sect>
 80091bc:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d104      	bne.n	80091ce <f_lseek+0x154>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	755a      	strb	r2, [r3, #21]
 80091ca:	2302      	movs	r3, #2
 80091cc:	e15a      	b.n	8009484 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	3b01      	subs	r3, #1
 80091d2:	0a5b      	lsrs	r3, r3, #9
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	8952      	ldrh	r2, [r2, #10]
 80091d8:	3a01      	subs	r2, #1
 80091da:	4013      	ands	r3, r2
 80091dc:	69ba      	ldr	r2, [r7, #24]
 80091de:	4413      	add	r3, r2
 80091e0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	699b      	ldr	r3, [r3, #24]
 80091e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f000 8148 	beq.w	8009480 <f_lseek+0x406>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6a1b      	ldr	r3, [r3, #32]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	f000 8142 	beq.w	8009480 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	7d1b      	ldrb	r3, [r3, #20]
 8009200:	b25b      	sxtb	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	da18      	bge.n	8009238 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	7858      	ldrb	r0, [r3, #1]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a1a      	ldr	r2, [r3, #32]
 8009214:	2301      	movs	r3, #1
 8009216:	f7fd fe6f 	bl	8006ef8 <disk_write>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d004      	beq.n	800922a <f_lseek+0x1b0>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	755a      	strb	r2, [r3, #21]
 8009226:	2301      	movs	r3, #1
 8009228:	e12c      	b.n	8009484 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	7d1b      	ldrb	r3, [r3, #20]
 800922e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009232:	b2da      	uxtb	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	7858      	ldrb	r0, [r3, #1]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009242:	2301      	movs	r3, #1
 8009244:	69ba      	ldr	r2, [r7, #24]
 8009246:	f7fd fe37 	bl	8006eb8 <disk_read>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d004      	beq.n	800925a <f_lseek+0x1e0>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2201      	movs	r2, #1
 8009254:	755a      	strb	r2, [r3, #21]
 8009256:	2301      	movs	r3, #1
 8009258:	e114      	b.n	8009484 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	69ba      	ldr	r2, [r7, #24]
 800925e:	621a      	str	r2, [r3, #32]
 8009260:	e10e      	b.n	8009480 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	683a      	ldr	r2, [r7, #0]
 8009268:	429a      	cmp	r2, r3
 800926a:	d908      	bls.n	800927e <f_lseek+0x204>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	7d1b      	ldrb	r3, [r3, #20]
 8009270:	f003 0302 	and.w	r3, r3, #2
 8009274:	2b00      	cmp	r3, #0
 8009276:	d102      	bne.n	800927e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	699b      	ldr	r3, [r3, #24]
 8009282:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009284:	2300      	movs	r3, #0
 8009286:	637b      	str	r3, [r7, #52]	; 0x34
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800928c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 80a7 	beq.w	80093e4 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	895b      	ldrh	r3, [r3, #10]
 800929a:	025b      	lsls	r3, r3, #9
 800929c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800929e:	6a3b      	ldr	r3, [r7, #32]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d01b      	beq.n	80092dc <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	1e5a      	subs	r2, r3, #1
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80092ae:	6a3b      	ldr	r3, [r7, #32]
 80092b0:	1e59      	subs	r1, r3, #1
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d30f      	bcc.n	80092dc <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80092bc:	6a3b      	ldr	r3, [r7, #32]
 80092be:	1e5a      	subs	r2, r3, #1
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	425b      	negs	r3, r3
 80092c4:	401a      	ands	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	69db      	ldr	r3, [r3, #28]
 80092d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80092da:	e022      	b.n	8009322 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80092e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d119      	bne.n	800931c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2100      	movs	r1, #0
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7fe fb9d 	bl	8007a2c <create_chain>
 80092f2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80092f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d104      	bne.n	8009304 <f_lseek+0x28a>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2202      	movs	r2, #2
 80092fe:	755a      	strb	r2, [r3, #21]
 8009300:	2302      	movs	r3, #2
 8009302:	e0bf      	b.n	8009484 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d104      	bne.n	8009316 <f_lseek+0x29c>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	755a      	strb	r2, [r3, #21]
 8009312:	2301      	movs	r3, #1
 8009314:	e0b6      	b.n	8009484 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800931a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009320:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8009322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009324:	2b00      	cmp	r3, #0
 8009326:	d05d      	beq.n	80093e4 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8009328:	e03a      	b.n	80093a0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800932a:	683a      	ldr	r2, [r7, #0]
 800932c:	69fb      	ldr	r3, [r7, #28]
 800932e:	1ad3      	subs	r3, r2, r3
 8009330:	603b      	str	r3, [r7, #0]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	699a      	ldr	r2, [r3, #24]
 8009336:	69fb      	ldr	r3, [r7, #28]
 8009338:	441a      	add	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	7d1b      	ldrb	r3, [r3, #20]
 8009342:	f003 0302 	and.w	r3, r3, #2
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00b      	beq.n	8009362 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800934e:	4618      	mov	r0, r3
 8009350:	f7fe fb6c 	bl	8007a2c <create_chain>
 8009354:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8009356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009358:	2b00      	cmp	r3, #0
 800935a:	d108      	bne.n	800936e <f_lseek+0x2f4>
							ofs = 0; break;
 800935c:	2300      	movs	r3, #0
 800935e:	603b      	str	r3, [r7, #0]
 8009360:	e022      	b.n	80093a8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009366:	4618      	mov	r0, r3
 8009368:	f7fe f96f 	bl	800764a <get_fat>
 800936c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800936e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009374:	d104      	bne.n	8009380 <f_lseek+0x306>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2201      	movs	r2, #1
 800937a:	755a      	strb	r2, [r3, #21]
 800937c:	2301      	movs	r3, #1
 800937e:	e081      	b.n	8009484 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009382:	2b01      	cmp	r3, #1
 8009384:	d904      	bls.n	8009390 <f_lseek+0x316>
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	695b      	ldr	r3, [r3, #20]
 800938a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800938c:	429a      	cmp	r2, r3
 800938e:	d304      	bcc.n	800939a <f_lseek+0x320>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2202      	movs	r2, #2
 8009394:	755a      	strb	r2, [r3, #21]
 8009396:	2302      	movs	r3, #2
 8009398:	e074      	b.n	8009484 <f_lseek+0x40a>
					fp->clust = clst;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800939e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d8c0      	bhi.n	800932a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	699a      	ldr	r2, [r3, #24]
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	441a      	add	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d012      	beq.n	80093e4 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7fe f922 	bl	800760c <clust2sect>
 80093c8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80093ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d104      	bne.n	80093da <f_lseek+0x360>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2202      	movs	r2, #2
 80093d4:	755a      	strb	r2, [r3, #21]
 80093d6:	2302      	movs	r3, #2
 80093d8:	e054      	b.n	8009484 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	0a5b      	lsrs	r3, r3, #9
 80093de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093e0:	4413      	add	r3, r2
 80093e2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	699a      	ldr	r2, [r3, #24]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d90a      	bls.n	8009406 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	699a      	ldr	r2, [r3, #24]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	7d1b      	ldrb	r3, [r3, #20]
 80093fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009400:	b2da      	uxtb	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800940e:	2b00      	cmp	r3, #0
 8009410:	d036      	beq.n	8009480 <f_lseek+0x406>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a1b      	ldr	r3, [r3, #32]
 8009416:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009418:	429a      	cmp	r2, r3
 800941a:	d031      	beq.n	8009480 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	7d1b      	ldrb	r3, [r3, #20]
 8009420:	b25b      	sxtb	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	da18      	bge.n	8009458 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	7858      	ldrb	r0, [r3, #1]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a1a      	ldr	r2, [r3, #32]
 8009434:	2301      	movs	r3, #1
 8009436:	f7fd fd5f 	bl	8006ef8 <disk_write>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d004      	beq.n	800944a <f_lseek+0x3d0>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2201      	movs	r2, #1
 8009444:	755a      	strb	r2, [r3, #21]
 8009446:	2301      	movs	r3, #1
 8009448:	e01c      	b.n	8009484 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	7d1b      	ldrb	r3, [r3, #20]
 800944e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009452:	b2da      	uxtb	r2, r3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	7858      	ldrb	r0, [r3, #1]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009462:	2301      	movs	r3, #1
 8009464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009466:	f7fd fd27 	bl	8006eb8 <disk_read>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d004      	beq.n	800947a <f_lseek+0x400>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	755a      	strb	r2, [r3, #21]
 8009476:	2301      	movs	r3, #1
 8009478:	e004      	b.n	8009484 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800947e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009480:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009484:	4618      	mov	r0, r3
 8009486:	3740      	adds	r7, #64	; 0x40
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800948c:	b480      	push	{r7}
 800948e:	b087      	sub	sp, #28
 8009490:	af00      	add	r7, sp, #0
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	60b9      	str	r1, [r7, #8]
 8009496:	4613      	mov	r3, r2
 8009498:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800949a:	2301      	movs	r3, #1
 800949c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800949e:	2300      	movs	r3, #0
 80094a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80094a2:	4b1f      	ldr	r3, [pc, #124]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094a4:	7a5b      	ldrb	r3, [r3, #9]
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d131      	bne.n	8009510 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80094ac:	4b1c      	ldr	r3, [pc, #112]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094ae:	7a5b      	ldrb	r3, [r3, #9]
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	461a      	mov	r2, r3
 80094b4:	4b1a      	ldr	r3, [pc, #104]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094b6:	2100      	movs	r1, #0
 80094b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80094ba:	4b19      	ldr	r3, [pc, #100]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094bc:	7a5b      	ldrb	r3, [r3, #9]
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	4a17      	ldr	r2, [pc, #92]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	4413      	add	r3, r2
 80094c6:	68fa      	ldr	r2, [r7, #12]
 80094c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80094ca:	4b15      	ldr	r3, [pc, #84]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094cc:	7a5b      	ldrb	r3, [r3, #9]
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	461a      	mov	r2, r3
 80094d2:	4b13      	ldr	r3, [pc, #76]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094d4:	4413      	add	r3, r2
 80094d6:	79fa      	ldrb	r2, [r7, #7]
 80094d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80094da:	4b11      	ldr	r3, [pc, #68]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094dc:	7a5b      	ldrb	r3, [r3, #9]
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	1c5a      	adds	r2, r3, #1
 80094e2:	b2d1      	uxtb	r1, r2
 80094e4:	4a0e      	ldr	r2, [pc, #56]	; (8009520 <FATFS_LinkDriverEx+0x94>)
 80094e6:	7251      	strb	r1, [r2, #9]
 80094e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80094ea:	7dbb      	ldrb	r3, [r7, #22]
 80094ec:	3330      	adds	r3, #48	; 0x30
 80094ee:	b2da      	uxtb	r2, r3
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	3301      	adds	r3, #1
 80094f8:	223a      	movs	r2, #58	; 0x3a
 80094fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	3302      	adds	r3, #2
 8009500:	222f      	movs	r2, #47	; 0x2f
 8009502:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	3303      	adds	r3, #3
 8009508:	2200      	movs	r2, #0
 800950a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800950c:	2300      	movs	r3, #0
 800950e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009510:	7dfb      	ldrb	r3, [r7, #23]
}
 8009512:	4618      	mov	r0, r3
 8009514:	371c      	adds	r7, #28
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	20000248 	.word	0x20000248

08009524 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b082      	sub	sp, #8
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800952e:	2200      	movs	r2, #0
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f7ff ffaa 	bl	800948c <FATFS_LinkDriverEx>
 8009538:	4603      	mov	r3, r0
}
 800953a:	4618      	mov	r0, r3
 800953c:	3708      	adds	r7, #8
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}

08009542 <atoi>:
 8009542:	220a      	movs	r2, #10
 8009544:	2100      	movs	r1, #0
 8009546:	f000 b8a9 	b.w	800969c <strtol>
	...

0800954c <__libc_init_array>:
 800954c:	b570      	push	{r4, r5, r6, lr}
 800954e:	4e0d      	ldr	r6, [pc, #52]	; (8009584 <__libc_init_array+0x38>)
 8009550:	4c0d      	ldr	r4, [pc, #52]	; (8009588 <__libc_init_array+0x3c>)
 8009552:	1ba4      	subs	r4, r4, r6
 8009554:	10a4      	asrs	r4, r4, #2
 8009556:	2500      	movs	r5, #0
 8009558:	42a5      	cmp	r5, r4
 800955a:	d109      	bne.n	8009570 <__libc_init_array+0x24>
 800955c:	4e0b      	ldr	r6, [pc, #44]	; (800958c <__libc_init_array+0x40>)
 800955e:	4c0c      	ldr	r4, [pc, #48]	; (8009590 <__libc_init_array+0x44>)
 8009560:	f000 f8d4 	bl	800970c <_init>
 8009564:	1ba4      	subs	r4, r4, r6
 8009566:	10a4      	asrs	r4, r4, #2
 8009568:	2500      	movs	r5, #0
 800956a:	42a5      	cmp	r5, r4
 800956c:	d105      	bne.n	800957a <__libc_init_array+0x2e>
 800956e:	bd70      	pop	{r4, r5, r6, pc}
 8009570:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009574:	4798      	blx	r3
 8009576:	3501      	adds	r5, #1
 8009578:	e7ee      	b.n	8009558 <__libc_init_array+0xc>
 800957a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800957e:	4798      	blx	r3
 8009580:	3501      	adds	r5, #1
 8009582:	e7f2      	b.n	800956a <__libc_init_array+0x1e>
 8009584:	0800994c 	.word	0x0800994c
 8009588:	0800994c 	.word	0x0800994c
 800958c:	0800994c 	.word	0x0800994c
 8009590:	08009950 	.word	0x08009950

08009594 <memset>:
 8009594:	4402      	add	r2, r0
 8009596:	4603      	mov	r3, r0
 8009598:	4293      	cmp	r3, r2
 800959a:	d100      	bne.n	800959e <memset+0xa>
 800959c:	4770      	bx	lr
 800959e:	f803 1b01 	strb.w	r1, [r3], #1
 80095a2:	e7f9      	b.n	8009598 <memset+0x4>

080095a4 <_strtol_l.isra.0>:
 80095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a8:	4680      	mov	r8, r0
 80095aa:	4689      	mov	r9, r1
 80095ac:	4692      	mov	sl, r2
 80095ae:	461e      	mov	r6, r3
 80095b0:	460f      	mov	r7, r1
 80095b2:	463d      	mov	r5, r7
 80095b4:	9808      	ldr	r0, [sp, #32]
 80095b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ba:	f000 f885 	bl	80096c8 <__locale_ctype_ptr_l>
 80095be:	4420      	add	r0, r4
 80095c0:	7843      	ldrb	r3, [r0, #1]
 80095c2:	f013 0308 	ands.w	r3, r3, #8
 80095c6:	d132      	bne.n	800962e <_strtol_l.isra.0+0x8a>
 80095c8:	2c2d      	cmp	r4, #45	; 0x2d
 80095ca:	d132      	bne.n	8009632 <_strtol_l.isra.0+0x8e>
 80095cc:	787c      	ldrb	r4, [r7, #1]
 80095ce:	1cbd      	adds	r5, r7, #2
 80095d0:	2201      	movs	r2, #1
 80095d2:	2e00      	cmp	r6, #0
 80095d4:	d05d      	beq.n	8009692 <_strtol_l.isra.0+0xee>
 80095d6:	2e10      	cmp	r6, #16
 80095d8:	d109      	bne.n	80095ee <_strtol_l.isra.0+0x4a>
 80095da:	2c30      	cmp	r4, #48	; 0x30
 80095dc:	d107      	bne.n	80095ee <_strtol_l.isra.0+0x4a>
 80095de:	782b      	ldrb	r3, [r5, #0]
 80095e0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095e4:	2b58      	cmp	r3, #88	; 0x58
 80095e6:	d14f      	bne.n	8009688 <_strtol_l.isra.0+0xe4>
 80095e8:	786c      	ldrb	r4, [r5, #1]
 80095ea:	2610      	movs	r6, #16
 80095ec:	3502      	adds	r5, #2
 80095ee:	2a00      	cmp	r2, #0
 80095f0:	bf14      	ite	ne
 80095f2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80095f6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80095fa:	2700      	movs	r7, #0
 80095fc:	fbb1 fcf6 	udiv	ip, r1, r6
 8009600:	4638      	mov	r0, r7
 8009602:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009606:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800960a:	2b09      	cmp	r3, #9
 800960c:	d817      	bhi.n	800963e <_strtol_l.isra.0+0x9a>
 800960e:	461c      	mov	r4, r3
 8009610:	42a6      	cmp	r6, r4
 8009612:	dd23      	ble.n	800965c <_strtol_l.isra.0+0xb8>
 8009614:	1c7b      	adds	r3, r7, #1
 8009616:	d007      	beq.n	8009628 <_strtol_l.isra.0+0x84>
 8009618:	4584      	cmp	ip, r0
 800961a:	d31c      	bcc.n	8009656 <_strtol_l.isra.0+0xb2>
 800961c:	d101      	bne.n	8009622 <_strtol_l.isra.0+0x7e>
 800961e:	45a6      	cmp	lr, r4
 8009620:	db19      	blt.n	8009656 <_strtol_l.isra.0+0xb2>
 8009622:	fb00 4006 	mla	r0, r0, r6, r4
 8009626:	2701      	movs	r7, #1
 8009628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800962c:	e7eb      	b.n	8009606 <_strtol_l.isra.0+0x62>
 800962e:	462f      	mov	r7, r5
 8009630:	e7bf      	b.n	80095b2 <_strtol_l.isra.0+0xe>
 8009632:	2c2b      	cmp	r4, #43	; 0x2b
 8009634:	bf04      	itt	eq
 8009636:	1cbd      	addeq	r5, r7, #2
 8009638:	787c      	ldrbeq	r4, [r7, #1]
 800963a:	461a      	mov	r2, r3
 800963c:	e7c9      	b.n	80095d2 <_strtol_l.isra.0+0x2e>
 800963e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009642:	2b19      	cmp	r3, #25
 8009644:	d801      	bhi.n	800964a <_strtol_l.isra.0+0xa6>
 8009646:	3c37      	subs	r4, #55	; 0x37
 8009648:	e7e2      	b.n	8009610 <_strtol_l.isra.0+0x6c>
 800964a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800964e:	2b19      	cmp	r3, #25
 8009650:	d804      	bhi.n	800965c <_strtol_l.isra.0+0xb8>
 8009652:	3c57      	subs	r4, #87	; 0x57
 8009654:	e7dc      	b.n	8009610 <_strtol_l.isra.0+0x6c>
 8009656:	f04f 37ff 	mov.w	r7, #4294967295
 800965a:	e7e5      	b.n	8009628 <_strtol_l.isra.0+0x84>
 800965c:	1c7b      	adds	r3, r7, #1
 800965e:	d108      	bne.n	8009672 <_strtol_l.isra.0+0xce>
 8009660:	2322      	movs	r3, #34	; 0x22
 8009662:	f8c8 3000 	str.w	r3, [r8]
 8009666:	4608      	mov	r0, r1
 8009668:	f1ba 0f00 	cmp.w	sl, #0
 800966c:	d107      	bne.n	800967e <_strtol_l.isra.0+0xda>
 800966e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009672:	b102      	cbz	r2, 8009676 <_strtol_l.isra.0+0xd2>
 8009674:	4240      	negs	r0, r0
 8009676:	f1ba 0f00 	cmp.w	sl, #0
 800967a:	d0f8      	beq.n	800966e <_strtol_l.isra.0+0xca>
 800967c:	b10f      	cbz	r7, 8009682 <_strtol_l.isra.0+0xde>
 800967e:	f105 39ff 	add.w	r9, r5, #4294967295
 8009682:	f8ca 9000 	str.w	r9, [sl]
 8009686:	e7f2      	b.n	800966e <_strtol_l.isra.0+0xca>
 8009688:	2430      	movs	r4, #48	; 0x30
 800968a:	2e00      	cmp	r6, #0
 800968c:	d1af      	bne.n	80095ee <_strtol_l.isra.0+0x4a>
 800968e:	2608      	movs	r6, #8
 8009690:	e7ad      	b.n	80095ee <_strtol_l.isra.0+0x4a>
 8009692:	2c30      	cmp	r4, #48	; 0x30
 8009694:	d0a3      	beq.n	80095de <_strtol_l.isra.0+0x3a>
 8009696:	260a      	movs	r6, #10
 8009698:	e7a9      	b.n	80095ee <_strtol_l.isra.0+0x4a>
	...

0800969c <strtol>:
 800969c:	4b08      	ldr	r3, [pc, #32]	; (80096c0 <strtol+0x24>)
 800969e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096a0:	681c      	ldr	r4, [r3, #0]
 80096a2:	4d08      	ldr	r5, [pc, #32]	; (80096c4 <strtol+0x28>)
 80096a4:	6a23      	ldr	r3, [r4, #32]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	bf08      	it	eq
 80096aa:	462b      	moveq	r3, r5
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	4613      	mov	r3, r2
 80096b0:	460a      	mov	r2, r1
 80096b2:	4601      	mov	r1, r0
 80096b4:	4620      	mov	r0, r4
 80096b6:	f7ff ff75 	bl	80095a4 <_strtol_l.isra.0>
 80096ba:	b003      	add	sp, #12
 80096bc:	bd30      	pop	{r4, r5, pc}
 80096be:	bf00      	nop
 80096c0:	20000024 	.word	0x20000024
 80096c4:	20000088 	.word	0x20000088

080096c8 <__locale_ctype_ptr_l>:
 80096c8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80096cc:	4770      	bx	lr

080096ce <__ascii_mbtowc>:
 80096ce:	b082      	sub	sp, #8
 80096d0:	b901      	cbnz	r1, 80096d4 <__ascii_mbtowc+0x6>
 80096d2:	a901      	add	r1, sp, #4
 80096d4:	b142      	cbz	r2, 80096e8 <__ascii_mbtowc+0x1a>
 80096d6:	b14b      	cbz	r3, 80096ec <__ascii_mbtowc+0x1e>
 80096d8:	7813      	ldrb	r3, [r2, #0]
 80096da:	600b      	str	r3, [r1, #0]
 80096dc:	7812      	ldrb	r2, [r2, #0]
 80096de:	1c10      	adds	r0, r2, #0
 80096e0:	bf18      	it	ne
 80096e2:	2001      	movne	r0, #1
 80096e4:	b002      	add	sp, #8
 80096e6:	4770      	bx	lr
 80096e8:	4610      	mov	r0, r2
 80096ea:	e7fb      	b.n	80096e4 <__ascii_mbtowc+0x16>
 80096ec:	f06f 0001 	mvn.w	r0, #1
 80096f0:	e7f8      	b.n	80096e4 <__ascii_mbtowc+0x16>

080096f2 <__ascii_wctomb>:
 80096f2:	b149      	cbz	r1, 8009708 <__ascii_wctomb+0x16>
 80096f4:	2aff      	cmp	r2, #255	; 0xff
 80096f6:	bf85      	ittet	hi
 80096f8:	238a      	movhi	r3, #138	; 0x8a
 80096fa:	6003      	strhi	r3, [r0, #0]
 80096fc:	700a      	strbls	r2, [r1, #0]
 80096fe:	f04f 30ff 	movhi.w	r0, #4294967295
 8009702:	bf98      	it	ls
 8009704:	2001      	movls	r0, #1
 8009706:	4770      	bx	lr
 8009708:	4608      	mov	r0, r1
 800970a:	4770      	bx	lr

0800970c <_init>:
 800970c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800970e:	bf00      	nop
 8009710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009712:	bc08      	pop	{r3}
 8009714:	469e      	mov	lr, r3
 8009716:	4770      	bx	lr

08009718 <_fini>:
 8009718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971a:	bf00      	nop
 800971c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800971e:	bc08      	pop	{r3}
 8009720:	469e      	mov	lr, r3
 8009722:	4770      	bx	lr
