
---------- Begin Simulation Statistics ----------
final_tick                                10407726250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    413                       # Simulator instruction rate (inst/s)
host_mem_usage                                7609628                       # Number of bytes of host memory used
host_op_rate                                      423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17748.28                       # Real time elapsed on the host
host_tick_rate                                 386728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7329482                       # Number of instructions simulated
sim_ops                                       7508497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006864                       # Number of seconds simulated
sim_ticks                                  6863751875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.614357                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  255744                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264706                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3205                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            267136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2599                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              451                       # Number of indirect misses.
system.cpu.branchPred.lookups                  294223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9922                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          389                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1791000                       # Number of instructions committed
system.cpu.committedOps                       1821446                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145160                       # CPI: cycles per instruction
system.cpu.discardedOps                          7320                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1001940                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           482482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1766765                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317949                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          5632981                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1255947     68.95%     68.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1087      0.06%     69.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67743      3.72%     72.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                496669     27.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1821446                       # Class of committed instruction
system.cpu.quiesceCycles                      5349022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3866216                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             153971                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          115                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2870                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            83                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       225280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        225280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       451109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       457983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       193280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       193280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        32792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14643992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            682571                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033393                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  681809     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     762      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              682571                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1134117962                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6925750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8569187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1338000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4752980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          910990625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15659500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1554564625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1253770430                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       271795                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       271795    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       271795                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    623646750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2062396231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    697013541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2759409773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145775684                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1403575213                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2549350897                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3208171915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2100588754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5308760670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       193280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       194304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       193280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       193280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3020                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3036                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28159526                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       149190                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28308716                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28159526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28159526                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28159526                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       149190                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28308716                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9643904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4795584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1403575213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1473247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1405048460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1669058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    697013541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698682599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1669058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2100588754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1473247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2103731059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444732250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74931                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4689                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4859191120                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  752700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8810866120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32278.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58528.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.147920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   879.217540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.154901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          297      1.95%      1.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          308      2.02%      3.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          325      2.13%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          170      1.12%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          221      1.45%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.33%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          300      1.97%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          231      1.52%     13.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13184     86.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1955.090909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.528802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.30%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29     37.66%     44.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     35.06%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.39%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.30%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     973.155844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    834.800613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    224.650375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.19%      5.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     14.29%     19.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     80.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9634560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4795712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9643904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4795584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1403.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1405.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6863690000                       # Total gap between requests
system.mem_ctrls.avgGap                      30421.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9624512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1402223182.783687114716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1463922.382829434704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1836896.238327379804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696864351.612360715866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          179                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8803190100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7676020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9780524875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117969757250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58482.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48582.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54639803.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1578148.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3799850410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    371346250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2695913000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9833168.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279753.002167                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5597250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7064448875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3343277375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       872057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           872057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       872057                       # number of overall hits
system.cpu.icache.overall_hits::total          872057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3020                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3020                       # number of overall misses
system.cpu.icache.overall_misses::total          3020                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131998750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131998750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131998750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131998750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       875077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       875077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43708.195364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43708.195364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43708.195364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43708.195364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3020                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3020                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    127408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    127408875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127408875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003451                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42188.369205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42188.369205                       # average overall mshr miss latency
system.cpu.icache.replacements                   2814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       872057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          872057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3020                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131998750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131998750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       875077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43708.195364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43708.195364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    127408875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127408875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42188.369205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.540825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              804259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            285.806326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.540825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1753174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1753174                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       111639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       111639                       # number of overall hits
system.cpu.dcache.overall_hits::total          111639                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          254                       # number of overall misses
system.cpu.dcache.overall_misses::total           254                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20911875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20911875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20911875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20911875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002270                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002270                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002270                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002270                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82330.216535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82330.216535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82330.216535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82330.216535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.dcache.writebacks::total               115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13492000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13492000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7354250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7354250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001555                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77540.229885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77540.229885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77540.229885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77540.229885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2150.365497                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2150.365497                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        68995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        68995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71761.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71761.363636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5732750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5732750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7354250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7354250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69069.277108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69069.277108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21630.147059                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21630.147059                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14596875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14596875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87932.981928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87932.981928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7759250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7759250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85266.483516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85266.483516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2346459875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2346459875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10415.748735                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10415.748735                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49589                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49589                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       175691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       175691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2271643087                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2271643087                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12929.763545                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12929.763545                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.433148                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.523404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.433148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2249986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2249986                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10407726250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10408035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    413                       # Simulator instruction rate (inst/s)
host_mem_usage                                7609628                       # Number of bytes of host memory used
host_op_rate                                      423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17748.45                       # Real time elapsed on the host
host_tick_rate                                 386741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7329491                       # Number of instructions simulated
sim_ops                                       7508512                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006864                       # Number of seconds simulated
sim_ticks                                  6864060625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.612180                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  255745                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264713                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                397                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3207                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            267136                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2599                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3050                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              451                       # Number of indirect misses.
system.cpu.branchPred.lookups                  294232                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9924                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          389                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1791009                       # Number of instructions committed
system.cpu.committedOps                       1821461                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.145420                       # CPI: cycles per instruction
system.cpu.discardedOps                          7327                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1001961                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           482483                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1767211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317923                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      340                       # number of quiesce instructions executed
system.cpu.numCycles                          5633475                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       340                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1255955     68.95%     68.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1087      0.06%     69.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67749      3.72%     72.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite                496669     27.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1821461                       # Class of committed instruction
system.cpu.quiesceCycles                      5349022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3866264                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150868                       # Transaction distribution
system.membus.trans_dist::ReadResp             153973                       # Transaction distribution
system.membus.trans_dist::WriteReq              77832                       # Transaction distribution
system.membus.trans_dist::WriteResp             77832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          116                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2871                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            85                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       225280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        225280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       451115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       457989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       450560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       193280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       193280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        32984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14644184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            682573                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033393                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  681811     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     762      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              682573                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1134128462                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6925750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8569187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1338000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4763855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          910990625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15659500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       149504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       303796                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       303796                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       906600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14425400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1554564625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1253770430                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    752308000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        74752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        74752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       450560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14417920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       271795                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       271795    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       271795                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    623646750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18939904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9633792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3688448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       301056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2267136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2062303463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    696982189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2759285652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1145724146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1403512079                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2549236226                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3208027610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2100494268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5308521878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       193280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       194304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       193280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       193280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3020                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3036                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28158259                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       149183                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28307442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28158259                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28158259                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28158259                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       149183                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28307442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9633792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9644032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4795648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       150528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              74932                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1403512079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1491828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1405003908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1678307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    696982189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698660496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1678307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2100494268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1491828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2103664403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    225135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444732250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              271101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      74932                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    74932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4689                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4859349745                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  752710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8811077245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32279.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58529.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140443                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                74932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  133419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.147920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   879.217540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.154901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          297      1.95%      1.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          308      2.02%      3.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          325      2.13%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          170      1.12%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          221      1.45%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.33%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          300      1.97%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          231      1.52%     13.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13184     86.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1955.090909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1289.528802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.19%      5.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.30%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29     37.66%     44.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     35.06%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     10.39%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.30%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     973.155844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    834.800613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    224.650375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.19%      5.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11     14.29%     19.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           62     80.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9634688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4795712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9644032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4795648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1403.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1405.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6864192500                       # Total gap between requests
system.mem_ctrls.avgGap                      30423.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9624512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4783104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1402160109.854799032211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1482504.388573928270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1836813.613516124897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 696833006.191579222679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       150528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8803190100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7887145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9780524875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117969757250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58482.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49294.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54336249.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1578148.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3799850410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    371490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2696078000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 680                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9833168.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2279753.002167                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          340    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5597250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7064757625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3343277375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       872069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           872069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       872069                       # number of overall hits
system.cpu.icache.overall_hits::total          872069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3020                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3020                       # number of overall misses
system.cpu.icache.overall_misses::total          3020                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131998750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131998750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131998750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131998750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       875089                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875089                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       875089                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875089                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43708.195364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43708.195364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43708.195364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43708.195364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3020                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3020                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    127408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127408875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    127408875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127408875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003451                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42188.369205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42188.369205                       # average overall mshr miss latency
system.cpu.icache.replacements                   2814                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       872069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          872069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3020                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131998750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131998750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       875089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43708.195364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43708.195364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    127408875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127408875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42188.369205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42188.369205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.541161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2452910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3183                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            770.628338                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.541161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1753198                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1753198                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       111643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       111643                       # number of overall hits
system.cpu.dcache.overall_hits::total          111643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          256                       # number of overall misses
system.cpu.dcache.overall_misses::total           256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21190625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21190625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21190625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21190625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       111899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       111899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       111899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       111899                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82775.878906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82775.878906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82775.878906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82775.878906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.dcache.writebacks::total               116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13767875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13767875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13767875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13767875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7354250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7354250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78226.562500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78226.562500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78226.562500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78226.562500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2150.365497                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2150.365497                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        68911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73263.888889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73263.888889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          340                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6008625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6008625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7354250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7354250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70689.705882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70689.705882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21630.147059                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21630.147059                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14596875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14596875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        42898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42898                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003870                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87932.981928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87932.981928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3080                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7759250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7759250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85266.483516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85266.483516                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       225280                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2346459875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2346459875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10415.748735                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10415.748735                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        49589                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        49589                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       175691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       175691                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2271643087                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2271643087                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12929.763545                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12929.763545                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.430745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              116280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            169.011628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.430745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2250012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2250012                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10408035000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
