# Synopsys Constraint Checker(syntax only), version maplat, Build 1062R, built Nov 13 2014
# Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Sat Mar 11 19:00:07 2017


##### DESIGN INFO #######################################################

Top View:                "IIR4_18bit_fixed"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                          Requested     Requested     Clock        Clock              
Clock                          Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------
IIR4_18bit_fixed|state_clk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
===========================================================================================
