{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575806920403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575806920404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:08:40 2019 " "Processing started: Sun Dec 08 15:08:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575806920404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575806920404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_2 -c hw_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575806920404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575806921074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start hw_2.v(4) " "Verilog HDL Declaration information at hw_2.v(4): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575806921138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_2 " "Found entity 1: hw_2" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575806921140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575806921140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/burak topçu/downloads/tb_hw2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/burak topçu/downloads/tb_hw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hw_2 " "Found entity 1: tb_hw_2" {  } { { "../../../Users/burak topçu/Downloads/tb_hw2.v" "" { Text "C:/Users/burak topçu/Downloads/tb_hw2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575806921150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575806921150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw_2 " "Elaborating entity \"hw_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575806921208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OUTR hw_2.v(12) " "Verilog HDL or VHDL warning at hw_2.v(12): object \"OUTR\" assigned a value but never read" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575806921210 "|hw_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_ram hw_2.v(19) " "Verilog HDL warning at hw_2.v(19): initial value for variable mem_ram should be constant" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1575806921379 "|hw_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Start hw_2.v(19) " "Verilog HDL warning at hw_2.v(19): initial value for variable Start should be constant" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1575806921379 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(74) " "Verilog HDL assignment warning at hw_2.v(74): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921380 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(78) " "Verilog HDL or VHDL warning at the hw_2.v(78): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 78 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806921380 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(79) " "Verilog HDL assignment warning at hw_2.v(79): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921417 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(80) " "Verilog HDL assignment warning at hw_2.v(80): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921417 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(87) " "Verilog HDL assignment warning at hw_2.v(87): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921417 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(113) " "Verilog HDL assignment warning at hw_2.v(113): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921418 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(119) " "Verilog HDL assignment warning at hw_2.v(119): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921418 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(149) " "Verilog HDL assignment warning at hw_2.v(149): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921420 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(155) " "Verilog HDL assignment warning at hw_2.v(155): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921556 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(159) " "Verilog HDL assignment warning at hw_2.v(159): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806921557 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(206) " "Verilog HDL assignment warning at hw_2.v(206): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922342 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(213) " "Verilog HDL assignment warning at hw_2.v(213): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922342 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(221) " "Verilog HDL assignment warning at hw_2.v(221): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922342 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(229) " "Verilog HDL assignment warning at hw_2.v(229): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922342 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(237) " "Verilog HDL assignment warning at hw_2.v(237): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922343 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(253) " "Verilog HDL or VHDL warning at the hw_2.v(253): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 253 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806922343 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(254) " "Verilog HDL assignment warning at hw_2.v(254): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922362 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(266) " "Verilog HDL or VHDL warning at the hw_2.v(266): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 266 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806922363 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(267) " "Verilog HDL assignment warning at hw_2.v(267): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922387 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(280) " "Verilog HDL or VHDL warning at the hw_2.v(280): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 280 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806922388 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(281) " "Verilog HDL assignment warning at hw_2.v(281): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922408 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(303) " "Verilog HDL assignment warning at hw_2.v(303): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922725 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(312) " "Verilog HDL assignment warning at hw_2.v(312): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922837 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(313) " "Verilog HDL assignment warning at hw_2.v(313): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922838 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(325) " "Verilog HDL or VHDL warning at the hw_2.v(325): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 325 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806922951 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(326) " "Verilog HDL assignment warning at hw_2.v(326): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922971 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(330) " "Verilog HDL assignment warning at hw_2.v(330): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922971 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(331) " "Verilog HDL assignment warning at hw_2.v(331): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806922971 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(338) " "Verilog HDL assignment warning at hw_2.v(338): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806923103 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(347) " "Verilog HDL or VHDL warning at the hw_2.v(347): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 347 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806924672 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 hw_2.v(347) " "Verilog HDL assignment warning at hw_2.v(347): truncated value with size 16 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806924700 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(348) " "Verilog HDL assignment warning at hw_2.v(348): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806924701 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(353) " "Verilog HDL or VHDL warning at the hw_2.v(353): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 353 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806924701 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(354) " "Verilog HDL assignment warning at hw_2.v(354): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806924751 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(366) " "Verilog HDL or VHDL warning at the hw_2.v(366): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 366 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806924752 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(367) " "Verilog HDL assignment warning at hw_2.v(367): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806924792 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(380) " "Verilog HDL or VHDL warning at the hw_2.v(380): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 380 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806924792 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(381) " "Verilog HDL assignment warning at hw_2.v(381): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806924827 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(403) " "Verilog HDL assignment warning at hw_2.v(403): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925166 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(411) " "Verilog HDL assignment warning at hw_2.v(411): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925444 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(412) " "Verilog HDL assignment warning at hw_2.v(412): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925444 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(424) " "Verilog HDL or VHDL warning at the hw_2.v(424): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 424 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575806925682 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(425) " "Verilog HDL assignment warning at hw_2.v(425): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925702 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(429) " "Verilog HDL assignment warning at hw_2.v(429): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925702 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(430) " "Verilog HDL assignment warning at hw_2.v(430): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925702 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(437) " "Verilog HDL assignment warning at hw_2.v(437): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575806925862 "|hw_2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_1 hw_2.v(7) " "Output port \"out_1\" at hw_2.v(7) has no driver" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575806934248 "|hw_2"}
{ "Warning" "WSGN_EMPTY_SHELL" "hw_2 " "Entity \"hw_2\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1575806934550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[0\] GND " "Pin \"out_1\[0\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[1\] GND " "Pin \"out_1\[1\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[2\] GND " "Pin \"out_1\[2\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[3\] GND " "Pin \"out_1\[3\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[4\] GND " "Pin \"out_1\[4\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[5\] GND " "Pin \"out_1\[5\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[6\] GND " "Pin \"out_1\[6\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[7\] GND " "Pin \"out_1\[7\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575806935133 "|hw_2|out_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575806935133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/ee314/hw_2/output_files/hw_2.map.smsg " "Generated suppressed messages file C:/ee314/ee314/hw_2/output_files/hw_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575806935212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575806935865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806935865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[0\] " "No output dependent on input pin \"inp_1\[0\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[1\] " "No output dependent on input pin \"inp_1\[1\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[2\] " "No output dependent on input pin \"inp_1\[2\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[3\] " "No output dependent on input pin \"inp_1\[3\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[4\] " "No output dependent on input pin \"inp_1\[4\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[5\] " "No output dependent on input pin \"inp_1\[5\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[6\] " "No output dependent on input pin \"inp_1\[6\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[7\] " "No output dependent on input pin \"inp_1\[7\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575806936270 "|hw_2|inp_1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575806936270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575806936272 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575806936272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575806936272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6089 " "Peak virtual memory: 6089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575806936771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:08:56 2019 " "Processing ended: Sun Dec 08 15:08:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575806936771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575806936771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575806936771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575806936771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575806943523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575806943524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:08:58 2019 " "Processing started: Sun Dec 08 15:08:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575806943524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575806943524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw_2 -c hw_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575806943524 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575806944219 ""}
{ "Info" "0" "" "Project  = hw_2" {  } {  } 0 0 "Project  = hw_2" 0 0 "Fitter" 0 0 1575806944239 ""}
{ "Info" "0" "" "Revision = hw_2" {  } {  } 0 0 "Revision = hw_2" 0 0 "Fitter" 0 0 1575806944240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1575806944971 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw_2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hw_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575806945078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575806945460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575806945460 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575806946754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575806948132 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575806950611 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { clk } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 3 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { start } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 4 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[0\] " "Pin inp_1\[0\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[0] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[1\] " "Pin inp_1\[1\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[1] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[2\] " "Pin inp_1\[2\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[2] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[3\] " "Pin inp_1\[3\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[3] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[4\] " "Pin inp_1\[4\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[4] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[5\] " "Pin inp_1\[5\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[5] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[6\] " "Pin inp_1\[6\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[6] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_1\[7\] " "Pin inp_1\[7\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { inp_1[7] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[0\] " "Pin out_1\[0\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[0] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[1\] " "Pin out_1\[1\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[1] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[2\] " "Pin out_1\[2\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[2] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[3\] " "Pin out_1\[3\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[3] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[4\] " "Pin out_1\[4\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[4] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[5\] " "Pin out_1\[5\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[5] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[6\] " "Pin out_1\[6\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[6] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_1\[7\] " "Pin out_1\[7\] not assigned to an exact location on the device" {  } { { "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ee314/ee314/quartus/bin64/pin_planner.ppl" { out_1[7] } } } { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } } { "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ee314/ee314/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575806951932 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575806951932 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1575806961332 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575806961465 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1575806961900 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1575806961944 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575806961955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw_2.sdc " "Synopsys Design Constraints File file not found: 'hw_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575806965024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575806965051 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1575806965052 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1575806965052 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575806965052 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1575806965053 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575806965059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575806965398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575806965407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575806965409 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575806965419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575806965420 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575806965420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575806965420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575806965420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575806965420 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575806965555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575806979087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575806979310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575806979336 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575806980075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575806980075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575806981289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/ee314/ee314/hw_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575806988362 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575806988362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575806989884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575806989885 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575806989885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575806989885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575806998372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575806998536 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1575806998537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575806999855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575806999956 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1575806999956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575807000504 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575807003809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/ee314/hw_2/output_files/hw_2.fit.smsg " "Generated suppressed messages file C:/ee314/ee314/hw_2/output_files/hw_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575807005248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5812 " "Peak virtual memory: 5812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575807006678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:10:06 2019 " "Processing ended: Sun Dec 08 15:10:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575807006678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575807006678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575807006678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575807006678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575807010505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575807010506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:10:10 2019 " "Processing started: Sun Dec 08 15:10:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575807010506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575807010506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw_2 -c hw_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575807010506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575807030264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575807034643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:10:34 2019 " "Processing ended: Sun Dec 08 15:10:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575807034643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575807034643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575807034643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575807034643 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575807035544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575807037713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575807037714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:10:36 2019 " "Processing started: Sun Dec 08 15:10:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575807037714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575807037714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hw_2 -c hw_2 " "Command: quartus_sta hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575807037714 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575807037863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575807038770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575807038830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575807038830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw_2.sdc " "Synopsys Design Constraints File file not found: 'hw_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575807040103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575807040104 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575807040104 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575807040104 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1575807040105 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575807040105 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575807040122 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1575807040153 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1575807040236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807040320 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1575807040398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575807040473 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1575807040474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575807041578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575807041700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575807041700 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575807041700 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575807041701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807041796 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1575807041818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575807041982 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1575807041982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575807042977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575807043036 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575807043036 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575807043036 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575807043036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043097 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1575807043114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575807043451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1575807043452 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1575807043452 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1575807043452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1575807043503 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575807044665 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575807044665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575807044912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:10:44 2019 " "Processing ended: Sun Dec 08 15:10:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575807044912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575807044912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575807044912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575807044912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575807047503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575807047504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:10:47 2019 " "Processing started: Sun Dec 08 15:10:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575807047504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575807047504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hw_2 -c hw_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575807047504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hw_2.vo C:/ee314/ee314/hw_2/simulation/qsim// simulation " "Generated file hw_2.vo in folder \"C:/ee314/ee314/hw_2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575807049091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575807049249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:10:49 2019 " "Processing ended: Sun Dec 08 15:10:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575807049249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575807049249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575807049249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575807049249 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575807049967 ""}
