$date
	Sat Oct 22 19:13:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1005019
b10 !
1"
#1005022
b10 &
b10 %
1$
#1005023
0"
#1005026
b1 &
b1 %
1#
#1005030
b0 &
0#
b0 %
0$
#2023021
b1111 !
1"
#2023022
b1111 &
b1111 %
1$
#2023023
0"
#2023026
b101110 &
b101110 %
#2023030
b10111 &
b10111 %
#2023034
b1000110 &
b1000110 %
#2023038
b100011 &
b100011 %
#2023042
b1101010 &
b1101010 %
#2023046
b110101 &
b110101 %
#2023050
b10100000 &
b10100000 %
#2023054
b1010000 &
b1010000 %
#2023058
b101000 &
b101000 %
#2023062
b10100 &
b10100 %
#2023066
b1010 &
b1010 %
#2023070
b101 &
b101 %
#2023074
b10000 &
b10000 %
#2023078
b1000 &
b1000 %
#2023082
b100 &
b100 %
#2023086
b10 &
b10 %
#2023090
b1 &
b1 %
1#
#2023094
b0 &
0#
b0 %
0$
#3019868
b10111 !
1"
#3019870
b10111 &
b10111 %
1$
#3019871
0"
#3019874
b1000110 &
b1000110 %
#3019878
b100011 &
b100011 %
#3019882
b1101010 &
b1101010 %
#3019886
b110101 &
b110101 %
#3019890
b10100000 &
b10100000 %
#3019894
b1010000 &
b1010000 %
#3019898
b101000 &
b101000 %
#3019902
b10100 &
b10100 %
#3019906
b1010 &
b1010 %
#3019910
b101 &
b101 %
#3019914
b10000 &
b10000 %
#3019918
b1000 &
b1000 %
#3019922
b100 &
b100 %
#3019926
b10 &
b10 %
#3019930
b1 &
b1 %
1#
#3019934
b0 &
0#
b0 %
0$
#4500012
