
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22044 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 572.891 ; gain = 243.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (1#1) [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUController' [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUController' (2#1) [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/ALUController.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v:23]
	Parameter PC_W bound to: 8 - type: integer 
	Parameter INS_W bound to: 32 - type: integer 
	Parameter RF_ADDRESS bound to: 5 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter DM_ADDRESS bound to: 9 - type: integer 
	Parameter ALU_CC_W bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FlipFlop' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FlipFlop' (3#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/InstMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (4#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/InstMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'HalfAdder' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v:23]
WARNING: [Synth 8-3848] Net Cout in module/entity HalfAdder does not have driver. [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HalfAdder' (5#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (6#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX21' [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/MUX21.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX21' (8#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/MUX21.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (9#1) [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-567] referenced signal 'write_data' should be on the sensitivity list [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:52]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:52]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:52]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (10#1) [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor' (12#1) [C:/Projects/RISC-V/Processor/Processor.srcs/sources_1/new/processor.v:23]
WARNING: [Synth 8-3331] design HalfAdder has unconnected port Cout
WARNING: [Synth 8-3331] design InstMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design InstMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design ALUController has unconnected port ALUOp[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 646.699 ; gain = 316.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 646.699 ; gain = 316.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 646.699 ; gain = 316.813
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'read_data_reg' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[127]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[126]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[125]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[124]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[123]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[122]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[121]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[120]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[119]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[118]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[117]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[116]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[115]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[114]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[113]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[112]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[111]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[110]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[109]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[108]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[107]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[106]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[105]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[104]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[103]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[102]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[101]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[100]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[99]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[98]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[97]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[96]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[95]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[94]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[93]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[92]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[91]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[90]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[89]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[88]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[87]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[86]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[85]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[84]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[83]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[82]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[81]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[80]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[79]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[78]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[77]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[76]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[75]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[74]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[73]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[72]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[71]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[70]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[69]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[68]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[67]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[66]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[65]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29]' [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/DataMem.v:56]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 652.293 ; gain = 322.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 164   
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module InstMem 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
Module HalfAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MUX21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][4]' (FDCE) to 'datapath/reg_file/register_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][6]' (FDCE) to 'datapath/reg_file/register_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][7]' (FDCE) to 'datapath/reg_file/register_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][10]' (FDCE) to 'datapath/reg_file/register_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][31]' (FDCE) to 'datapath/reg_file/register_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][2]' (FDCE) to 'datapath/reg_file/register_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[20][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[21][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[22][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[23][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[18][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[19][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[28][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[29][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[30][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[31][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[24][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[25][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[26][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[27][3]' (FDCE) to 'datapath/reg_file/register_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[0][3]' (FDCE) to 'datapath/reg_file/register_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'datapath/reg_file/register_reg[8][3]' (FDCE) to 'datapath/reg_file/register_reg[10][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datapath/reg_file/register_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |    31|
|3     |LUT1   |    29|
|4     |LUT2   |    74|
|5     |LUT3   |    21|
|6     |LUT4   |    44|
|7     |LUT5   |   261|
|8     |LUT6   |  1514|
|9     |MUXF7  |   584|
|10    |MUXF8  |   258|
|11    |FDCE   |   384|
|12    |FDRE   |     6|
|13    |LD     |  4128|
|14    |IBUF   |     2|
|15    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  7380|
|2     |  datapath   |DataPath  |  7333|
|3     |    data_mem |DataMem   |  6016|
|4     |    alu      |alu_32    |    16|
|5     |    dflop    |FlipFlop  |   620|
|6     |    ha       |HalfAdder |     3|
|7     |    reg_file |RegFile   |   678|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 872.070 ; gain = 542.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 872.070 ; gain = 542.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 872.070 ; gain = 542.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 872.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'processor' is not ideal for floorplanning, since the cellview 'DataMem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 930.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4128 instances were transformed.
  LD => LDCE: 4128 instances

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 930.594 ; gain = 625.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 930.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/RISC-V/Processor/Processor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  8 15:02:30 2020...
