<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="hls_sim_clock_reset_10/sim/hls_sim_clock_reset.sv"
   type="SYSTEM_VERILOG"
   library="hls_sim_clock_reset_10" />
 <file
   path="sim/clock_reset.v"
   type="VERILOG"
   library="clock_reset"
   hasInlineConfiguration="true" />
 <topLevel name="clock_reset.clock_reset" />
 <deviceFamily name="stratix10" />
 <device name="1SX280HH3F55I1VG" />
</simPackage>
