INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerArchitecture/Experiment_1/Experiment_1.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
