Info: Starting: Create simulation model
Info: qsys-generate /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10 --family="Arria 10" --part=10AS016C3U19E2LG
Progress: Loading IP/fp_div_arria10.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 16.0]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fp_div_arria10.fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_div_arria10.fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_div_arria10: "Transforming system: fp_div_arria10"
Info: fp_div_arria10: Running transform generation_view_transform
Info: fp_div_arria10: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: fp_div_arria10: Running transform merlin_avalon_transform
Info: fp_div_arria10: Running transform merlin_avalon_transform took 0.008s
Info: fp_div_arria10: "Naming system components in system: fp_div_arria10"
Info: fp_div_arria10: "Processing generation queue"
Info: fp_div_arria10: "Generating: fp_div_arria10"
Info: fp_div_arria10: "Generating: fp_div_arria10_altera_fp_functions_160_ffbveaa"
Info: fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name fp_div_arria10_altera_fp_functions_160_ffbveaa -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_functions_0: Latency on Arria 10 is 12 cycles
Info: fp_functions_0: DSP Blocks Used: 5
Info: fp_functions_0: LUTs Used: 577
Info: fp_functions_0: Memory Bits Used: 32768
Info: fp_functions_0: Memory Blocks Used: 3
Info: fp_div_arria10: Done "fp_div_arria10" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/fp_div_arria10.spd --output-directory=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/fp_div_arria10.spd --output-directory=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10.qsys --synthesis=VHDL --output-directory=/home/kkara/ethz_home/Projects/ZipML-XeonFPGA/HW_HARPv2/IP/fp_div_arria10 --family="Arria 10" --part=10AS016C3U19E2LG
Progress: Loading IP/fp_div_arria10.qsys
Progress: Reading input file
Progress: Adding fp_functions_0 [altera_fp_functions 16.0]
Progress: Parameterizing module fp_functions_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fp_div_arria10.fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_div_arria10.fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_div_arria10: "Transforming system: fp_div_arria10"
Info: fp_div_arria10: Running transform generation_view_transform
Info: fp_div_arria10: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: fp_div_arria10: Running transform merlin_avalon_transform
Info: fp_div_arria10: Running transform merlin_avalon_transform took 0.008s
Info: fp_div_arria10: "Naming system components in system: fp_div_arria10"
Info: fp_div_arria10: "Processing generation queue"
Info: fp_div_arria10: "Generating: fp_div_arria10"
Info: fp_div_arria10: "Generating: fp_div_arria10_altera_fp_functions_160_ffbveaa"
Info: fp_functions_0: /home/kkara/Tools/altera_pro/16.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/kkara/Tools/altera_pro/16.0/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name fp_div_arria10_altera_fp_functions_160_ffbveaa -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_functions_0: Latency on Arria 10 is 12 cycles
Info: fp_functions_0: DSP Blocks Used: 5
Info: fp_functions_0: LUTs Used: 577
Info: fp_functions_0: Memory Bits Used: 32768
Info: fp_functions_0: Memory Blocks Used: 3
Info: fp_div_arria10: Done "fp_div_arria10" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
