<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ZXDOS_issue2.twx ZXDOS_issue2.ncd -o ZXDOS_issue2.twr
ZXDOS_issue2.pcf

</twCmdLine><twDesign>ZXDOS_issue2.ncd</twDesign><twDesignPath>ZXDOS_issue2.ncd</twDesignPath><twPCF>ZXDOS_issue2.pcf</twPCF><twPcfPath>ZXDOS_issue2.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;CLK_7&quot; PERIOD = 120 ns HIGH 50%;</twConstName><twItemCnt>19998</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1289</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.654</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 6 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>51.823</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_8</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>11.414</twTotPathDel><twClkSkew dest = "4.616" src = "1.077">-3.539</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_8</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.692</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>9.592</twRouteDel><twTotDel>11.414</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>51.983</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>11.251</twTotPathDel><twClkSkew dest = "4.616" src = "1.080">-3.536</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.529</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>9.429</twRouteDel><twTotDel>11.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>52.616</twSlack><twSrc BELType="FF">zxnext/timing_mod/hc_s_8</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>10.609</twTotPathDel><twClkSkew dest = "4.616" src = "1.089">-3.527</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/hc_s_8</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X12Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/hc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>8.787</twRouteDel><twTotDel>10.609</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_d_n_s_3 (SLICE_X13Y23.DX), 6 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>51.874</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_8</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_3</twDest><twTotPathDel>11.358</twTotPathDel><twClkSkew dest = "4.611" src = "1.077">-3.534</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_8</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.692</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_3</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>9.507</twRouteDel><twTotDel>11.358</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>52.034</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_7</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_3</twDest><twTotPathDel>11.195</twTotPathDel><twClkSkew dest = "4.611" src = "1.080">-3.531</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_7</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.529</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_3</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>9.344</twRouteDel><twTotDel>11.195</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>52.667</twSlack><twSrc BELType="FF">zxnext/timing_mod/hc_s_8</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_3</twDest><twTotPathDel>10.553</twTotPathDel><twClkSkew dest = "4.611" src = "1.089">-3.522</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/hc_s_8</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X12Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/hc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_m1_n</twComp><twBEL>zxnext/Mmux_cpu_di810</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>zxnext/Mmux_cpu_di89</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ps2_mouse_mod/mdpi&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di811</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>zxnext/Mmux_cpu_di810</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_3</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>8.702</twRouteDel><twTotDel>10.553</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 6 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>51.880</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_8</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>11.352</twTotPathDel><twClkSkew dest = "4.611" src = "1.077">-3.534</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_8</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.692</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sram_oe_n_active_1</twComp><twBEL>zxnext/Mmux_cpu_di411</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>zxnext/Mmux_cpu_di410</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di412</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/Mmux_cpu_di413</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di413</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>zxnext/Mmux_cpu_di414</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_F</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.004</twLogDel><twRouteDel>9.348</twRouteDel><twTotDel>11.352</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>52.040</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_7</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>11.189</twTotPathDel><twClkSkew dest = "4.611" src = "1.080">-3.531</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_7</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.529</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sram_oe_n_active_1</twComp><twBEL>zxnext/Mmux_cpu_di411</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>zxnext/Mmux_cpu_di410</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di412</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/Mmux_cpu_di413</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di413</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>zxnext/Mmux_cpu_di414</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_F</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.004</twLogDel><twRouteDel>9.185</twRouteDel><twTotDel>11.189</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>52.673</twSlack><twSrc BELType="FF">zxnext/timing_mod/hc_s_8</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>10.547</twTotPathDel><twClkSkew dest = "4.611" src = "1.089">-3.522</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/hc_s_8</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X12Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp><twBEL>zxnext/timing_mod/hc_s_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.887</twDelInfo><twComp>zxnext/timing_mod/hc_s&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sram_oe_n_active_1</twComp><twBEL>zxnext/Mmux_cpu_di411</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>zxnext/Mmux_cpu_di410</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di412</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/Mmux_cpu_di413</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_bf3b_ulap_mode&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di413</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>zxnext/Mmux_cpu_di414</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_F</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.004</twLogDel><twRouteDel>8.543</twRouteDel><twTotDel>10.547</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;CLK_7&quot; PERIOD = 120 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_d_n_s_4 (SLICE_X11Y28.AX), 6 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">zxnext/ula_mod/floating_bus_r_4</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_4</twDest><twTotPathDel>5.044</twTotPathDel><twClkSkew dest = "5.558" src = "0.870">-4.688</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/floating_bus_r_4</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="180.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>zxnext/cpu_mod/z80n/alu/Mmux_F_Out15</twComp><twBEL>zxnext/ula_mod/floating_bus_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>zxnext/ula_mod/floating_bus_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.747</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_4</twBEL></twPathDel><twLogDel>1.505</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>5.044</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="180.000">CLK_CPU</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.842</twSlack><twSrc BELType="FF">zxnext/ula_mod/floating_bus_en</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_4</twDest><twTotPathDel>3.266</twTotPathDel><twClkSkew dest = "2.542" src = "0.420">-2.122</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/floating_bus_en</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="180.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X13Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>zxnext/ula_mod/floating_bus_en</twComp><twBEL>zxnext/ula_mod/floating_bus_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>zxnext/ula_mod/floating_bus_en</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_4</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>3.266</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="180.000">CLK_CPU</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>61.591</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_6</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_4</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew dest = "2.542" src = "0.403">-2.139</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_6</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_4</twBEL></twPathDel><twLogDel>1.011</twLogDel><twRouteDel>3.021</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_4 (SLICE_X8Y28.AX), 6 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">zxnext/ula_mod/floating_bus_r_4</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_4</twDest><twTotPathDel>5.109</twTotPathDel><twClkSkew dest = "5.566" src = "0.870">-4.696</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/floating_bus_r_4</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y36.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="180.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>zxnext/cpu_mod/z80n/alu/Mmux_F_Out15</twComp><twBEL>zxnext/ula_mod/floating_bus_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>zxnext/ula_mod/floating_bus_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.951</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_4</twBEL></twPathDel><twLogDel>1.366</twLogDel><twRouteDel>3.743</twRouteDel><twTotDel>5.109</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="180.000">CLK_CPU</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.939</twSlack><twSrc BELType="FF">zxnext/ula_mod/floating_bus_en</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_4</twDest><twTotPathDel>3.371</twTotPathDel><twClkSkew dest = "2.550" src = "0.420">-2.130</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/floating_bus_en</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="180.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X13Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>zxnext/ula_mod/floating_bus_en</twComp><twBEL>zxnext/ula_mod/floating_bus_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>zxnext/ula_mod/floating_bus_en</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.499</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_4</twBEL></twPathDel><twLogDel>0.856</twLogDel><twRouteDel>2.515</twRouteDel><twTotDel>3.371</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="180.000">CLK_CPU</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>61.688</twSlack><twSrc BELType="FF">zxnext/timing_mod/vc_s_6</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_4</twDest><twTotPathDel>4.137</twTotPathDel><twClkSkew dest = "2.550" src = "0.403">-2.147</twClkSkew><twDelConst>60.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/timing_mod/vc_s_6</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X16Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X16Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;7&gt;</twComp><twBEL>zxnext/timing_mod/vc_s_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y33.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>zxnext/timing_mod/vc_s&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp><twBEL>zxnext/ula_mod/border_active_ula1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>zxnext/ula_mod/border_active_ula</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>zxnext/p3_timing_hw_en</twComp><twBEL>zxnext/Mmux_cpu_di108</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>zxnext/Mmux_cpu_di108</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.011</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.499</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_4</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>4.137</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="60.000">CLK_CPU</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_mod/flash_cnt_2 (SLICE_X10Y55.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">zxnext/ula_mod/flash_cnt_1</twSrc><twDest BELType="FF">zxnext/ula_mod/flash_cnt_2</twDest><twTotPathDel>0.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/flash_cnt_1</twSrc><twDest BELType='FF'>zxnext/ula_mod/flash_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="120.000">CLK_7</twSrcClk><twPathDel><twSite>SLICE_X10Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;3&gt;</twComp><twBEL>zxnext/ula_mod/flash_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;3&gt;</twComp><twBEL>zxnext/ula_mod/Mcount_flash_cnt_xor&lt;2&gt;11</twBEL><twBEL>zxnext/ula_mod/flash_cnt_2</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">CLK_7</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_7&quot; PERIOD = 120 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINPERIOD" name="Tbcper_I" slack="117.334" period="120.000" constraintValue="120.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i0/I1" logResource="BUFGMUX1_i0/I1" locationPin="BUFGMUX_X3Y8.I1" clockNet="CLK_7"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tbcper_I" slack="117.334" period="120.000" constraintValue="120.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i2/I0" logResource="BUFGMUX1_i2/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="CLK_i0"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tockper" slack="117.751" period="120.000" constraintValue="120.000" deviceLimit="2.249" freqLimit="444.642" physResource="zxnext/spi_master_mod/sck/CLK0" logResource="zxnext/spi_master_mod/sck/CK0" locationPin="OLOGIC_X4Y2.CLK0" clockNet="CLK_CPU"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;CLK_14&quot; PERIOD = 60 ns HIGH 50%;</twConstName><twItemCnt>45508</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>470</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.138</twMinPer></twConstHead><twPathRptBanner iPaths="87" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_mod/ula_pixel_2 (SLICE_X11Y56.C4), 87 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.931</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_0</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_2</twDest><twTotPathDel>7.891</twTotPathDel><twClkSkew dest = "0.422" src = "0.439">0.017</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_0</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>zxnext/ulanext_format_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N1034</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36</twBEL><twBEL>zxnext/ula_mod/ula_pixel_2</twBEL></twPathDel><twLogDel>2.575</twLogDel><twRouteDel>5.316</twRouteDel><twTotDel>7.891</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.165</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_5</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_2</twDest><twTotPathDel>7.660</twTotPathDel><twClkSkew dest = "0.302" src = "0.316">0.014</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_5</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X13Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;7&gt;</twComp><twBEL>zxnext/ulanext_format_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>zxnext/ulanext_format_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N1034</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36</twBEL><twBEL>zxnext/ula_mod/ula_pixel_2</twBEL></twPathDel><twLogDel>2.575</twLogDel><twRouteDel>5.085</twRouteDel><twTotDel>7.660</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.189</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_3</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_2</twDest><twTotPathDel>7.633</twTotPathDel><twClkSkew dest = "0.422" src = "0.439">0.017</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_3</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N1034</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;7&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT34</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT36</twBEL><twBEL>zxnext/ula_mod/ula_pixel_2</twBEL></twPathDel><twLogDel>2.316</twLogDel><twRouteDel>5.317</twRouteDel><twTotDel>7.633</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_mod/ula_pixel_1 (SLICE_X11Y55.B5), 90 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.054</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_0</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_1</twDest><twTotPathDel>7.768</twTotPathDel><twClkSkew dest = "0.422" src = "0.439">0.017</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_0</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>zxnext/ulanext_format_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;3&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25</twBEL><twBEL>zxnext/ula_mod/ula_pixel_1</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>5.447</twRouteDel><twTotDel>7.768</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.288</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_5</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_1</twDest><twTotPathDel>7.537</twTotPathDel><twClkSkew dest = "0.302" src = "0.316">0.014</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_5</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X13Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;7&gt;</twComp><twBEL>zxnext/ulanext_format_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>zxnext/ulanext_format_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;3&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25</twBEL><twBEL>zxnext/ula_mod/ula_pixel_1</twBEL></twPathDel><twLogDel>2.321</twLogDel><twRouteDel>5.216</twRouteDel><twTotDel>7.537</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.312</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_3</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_1</twDest><twTotPathDel>7.510</twTotPathDel><twClkSkew dest = "0.422" src = "0.439">0.017</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_3</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>zxnext/ula_mod/flash_cnt&lt;3&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT24</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT23</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_86_o&lt;7&gt;1</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT25</twBEL><twBEL>zxnext/ula_mod/ula_pixel_1</twBEL></twPathDel><twLogDel>2.062</twLogDel><twRouteDel>5.448</twRouteDel><twTotDel>7.510</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="87" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_mod/ula_pixel_3 (SLICE_X13Y56.C4), 87 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.403</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_0</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_3</twDest><twTotPathDel>7.414</twTotPathDel><twClkSkew dest = "0.417" src = "0.439">0.022</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_0</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>zxnext/ulanext_format_0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46</twBEL><twBEL>zxnext/ula_mod/ula_pixel_3</twBEL></twPathDel><twLogDel>2.411</twLogDel><twRouteDel>5.003</twRouteDel><twTotDel>7.414</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.637</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_5</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_3</twDest><twTotPathDel>7.183</twTotPathDel><twClkSkew dest = "0.297" src = "0.316">0.019</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_5</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X13Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;7&gt;</twComp><twBEL>zxnext/ulanext_format_0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>zxnext/ulanext_format_0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_82_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46</twBEL><twBEL>zxnext/ula_mod/ula_pixel_3</twBEL></twPathDel><twLogDel>2.411</twLogDel><twRouteDel>4.772</twRouteDel><twTotDel>7.183</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.661</twSlack><twSrc BELType="FF">zxnext/ulanext_format_0_3</twSrc><twDest BELType="FF">zxnext/ula_mod/ula_pixel_3</twDest><twTotPathDel>7.156</twTotPathDel><twClkSkew dest = "0.417" src = "0.439">0.022</twClkSkew><twDelConst>30.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.314" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.161</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/ulanext_format_0_3</twSrc><twDest BELType='FF'>zxnext/ula_mod/ula_pixel_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X19Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp><twBEL>zxnext/ulanext_format_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>zxnext/ulanext_format_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp><twBEL>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>zxnext/ula_mod/GND_166_o_i_ulanext_format[7]_equal_84_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT8111</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT811</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/rgb_vsync_n_7</twComp><twBEL>zxnext/ula_mod/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>zxnext/ula_mod/n0171</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT43</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT42</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT45</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT44</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>zxnext/ula_mod/ula_pixel&lt;4&gt;</twComp><twBEL>zxnext/ula_mod/Mmux_GND_166_o_GND_166_o_mux_94_OUT46</twBEL><twBEL>zxnext/ula_mod/ula_pixel_3</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>5.004</twRouteDel><twTotDel>7.156</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">CLK_14</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;CLK_14&quot; PERIOD = 60 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/Mshreg_transparent_rgb_2_0 (SLICE_X34Y49.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">zxnext/transparent_rgb_0_0</twSrc><twDest BELType="FF">zxnext/Mshreg_transparent_rgb_2_0</twDest><twTotPathDel>0.246</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/transparent_rgb_0_0</twSrc><twDest BELType='FF'>zxnext/Mshreg_transparent_rgb_2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X35Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>zxnext/transparent_rgb_0&lt;3&gt;</twComp><twBEL>zxnext/transparent_rgb_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y49.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>zxnext/transparent_rgb_0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y49.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>zxnext/transparent_rgb_2&lt;2&gt;</twComp><twBEL>zxnext/Mshreg_transparent_rgb_2_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/Mshreg_ula_en_2 (SLICE_X34Y47.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">zxnext/ula_en_0</twSrc><twDest BELType="FF">zxnext/Mshreg_ula_en_2</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.130" src = "0.128">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_en_0</twSrc><twDest BELType='FF'>zxnext/Mshreg_ula_en_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X37Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>zxnext/ula_en_0</twComp><twBEL>zxnext/ula_en_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>zxnext/ula_en_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>zxnext/ula_blend_mode_2&lt;1&gt;</twComp><twBEL>zxnext/Mshreg_ula_en_2</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_mod/attr_scroll_r_0 (SLICE_X7Y61.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">zxnext/ula_mod/attr_scroll_r_0</twSrc><twDest BELType="FF">zxnext/ula_mod/attr_scroll_r_0</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_mod/attr_scroll_r_0</twSrc><twDest BELType='FF'>zxnext/ula_mod/attr_scroll_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twSrcClk><twPathDel><twSite>SLICE_X7Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>zxnext/ula_mod/attr_scroll_r&lt;2&gt;</twComp><twBEL>zxnext/ula_mod/attr_scroll_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>zxnext/ula_mod/attr_scroll_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>zxnext/ula_mod/attr_scroll_r&lt;2&gt;</twComp><twBEL>zxnext/ula_mod/Mcount_attr_scroll_r_xor&lt;0&gt;11</twBEL><twBEL>zxnext/ula_mod/attr_scroll_r_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">CLK_14</twDestClk><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_14&quot; PERIOD = 60 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="56.430" period="60.000" constraintValue="60.000" deviceLimit="3.570" freqLimit="280.112" physResource="sc_mod/u_run/Mram_ram_q/CLKA" logResource="sc_mod/u_run/Mram_ram_q/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="CLK_14"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="57.334" period="60.000" constraintValue="60.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i1/I0" logResource="BUFGMUX1_i1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="CLK_14"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tbcper_I" slack="57.334" period="60.000" constraintValue="60.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i2/I1" logResource="BUFGMUX1_i2/I1" locationPin="BUFGMUX_X3Y13.I1" clockNet="CLK_i1"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_28_div&lt;6&gt;&quot; PERIOD = 3840 ns HIGH 50%;</twConstName><twItemCnt>105</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.911</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_6 (SLICE_X36Y11.A2), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.089</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_5</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_6</twDest><twTotPathDel>2.863</twTotPathDel><twClkSkew dest = "0.218" src = "0.231">0.013</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_5</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y11.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;6&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;6&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>N638</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;6&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;6&gt;1</twBEL><twBEL>ps2_kbd_mod/ps2_alt0/count_6</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.576</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_0</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_6</twDest><twTotPathDel>2.376</twTotPathDel><twClkSkew dest = "0.218" src = "0.231">0.013</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_0</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y11.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;6&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;6&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y11.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>N638</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;6&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;6&gt;1</twBEL><twBEL>ps2_kbd_mod/ps2_alt0/count_6</twBEL></twPathDel><twLogDel>1.077</twLogDel><twRouteDel>1.299</twRouteDel><twTotDel>2.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_4 (SLICE_X37Y11.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.090</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_4</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_4</twDest><twTotPathDel>2.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_4</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_4</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>2.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.126</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_3</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_4</twDest><twTotPathDel>2.839</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_3</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_4</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.334</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_1</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_4</twDest><twTotPathDel>2.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_1</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_4</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>2.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_1 (SLICE_X37Y11.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.093</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_4</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_1</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_4</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_1</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.129</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_3</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_1</twDest><twTotPathDel>2.836</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_3</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_1</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3837.337</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_1</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_1</twDest><twTotPathDel>2.628</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3840.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_1</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv_bdd0</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkheld</twComp><twBEL>ps2_kbd_mod/ps2_alt0/_n0217_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/_n0217_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_1</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>2.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_28_div&lt;6&gt;&quot; PERIOD = 3840 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_5 (SLICE_X37Y11.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_5</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_5</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_5</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;5&gt;11</twBEL><twBEL>ps2_kbd_mod/ps2_alt0/count_5</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_6 (SLICE_X36Y11.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_2</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_6</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew dest = "0.156" src = "0.147">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_2</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y11.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;6&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Result&lt;6&gt;1</twBEL><twBEL>ps2_kbd_mod/ps2_alt0/count_6</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_kbd_mod/ps2_alt0/count_0 (SLICE_X37Y11.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/count_0</twSrc><twDest BELType="FF">ps2_kbd_mod/ps2_alt0/count_0</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/count_0</twSrc><twDest BELType='FF'>ps2_kbd_mod/ps2_alt0/count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/count&lt;5&gt;</twComp><twBEL>ps2_kbd_mod/ps2_alt0/Mcount_count_xor&lt;0&gt;11_INV_0</twBEL><twBEL>ps2_kbd_mod/ps2_alt0/count_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3840.000">clk_28_div&lt;6&gt;</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_28_div&lt;6&gt;&quot; PERIOD = 3840 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="3839.525" period="3840.000" constraintValue="3840.000" deviceLimit="0.475" freqLimit="2105.263" physResource="ps2_kbd_mod/ps2_alt0/count&lt;6&gt;/CLK" logResource="ps2_kbd_mod/ps2_alt0/count_6/CK" locationPin="SLICE_X36Y11.CLK" clockNet="clk_28_div&lt;6&gt;"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="3839.530" period="3840.000" constraintValue="3840.000" deviceLimit="0.470" freqLimit="2127.660" physResource="ps2_kbd_mod/ps2_alt0/rcount_0/CLK" logResource="ps2_kbd_mod/ps2_alt0/fcount_0/CK" locationPin="SLICE_X33Y6.CLK" clockNet="clk_28_div&lt;6&gt;"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="3839.530" period="3840.000" constraintValue="3840.000" deviceLimit="0.470" freqLimit="2127.660" physResource="ps2_kbd_mod/ps2_alt0/rcount_0/CLK" logResource="ps2_kbd_mod/ps2_alt0/rcount_0/CK" locationPin="SLICE_X33Y6.CLK" clockNet="clk_28_div&lt;6&gt;"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_28_div&lt;7&gt;&quot; PERIOD = 7680 ns HIGH 50%;</twConstName><twItemCnt>1498</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>427</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.620</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/msend_7 (SLICE_X24Y15.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7673.380</twSlack><twSrc BELType="RAM">ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_7</twDest><twTotPathDel>5.570</twTotPathDel><twClkSkew dest = "0.786" src = "1.801">1.015</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y2.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>RAMB8_X1Y2.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ps2_mouse_mod/Mram__n0252</twComp><twBEL>ps2_mouse_mod/Mram__n0252</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>ps2_mouse_mod/_n0252&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pll/PLL_DRP_inst/_n0075&lt;0&gt;</twComp><twBEL>ps2_mouse_mod/msend_7</twBEL></twPathDel><twLogDel>2.444</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>5.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.761</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_3</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_7</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew dest = "0.786" src = "0.992">0.206</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_3</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pll/PLL_DRP_inst/_n0075&lt;0&gt;</twComp><twBEL>ps2_mouse_mod/msend_7</twBEL></twPathDel><twLogDel>1.333</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.841</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_5</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_7</twDest><twTotPathDel>3.987</twTotPathDel><twClkSkew dest = "0.564" src = "0.701">0.137</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_5</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ps2_mouse_mod/msend&lt;8&gt;</twComp><twBEL>ps2_mouse_mod/msend_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>ps2_mouse_mod/msend&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>pll/PLL_DRP_inst/_n0075&lt;0&gt;</twComp><twBEL>ps2_mouse_mod/msend_7</twBEL></twPathDel><twLogDel>1.379</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/msend_2 (SLICE_X29Y9.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7673.510</twSlack><twSrc BELType="RAM">ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_2</twDest><twTotPathDel>5.593</twTotPathDel><twClkSkew dest = "0.939" src = "1.801">0.862</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y2.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>RAMB8_X1Y2.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ps2_mouse_mod/Mram__n0252</twComp><twBEL>ps2_mouse_mod/Mram__n0252</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>ps2_mouse_mod/_n0252&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_2</twBEL></twPathDel><twLogDel>2.545</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>5.593</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.944</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_3</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_2</twDest><twTotPathDel>4.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_3</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_2</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>4.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.959</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_5</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_2</twDest><twTotPathDel>4.010</twTotPathDel><twClkSkew dest = "0.939" src = "0.935">-0.004</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_5</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ps2_mouse_mod/msend&lt;8&gt;</twComp><twBEL>ps2_mouse_mod/msend_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>ps2_mouse_mod/msend&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_2</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>4.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/msend_10 (SLICE_X29Y9.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7673.515</twSlack><twSrc BELType="RAM">ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_10</twDest><twTotPathDel>5.588</twTotPathDel><twClkSkew dest = "0.939" src = "1.801">0.862</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ps2_mouse_mod/Mram__n0252</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X1Y2.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>RAMB8_X1Y2.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>ps2_mouse_mod/Mram__n0252</twComp><twBEL>ps2_mouse_mod/Mram__n0252</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>ps2_mouse_mod/_n0252&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_10</twBEL></twPathDel><twLogDel>2.540</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>5.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.949</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_3</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_10</twDest><twTotPathDel>4.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_3</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_10</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>2.587</twRouteDel><twTotDel>4.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7675.964</twSlack><twSrc BELType="FF">ps2_mouse_mod/msend_5</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_10</twDest><twTotPathDel>4.005</twTotPathDel><twClkSkew dest = "0.939" src = "0.935">-0.004</twClkSkew><twDelConst>7680.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/msend_5</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ps2_mouse_mod/msend&lt;8&gt;</twComp><twBEL>ps2_mouse_mod/msend_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>ps2_mouse_mod/msend&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_1&lt;7&gt;</twComp><twBEL>ps2_mouse_mod/msready&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y11.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>ps2_mouse_mod/msready&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y11.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ps2_mouse_mod/mclkneg</twComp><twBEL>ps2_mouse_mod/_n0191_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>ps2_mouse_mod/_n0191_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/msend_10</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>4.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_28_div&lt;7&gt;&quot; PERIOD = 7680 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/mreceive_7 (SLICE_X22Y20.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">ps2_mouse_mod/mreceive_8</twSrc><twDest BELType="FF">ps2_mouse_mod/mreceive_7</twDest><twTotPathDel>0.695</twTotPathDel><twClkSkew dest = "0.449" src = "0.001">-0.448</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/mreceive_8</twSrc><twDest BELType='FF'>ps2_mouse_mod/mreceive_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X25Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ps2_mouse_mod/mreceive&lt;10&gt;</twComp><twBEL>ps2_mouse_mod/mreceive_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.456</twDelInfo><twComp>ps2_mouse_mod/mreceive&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>ps2_mouse_mod/mreceive&lt;6&gt;</twComp><twBEL>ps2_mouse_mod/mreceive_7</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.456</twRouteDel><twTotDel>0.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/msend_2 (SLICE_X29Y9.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.345</twSlack><twSrc BELType="FF">ps2_mouse_mod/mcmd_cnt_2</twSrc><twDest BELType="FF">ps2_mouse_mod/msend_2</twDest><twTotPathDel>0.623</twTotPathDel><twClkSkew dest = "0.498" src = "0.220">-0.278</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/mcmd_cnt_2</twSrc><twDest BELType='FF'>ps2_mouse_mod/msend_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ps2_mouse_mod/mcmd_cnt&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/mcmd_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.C5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>ps2_mouse_mod/mcmd_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ps2_mouse_mod/msend&lt;3&gt;</twComp><twBEL>ps2_mouse_mod/mux411</twBEL><twBEL>ps2_mouse_mod/msend_2</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_mouse_mod/mstate_1 (SLICE_X31Y11.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">ps2_mouse_mod/mstate_2</twSrc><twDest BELType="FF">ps2_mouse_mod/mstate_1</twDest><twTotPathDel>0.746</twTotPathDel><twClkSkew dest = "0.589" src = "0.220">-0.369</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ps2_mouse_mod/mstate_2</twSrc><twDest BELType='FF'>ps2_mouse_mod/mstate_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y11.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ps2_mouse_mod/mstate&lt;2&gt;</twComp><twBEL>ps2_mouse_mod/mstate_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>ps2_mouse_mod/mstate&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>ps2_mouse_mod/mstate&lt;1&gt;</twComp><twBEL>ps2_mouse_mod/Mmux_mnext23</twBEL><twBEL>ps2_mouse_mod/mstate_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7680.000">clk_28_div&lt;7&gt;</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_28_div&lt;7&gt;&quot; PERIOD = 7680 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="7676.430" period="7680.000" constraintValue="7680.000" deviceLimit="3.570" freqLimit="280.112" physResource="ps2_mouse_mod/Mram__n0252/CLKAWRCLK" logResource="ps2_mouse_mod/Mram__n0252/CLKAWRCLK" locationPin="RAMB8_X1Y2.CLKAWRCLK" clockNet="clk_28_div&lt;7&gt;"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tcp" slack="7679.520" period="7680.000" constraintValue="7680.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ps2_mouse_mod/mtimer&lt;3&gt;/CLK" logResource="ps2_mouse_mod/mtimer_0/CK" locationPin="SLICE_X30Y8.CLK" clockNet="clk_28_div&lt;7&gt;"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tcp" slack="7679.520" period="7680.000" constraintValue="7680.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ps2_mouse_mod/mtimer&lt;3&gt;/CLK" logResource="ps2_mouse_mod/mtimer_1/CK" locationPin="SLICE_X30Y8.CLK" clockNet="clk_28_div&lt;7&gt;"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;CLK_3M5_CONT&quot; PERIOD = 240 ns HIGH 50%;</twConstName><twItemCnt>12069309</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3876</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>50.404</twMinPer></twConstHead><twPathRptBanner iPaths="15110" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 15110 paths
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.798</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>24.862</twTotPathDel><twClkSkew dest = "0.297" src = "0.335">0.038</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>4.305</twLogDel><twRouteDel>20.557</twRouteDel><twTotDel>24.862</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.864</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>24.796</twTotPathDel><twClkSkew dest = "0.297" src = "0.335">0.038</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_iorq_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>zxnext/cpu_iorq_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>4.046</twLogDel><twRouteDel>20.750</twRouteDel><twTotDel>24.796</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.888</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>24.772</twTotPathDel><twClkSkew dest = "0.297" src = "0.335">0.038</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_F</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>4.304</twLogDel><twRouteDel>20.468</twRouteDel><twTotDel>24.772</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11064" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 11064 paths
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.822</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>24.843</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>4.386</twLogDel><twRouteDel>20.457</twRouteDel><twTotDel>24.843</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.888</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>24.777</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_iorq_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>zxnext/cpu_iorq_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>4.127</twLogDel><twRouteDel>20.650</twRouteDel><twTotDel>24.777</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.999</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_6</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>24.666</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_6</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">2.585</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>4.386</twLogDel><twRouteDel>20.280</twRouteDel><twTotDel>24.666</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15110" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_1 (SLICE_X10Y23.BX), 15110 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.846</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>24.819</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>4.276</twLogDel><twRouteDel>20.543</twRouteDel><twTotDel>24.819</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.912</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>24.753</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_iorq_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>zxnext/cpu_iorq_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>4.017</twLogDel><twRouteDel>20.736</twRouteDel><twTotDel>24.753</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>94.936</twSlack><twSrc BELType="FF">zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>24.729</twTotPathDel><twClkSkew dest = "0.302" src = "0.335">0.033</twClkSkew><twDelConst>120.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_mod/z80n/IR_7</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y32.D4</twSite><twDelType>net</twDelType><twFanCnt>150</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_Write68</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Write67</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/spi_master_mod/miso_dat&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.598</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/_n5815&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll/PLL_DRP_inst/DEN</twComp><twBEL>zxnext/cpu_mod/z80n/mcode/Mmux_IORQ12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>zxnext/cpu_mod/IORQ</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>zxnext/Mmux_cpu_rd_n1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>o_zxn_cpu_rd_n</twComp><twBEL>zxnext/Mmux_cpu_rd_n12</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y31.C5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>zxn_cpu_rd_n</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>zxnext/ulap_palette_rd_dly</twComp><twBEL>zxnext/iord1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.B3</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>zxnext/iord</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N908</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N1236</twComp><twBEL>zxnext/port_1f_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>zxnext/port_1f_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.D4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_F</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>4.275</twLogDel><twRouteDel>20.454</twRouteDel><twTotDel>24.729</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">CLK_CPU</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;CLK_3M5_CONT&quot; PERIOD = 240 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/cpu_busreq_n_s (SLICE_X0Y45.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">zxnext/dma_mod/cpu_busreq_n_s</twSrc><twDest BELType="FF">zxnext/dma_mod/cpu_busreq_n_s</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/dma_mod/cpu_busreq_n_s</twSrc><twDest BELType='FF'>zxnext/dma_mod/cpu_busreq_n_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="240.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X0Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>zxnext/dma_mod/cpu_busreq_n_s</twComp><twBEL>zxnext/dma_mod/cpu_busreq_n_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>zxnext/dma_mod/cpu_busreq_n_s</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>zxnext/dma_mod/cpu_busreq_n_s</twComp><twBEL>zxnext/dma_mod/cpu_busreq_n_s_rstpot</twBEL><twBEL>zxnext/dma_mod/cpu_busreq_n_s</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="240.000">CLK_CPU</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/ula_int_count_3 (SLICE_X9Y41.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">zxnext/ula_int_count_2</twSrc><twDest BELType="FF">zxnext/ula_int_count_3</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/ula_int_count_2</twSrc><twDest BELType='FF'>zxnext/ula_int_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="240.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X9Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>zxnext/ula_int_count&lt;2&gt;</twComp><twBEL>zxnext/ula_int_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>zxnext/ula_int_count&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>zxnext/ula_int_count&lt;2&gt;</twComp><twBEL>zxnext/Mcount_ula_int_count_xor&lt;3&gt;11</twBEL><twBEL>zxnext/ula_int_count_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="240.000">CLK_CPU</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/spi_master_mod/counter_0 (SLICE_X20Y22.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">zxnext/spi_master_mod/counter_0</twSrc><twDest BELType="FF">zxnext/spi_master_mod/counter_0</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/spi_master_mod/counter_0</twSrc><twDest BELType='FF'>zxnext/spi_master_mod/counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y22.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="360.000">CLK_CPU</twSrcClk><twPathDel><twSite>SLICE_X20Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>zxnext/spi_master_mod/counter&lt;2&gt;</twComp><twBEL>zxnext/spi_master_mod/counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>zxnext/spi_master_mod/counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>zxnext/spi_master_mod/counter&lt;2&gt;</twComp><twBEL>zxnext/spi_master_mod/Mcount_counter_xor&lt;0&gt;11_INV_0</twBEL><twBEL>zxnext/spi_master_mod/counter_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="360.000">CLK_CPU</twDestClk><twPctLog>90.1</twPctLog><twPctRoute>9.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="152"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_3M5_CONT&quot; PERIOD = 240 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="153" type="MINPERIOD" name="Tbcper_I" slack="237.334" period="240.000" constraintValue="240.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i0/I0" logResource="BUFGMUX1_i0/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="CLK_3M5_CONT"/><twPinLimit anchorID="154" type="MINPERIOD" name="Tbcper_I" slack="237.334" period="240.000" constraintValue="240.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFGMUX1_i2/I0" logResource="BUFGMUX1_i2/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="CLK_i0"/><twPinLimit anchorID="155" type="MINPERIOD" name="Tockper" slack="237.751" period="240.000" constraintValue="240.000" deviceLimit="2.249" freqLimit="444.642" physResource="zxnext/spi_master_mod/sck/CLK0" logResource="zxnext/spi_master_mod/sck/CK0" locationPin="OLOGIC_X4Y2.CLK0" clockNet="CLK_CPU"/></twPinLimitRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TSF2P = MAXDELAY FROM TIMEGRP &quot;FFS&quot; TO TIMEGRP &quot;PADS&quot; 26 ns;</twConstName><twItemCnt>118</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>78</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>10.955</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ram2_we_n_o (N5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>15.045</twSlack><twSrc BELType="FF">sram_cs_n_active_1</twSrc><twDest BELType="PAD">ram2_we_n_o</twDest><twTotPathDel>10.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sram_cs_n_active_1</twSrc><twDest BELType='PAD'>ram2_we_n_o</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X13Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sram_data_H_active</twComp><twBEL>sram_cs_n_active_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.302</twDelInfo><twComp>sram_cs_n_active&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16</twComp><twBEL>ram2_we_n_o1</twBEL></twPathDel><twPathDel><twSite>N5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.074</twDelInfo><twComp>ram2_we_n_o_OBUF</twComp></twPathDel><twPathDel><twSite>N5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram2_we_n_o</twComp><twBEL>ram2_we_n_o_OBUF</twBEL><twBEL>ram2_we_n_o</twBEL></twPathDel><twLogDel>3.579</twLogDel><twRouteDel>7.376</twRouteDel><twTotDel>10.955</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>16.415</twSlack><twSrc BELType="FF">ram_we_n_o</twSrc><twDest BELType="PAD">ram2_we_n_o</twDest><twTotPathDel>9.585</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ram_we_n_o</twSrc><twDest BELType='PAD'>ram2_we_n_o</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_HDMI</twSrcClk><twPathDel><twSite>SLICE_X10Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ram_we_n_o</twComp><twBEL>ram_we_n_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>ram_we_n_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16</twComp><twBEL>ram2_we_n_o1</twBEL></twPathDel><twPathDel><twSite>N5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.074</twDelInfo><twComp>ram2_we_n_o_OBUF</twComp></twPathDel><twPathDel><twSite>N5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram2_we_n_o</twComp><twBEL>ram2_we_n_o_OBUF</twBEL><twBEL>ram2_we_n_o</twBEL></twPathDel><twLogDel>3.674</twLogDel><twRouteDel>5.911</twRouteDel><twTotDel>9.585</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ram1_we_n_o (M16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>15.802</twSlack><twSrc BELType="FF">sram_cs_n_active_0</twSrc><twDest BELType="PAD">ram1_we_n_o</twDest><twTotPathDel>10.198</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sram_cs_n_active_0</twSrc><twDest BELType='PAD'>ram1_we_n_o</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X13Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sram_data_H_active</twComp><twBEL>sram_cs_n_active_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.288</twDelInfo><twComp>sram_cs_n_active&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16</twComp><twBEL>ram1_we_n_o1</twBEL></twPathDel><twPathDel><twSite>M16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.409</twDelInfo><twComp>ram1_we_n_o_OBUF</twComp></twPathDel><twPathDel><twSite>M16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram1_we_n_o</twComp><twBEL>ram1_we_n_o_OBUF</twBEL><twBEL>ram1_we_n_o</twBEL></twPathDel><twLogDel>3.501</twLogDel><twRouteDel>6.697</twRouteDel><twTotDel>10.198</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>17.158</twSlack><twSrc BELType="FF">ram_we_n_o</twSrc><twDest BELType="PAD">ram1_we_n_o</twDest><twTotPathDel>8.842</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ram_we_n_o</twSrc><twDest BELType='PAD'>ram1_we_n_o</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">CLK_HDMI</twSrcClk><twPathDel><twSite>SLICE_X10Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ram_we_n_o</twComp><twBEL>ram_we_n_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>ram_we_n_o</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/cpu_mod/z80n/Mmux_PC[15]_Z80N_command_s[4]_MUX_1364_o16</twComp><twBEL>ram1_we_n_o1</twBEL></twPathDel><twPathDel><twSite>M16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.409</twDelInfo><twComp>ram1_we_n_o_OBUF</twComp></twPathDel><twPathDel><twSite>M16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>ram1_we_n_o</twComp><twBEL>ram1_we_n_o_OBUF</twBEL><twBEL>ram1_we_n_o</twBEL></twPathDel><twLogDel>3.596</twLogDel><twRouteDel>5.246</twRouteDel><twTotDel>8.842</twTotDel><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ps2_clk_io (M11.PAD), 5 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>17.753</twSlack><twSrc BELType="FF">zxnext/nr_06_ps2_mode</twSrc><twDest BELType="PAD">ps2_clk_io</twDest><twTotPathDel>8.247</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_06_ps2_mode</twSrc><twDest BELType='PAD'>ps2_clk_io</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X31Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_06_ps2_mode</twComp><twBEL>zxnext/nr_06_ps2_mode</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y2.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.379</twDelInfo><twComp>zxnext/nr_06_ps2_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y2.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_2&lt;3&gt;</twComp><twBEL>ps2_kbd_clock_out_en_ps2_mouse_clock_out_OR_158_o_inv1</twBEL></twPathDel><twPathDel><twSite>M11.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>ps2_kbd_clock_out_en_ps2_mouse_clock_out_OR_158_o_inv</twComp></twPathDel><twPathDel><twSite>M11.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>ps2_clk_io</twComp><twBEL>ps2_clk_io_IOBUF/OBUFT</twBEL><twBEL>ps2_clk_io</twBEL></twPathDel><twLogDel>3.379</twLogDel><twRouteDel>4.868</twRouteDel><twTotDel>8.247</twTotDel><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>17.787</twSlack><twSrc BELType="FF">zxnext/nr_06_ps2_mode</twSrc><twDest BELType="PAD">ps2_clk_io</twDest><twTotPathDel>8.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_06_ps2_mode</twSrc><twDest BELType='PAD'>ps2_clk_io</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X31Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_06_ps2_mode</twComp><twBEL>zxnext/nr_06_ps2_mode</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>zxnext/nr_06_ps2_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_4&lt;3&gt;</twComp><twBEL>Mmux_Z_7_o_ps2_kbd_clock_out_MUX_307_o11</twBEL></twPathDel><twPathDel><twSite>M11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>ps2_clk_io_IOBUF</twComp></twPathDel><twPathDel><twSite>M11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>ps2_clk_io</twComp><twBEL>ps2_clk_io_IOBUF/OBUFT</twBEL><twBEL>ps2_clk_io</twBEL></twPathDel><twLogDel>3.301</twLogDel><twRouteDel>4.912</twRouteDel><twTotDel>8.213</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathFromToDelay"><twSlack>18.731</twSlack><twSrc BELType="FF">ps2_kbd_mod/ps2_alt0/ps2_clk_out</twSrc><twDest BELType="PAD">ps2_clk_io</twDest><twTotPathDel>7.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ps2_kbd_mod/ps2_alt0/ps2_clk_out</twSrc><twDest BELType='PAD'>ps2_clk_io</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_28_div&lt;6&gt;</twSrcClk><twPathDel><twSite>SLICE_X35Y6.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/sigclkreleased</twComp><twBEL>ps2_kbd_mod/ps2_alt0/ps2_clk_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>ps2_kbd_mod/ps2_alt0/ps2_clk_out</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/turbosound_mod/psg2/reg_4&lt;3&gt;</twComp><twBEL>Mmux_Z_7_o_ps2_kbd_clock_out_MUX_307_o11</twBEL></twPathDel><twPathDel><twSite>M11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>ps2_clk_io_IOBUF</twComp></twPathDel><twPathDel><twSite>M11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>ps2_clk_io</twComp><twBEL>ps2_clk_io_IOBUF/OBUFT</twBEL><twBEL>ps2_clk_io</twBEL></twPathDel><twLogDel>3.389</twLogDel><twRouteDel>3.880</twRouteDel><twTotDel>7.269</twTotDel><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TSF2P = MAXDELAY FROM TIMEGRP &quot;FFS&quot; TO TIMEGRP &quot;PADS&quot; 26 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audioext_l_o (H11.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="171"><twSlack>1.847</twSlack><twSrc BELType="FF">audioext_l_o</twSrc><twDest BELType="PAD">audioext_l_o</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audioext_l_o</twSrc><twDest BELType='PAD'>audioext_l_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X18Y38.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>OLOGIC_X18Y38.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>audioext_l_o_OBUF</twComp><twBEL>audioext_l_o</twBEL></twPathDel><twPathDel><twSite>H11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>audioext_l_o_OBUF</twComp></twPathDel><twPathDel><twSite>H11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.321</twDelInfo><twComp>audioext_l_o</twComp><twBEL>audioext_l_o_OBUF</twBEL><twBEL>audioext_l_o</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.847</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audioext_r_o (H13.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="172"><twSlack>1.847</twSlack><twSrc BELType="FF">audioext_r_o</twSrc><twDest BELType="PAD">audioext_r_o</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audioext_r_o</twSrc><twDest BELType='PAD'>audioext_r_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X18Y37.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>OLOGIC_X18Y37.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>audioext_r_o_OBUF</twComp><twBEL>audioext_r_o</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>audioext_r_o_OBUF</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.321</twDelInfo><twComp>audioext_r_o</twComp><twBEL>audioext_r_o_OBUF</twBEL><twBEL>audioext_r_o</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.847</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hsync_o (G12.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="173"><twSlack>1.856</twSlack><twSrc BELType="FF">hsync_o</twSrc><twDest BELType="PAD">hsync_o</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hsync_o</twSrc><twDest BELType='PAD'>hsync_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X18Y39.CLK0</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CLK_28</twSrcClk><twPathDel><twSite>OLOGIC_X18Y39.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>hsync_o_OBUF</twComp><twBEL>hsync_o</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>hsync_o_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.330</twDelInfo><twComp>hsync_o</twComp><twBEL>hsync_o_OBUF</twBEL><twBEL>hsync_o</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>1.856</twTotDel><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="174" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_CLK_28 = PERIOD TIMEGRP &quot;CLK_28&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>532202</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14577</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>29.854</twMinPer></twConstHead><twPathRptBanner iPaths="307" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_d_n_s_1 (SLICE_X13Y23.BX), 307 paths
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>18.053</twTotPathDel><twClkSkew dest = "4.528" src = "1.100">-3.428</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_89_bus_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.284</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.002</twLogDel><twRouteDel>16.051</twRouteDel><twTotDel>18.053</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.143</twSlack><twSrc BELType="FF">zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>17.997</twTotPathDel><twClkSkew dest = "4.528" src = "1.086">-3.442</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_85_internal_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.228</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.002</twLogDel><twRouteDel>15.995</twRouteDel><twTotDel>17.997</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_d_n_s_1</twDest><twTotPathDel>17.981</twTotPathDel><twClkSkew dest = "4.528" src = "1.087">-3.441</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_d_n_s_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X20Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;3&gt;</twComp><twBEL>zxnext/nr_87_bus_port_enable_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.786</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/uart1_mod/db/button&lt;1&gt;</twComp><twBEL>zxnext/port_103b21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>zxnext/port_103b2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/keyrow&lt;0&gt;</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.855</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>zxnext/dma_mod/dma_d_n_s&lt;3&gt;</twComp><twBEL>zxnext/dma_mod/dma_d_n_s_1</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>15.482</twRouteDel><twTotDel>17.981</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="242" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_3 (SLICE_X10Y23.DX), 242 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.097</twSlack><twSrc BELType="FF">zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>18.034</twTotPathDel><twClkSkew dest = "4.533" src = "1.100">-3.433</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_89_bus_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.284</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>2.083</twLogDel><twRouteDel>15.951</twRouteDel><twTotDel>18.034</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>17.978</twTotPathDel><twClkSkew dest = "4.533" src = "1.086">-3.447</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_85_internal_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.228</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>2.083</twLogDel><twRouteDel>15.895</twRouteDel><twTotDel>17.978</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_3</twDest><twTotPathDel>17.962</twTotPathDel><twClkSkew dest = "4.533" src = "1.087">-3.446</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X20Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X20Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;3&gt;</twComp><twBEL>zxnext/nr_87_bus_port_enable_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.786</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/uart1_mod/db/button&lt;1&gt;</twComp><twBEL>zxnext/port_103b21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>zxnext/port_103b2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/keyrow&lt;0&gt;</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>actual_video_mode&lt;2&gt;</twComp><twBEL>zxnext/Mmux_cpu_di813</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>zxnext/Mmux_cpu_di812</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/_n5095_inv</twComp><twBEL>zxnext/Mmux_cpu_di816</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>zxnext/cpu_di&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_3</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>15.382</twRouteDel><twTotDel>17.962</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="307" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/DI_Reg_1 (SLICE_X10Y23.BX), 307 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>18.010</twTotPathDel><twClkSkew dest = "4.533" src = "1.100">-3.433</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_89_bus_port_enable_1</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X27Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_89_bus_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.284</twDelInfo><twComp>zxnext/nr_89_bus_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>16.037</twRouteDel><twTotDel>18.010</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>17.954</twTotPathDel><twClkSkew dest = "4.533" src = "1.086">-3.447</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_85_internal_port_enable_1</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp><twBEL>zxnext/nr_85_internal_port_enable_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.228</twDelInfo><twComp>zxnext/nr_85_internal_port_enable&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/layer2_sram_addr&lt;20&gt;</twComp><twBEL>zxnext/port_dma</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.660</twDelInfo><twComp>zxnext/port_dma</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y32.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pll/PLL_DRP_inst/rom_do&lt;10&gt;</twComp><twBEL>zxnext/port_dma_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>zxnext/port_dma_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>15.981</twRouteDel><twTotDel>17.954</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType="FF">zxnext/cpu_mod/DI_Reg_1</twDest><twTotPathDel>17.938</twTotPathDel><twClkSkew dest = "4.533" src = "1.087">-3.446</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/nr_87_bus_port_enable_2</twSrc><twDest BELType='FF'>zxnext/cpu_mod/DI_Reg_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X20Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;3&gt;</twComp><twBEL>zxnext/nr_87_bus_port_enable_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.786</twDelInfo><twComp>zxnext/nr_87_bus_port_enable&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/uart1_mod/db/button&lt;1&gt;</twComp><twBEL>zxnext/port_103b21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>zxnext/port_103b2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/keyrow&lt;0&gt;</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/port_153b_rd</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/port_dffd_pentagon_512</twComp><twBEL>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>zxnext/port_internal_rd_response_bus_iorq_ula_AND_450_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/ula_mod/ioreqtw3_n</twComp><twBEL>zxnext/Mmux_cpu_di1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.024</twDelInfo><twComp>zxnext/Mmux_cpu_di102</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>zxnext/dma_mod/dma_d_p_s&lt;1&gt;</twComp><twBEL>zxnext/Mmux_cpu_di418_G</twBEL><twBEL>zxnext/Mmux_cpu_di418</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>zxnext/cpu_di&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>zxnext/cpu_mod/DI_Reg&lt;3&gt;</twComp><twBEL>zxnext/cpu_mod/DI_Reg_1</twBEL></twPathDel><twLogDel>2.470</twLogDel><twRouteDel>15.468</twRouteDel><twTotDel>17.938</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">CLK_CPU</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_28 = PERIOD TIMEGRP &quot;CLK_28&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/reg_rd_seq_s_2 (SLICE_X3Y49.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">reset_state_FSM_FFd1</twSrc><twDest BELType="FF">zxnext/dma_mod/reg_rd_seq_s_2</twDest><twTotPathDel>4.970</twTotPathDel><twClkSkew dest = "5.503" src = "0.845">-4.658</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd1</twSrc><twDest BELType='FF'>zxnext/dma_mod/reg_rd_seq_s_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X25Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT2382</twComp><twBEL>reset_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.620</twDelInfo><twComp>reset_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twFalling">1.691</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.073</twDelInfo><twComp>zxnext/dma_mod/reg_rd_seq_s&lt;2&gt;</twComp><twBEL>zxnext/dma_mod/reg_rd_seq_s_2</twBEL></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>4.311</twRouteDel><twTotDel>4.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">reset_state_FSM_FFd3</twSrc><twDest BELType="FF">zxnext/dma_mod/reg_rd_seq_s_2</twDest><twTotPathDel>5.146</twTotPathDel><twClkSkew dest = "5.503" src = "0.845">-4.658</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd3</twSrc><twDest BELType='FF'>zxnext/dma_mod/reg_rd_seq_s_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>reset_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>188</twFanCnt><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>reset_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twFalling">1.691</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.073</twDelInfo><twComp>zxnext/dma_mod/reg_rd_seq_s&lt;2&gt;</twComp><twBEL>zxnext/dma_mod/reg_rd_seq_s_2</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>4.570</twRouteDel><twTotDel>5.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">reset_state_FSM_FFd2</twSrc><twDest BELType="FF">zxnext/dma_mod/reg_rd_seq_s_2</twDest><twTotPathDel>5.199</twTotPathDel><twClkSkew dest = "5.503" src = "0.845">-4.658</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd2</twSrc><twDest BELType='FF'>zxnext/dma_mod/reg_rd_seq_s_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>reset_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>184</twFanCnt><twDelInfo twEdge="twRising">2.932</twDelInfo><twComp>reset_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y49.SR</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twFalling">1.691</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y49.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.073</twDelInfo><twComp>zxnext/dma_mod/reg_rd_seq_s&lt;2&gt;</twComp><twBEL>zxnext/dma_mod/reg_rd_seq_s_2</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>4.623</twRouteDel><twTotDel>5.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/dma_mod/dma_dest_s_4 (SLICE_X5Y51.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">reset_state_FSM_FFd1</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_dest_s_4</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew dest = "5.492" src = "0.845">-4.647</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd1</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_dest_s_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X25Y37.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT2382</twComp><twBEL>reset_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>136</twFanCnt><twDelInfo twEdge="twRising">2.620</twDelInfo><twComp>reset_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/tilemap_mod/tm_tilemap_0&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/_n1513_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>zxnext/dma_mod/_n1513_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>zxnext/dma_mod/dma_dest_s&lt;5&gt;</twComp><twBEL>zxnext/dma_mod/dma_dest_s_4</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>4.098</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">reset_state_FSM_FFd3</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_dest_s_4</twDest><twTotPathDel>5.158</twTotPathDel><twClkSkew dest = "5.492" src = "0.845">-4.647</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd3</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_dest_s_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>reset_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>188</twFanCnt><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>reset_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/tilemap_mod/tm_tilemap_0&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/_n1513_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>zxnext/dma_mod/_n1513_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>zxnext/dma_mod/dma_dest_s&lt;5&gt;</twComp><twBEL>zxnext/dma_mod/dma_dest_s_4</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">reset_state_FSM_FFd2</twSrc><twDest BELType="FF">zxnext/dma_mod/dma_dest_s_4</twDest><twTotPathDel>5.211</twTotPathDel><twClkSkew dest = "5.492" src = "0.845">-4.647</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset_state_FSM_FFd2</twSrc><twDest BELType='FF'>zxnext/dma_mod/dma_dest_s_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>reset_state_FSM_FFd3</twComp><twBEL>reset_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>184</twFanCnt><twDelInfo twEdge="twRising">2.932</twDelInfo><twComp>reset_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT1236</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>442</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/tilemap_mod/tm_tilemap_0&lt;7&gt;</twComp><twBEL>zxnext/dma_mod/_n1513_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.714</twDelInfo><twComp>zxnext/dma_mod/_n1513_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y51.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>zxnext/dma_mod/dma_dest_s&lt;5&gt;</twComp><twBEL>zxnext/dma_mod/dma_dest_s_4</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>4.410</twRouteDel><twTotDel>5.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="240" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/cpu_mod/z80n/IR_4 (SLICE_X12Y27.C4), 240 paths
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">zxnext/port_37_hw_en</twSrc><twDest BELType="FF">zxnext/cpu_mod/z80n/IR_4</twDest><twTotPathDel>4.970</twTotPathDel><twClkSkew dest = "5.463" src = "0.840">-4.623</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/port_37_hw_en</twSrc><twDest BELType='FF'>zxnext/cpu_mod/z80n/IR_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X20Y29.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>zxnext/cpu_mod/z80n/mcode/Mmux_Set_Addr_To127</twComp><twBEL>zxnext/port_37_hw_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>zxnext/port_37_hw_en</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>zxnext/fifop_uart1_rx/stored&lt;9&gt;</twComp><twBEL>zxnext/Mmux_cpu_di104</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>zxnext/Mmux_cpu_di104</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_cpu_di25</twComp><twBEL>zxnext/Mmux_cpu_di107</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>zxnext/Mmux_cpu_di107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_4_glue_set</twBEL><twBEL>zxnext/cpu_mod/z80n/IR_4</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>3.142</twRouteDel><twTotDel>4.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">zxnext/port_1ffd_reg_4</twSrc><twDest BELType="FF">zxnext/cpu_mod/z80n/IR_4</twDest><twTotPathDel>5.027</twTotPathDel><twClkSkew dest = "5.463" src = "0.861">-4.602</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/port_1ffd_reg_4</twSrc><twDest BELType='FF'>zxnext/cpu_mod/z80n/IR_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X27Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>zxnext/port_1ffd_reg&lt;7&gt;</twComp><twBEL>zxnext/port_1ffd_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>zxnext/port_1ffd_reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_cpu_di25</twComp><twBEL>zxnext/Mmux_cpu_di105</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>zxnext/Mmux_cpu_di105</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/Mmux_cpu_di25</twComp><twBEL>zxnext/Mmux_cpu_di107</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>zxnext/Mmux_cpu_di107</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_4_glue_set</twBEL><twBEL>zxnext/cpu_mod/z80n/IR_4</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>3.295</twRouteDel><twTotDel>5.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">zxnext/port_7ffd_reg_5</twSrc><twDest BELType="FF">zxnext/cpu_mod/z80n/IR_4</twDest><twTotPathDel>5.392</twTotPathDel><twClkSkew dest = "5.463" src = "0.831">-4.632</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.357" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.302</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/port_7ffd_reg_5</twSrc><twDest BELType='FF'>zxnext/cpu_mod/z80n/IR_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>zxnext/port_7ffd_reg&lt;6&gt;</twComp><twBEL>zxnext/port_7ffd_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.673</twDelInfo><twComp>zxnext/port_7ffd_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>zxnext/port_7ffd_dat&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di214</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>zxnext/Mmux_cpu_di214</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1010</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>zxnext/Mmux_cpu_di1010</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>o_zxn_cpu_do&lt;7&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>zxnext/Mmux_cpu_di1011</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/Mmux_cpu_di1014</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>zxnext/cpu_di&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>zxnext/cpu_mod/z80n/IR&lt;5&gt;</twComp><twBEL>zxnext/cpu_mod/z80n/IR_4_glue_set</twBEL><twBEL>zxnext/cpu_mod/z80n/IR_4</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>3.904</twRouteDel><twTotDel>5.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CLK_CPU</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="211"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_28 = PERIOD TIMEGRP &quot;CLK_28&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q1/CLKB" logResource="zxnext/sprite_mod/pattern/Mram_ram_q1/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="CLK_28"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q2/CLKB" logResource="zxnext/sprite_mod/pattern/Mram_ram_q2/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="CLK_28"/><twPinLimit anchorID="214" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q3/CLKB" logResource="zxnext/sprite_mod/pattern/Mram_ram_q3/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="CLK_28"/></twPinLimitRpt></twConst><twConst anchorID="215" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_CLK_28_n = PERIOD TIMEGRP &quot;CLK_28_n&quot; TS_CLK_28 PHASE 15 ns HIGH 50%;</twConstName><twItemCnt>788162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2767</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>28.820</twMinPer></twConstHead><twPathRptBanner iPaths="86" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH (SLICE_X34Y61.DX), 86 paths
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.590</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.832</twTotPathDel><twClkSkew dest = "1.509" src = "1.824">0.315</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/port_1ffd_special_old</twComp><twBEL>zxnext/Mmux_nr_mmu&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>zxnext/nr_mmu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_3&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>2.087</twLogDel><twRouteDel>11.745</twRouteDel><twTotDel>13.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">zxnext/cpu_nr_reg_3</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.748</twTotPathDel><twClkSkew dest = "1.509" src = "1.772">0.263</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_nr_reg_3</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;5&gt;</twComp><twBEL>zxnext/cpu_nr_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_3&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>11.844</twRouteDel><twTotDel>13.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.591</twTotPathDel><twClkSkew dest = "1.509" src = "1.824">0.315</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.153</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y61.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_3&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr3/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>2.009</twLogDel><twRouteDel>11.582</twRouteDel><twTotDel>13.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="86" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH (SLICE_X22Y54.DX), 86 paths
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.638</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twTotPathDel>13.735</twTotPathDel><twClkSkew dest = "1.460" src = "1.824">0.364</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/port_1ffd_special_old</twComp><twBEL>zxnext/Mmux_nr_mmu&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>zxnext/nr_mmu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_9a_pi_gpio_o&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/mux311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.686</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twBEL></twPathDel><twLogDel>2.091</twLogDel><twRouteDel>11.644</twRouteDel><twTotDel>13.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.774</twSlack><twSrc BELType="FF">zxnext/cpu_nr_reg_3</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twTotPathDel>13.651</twTotPathDel><twClkSkew dest = "1.460" src = "1.772">0.312</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_nr_reg_3</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;5&gt;</twComp><twBEL>zxnext/cpu_nr_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_9a_pi_gpio_o&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/mux311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.686</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twBEL></twPathDel><twLogDel>1.908</twLogDel><twRouteDel>11.743</twRouteDel><twTotDel>13.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twTotPathDel>13.494</twTotPathDel><twClkSkew dest = "1.460" src = "1.824">0.364</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_9a_pi_gpio_o&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/mux311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.686</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y54.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;3&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q4/DP.HIGH</twBEL></twPathDel><twLogDel>2.013</twLogDel><twRouteDel>11.481</twRouteDel><twTotDel>13.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="86" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH (SLICE_X34Y59.DX), 86 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.811</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.608</twTotPathDel><twClkSkew dest = "1.506" src = "1.824">0.318</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">3.294</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>zxnext/port_1ffd_special_old</twComp><twBEL>zxnext/Mmux_nr_mmu&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>zxnext/nr_mmu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.929</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y59.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>2.087</twLogDel><twRouteDel>11.521</twRouteDel><twTotDel>13.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.947</twSlack><twSrc BELType="FF">zxnext/cpu_nr_reg_3</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.524</twTotPathDel><twClkSkew dest = "1.506" src = "1.772">0.266</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/cpu_nr_reg_3</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X21Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;5&gt;</twComp><twBEL>zxnext/cpu_nr_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>zxnext/cpu_nr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.929</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y59.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>11.620</twRouteDel><twTotDel>13.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.052</twSlack><twSrc BELType="FF">zxnext/copper_req</twSrc><twDest BELType="RAM">zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twTotPathDel>13.367</twTotPathDel><twClkSkew dest = "1.506" src = "1.824">0.318</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>zxnext/copper_req</twSrc><twDest BELType='RAM'>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_28</twSrcClk><twPathDel><twSite>SLICE_X32Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>zxnext/Mmux_nr_register[7]_GND_123_o_wide_mux_1017_OUT3344</twComp><twBEL>zxnext/copper_req</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>226</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>zxnext/copper_req</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>zxnext/nr_05_5060</twComp><twBEL>zxnext/Mmux_nr_wr_reg&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y55.B6</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>zxnext/nr_wr_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>zxnext/layer2_mod/clip_y2_q&lt;7&gt;</twComp><twBEL>zxnext/Mmux_nr_sprite_mirror_index11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.456</twDelInfo><twComp>zxnext/nr_sprite_mirror_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>zxnext/nr_62_copper_mode&lt;0&gt;</twComp><twBEL>zxnext/sprite_mod/mux611</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.929</twDelInfo><twComp>zxnext/sprite_mod/attr_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y59.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>zxnext/sprite_mod/sprite_attr_4&lt;6&gt;</twComp><twBEL>zxnext/sprite_mod/attr4/Mram_ram_q7/DP.HIGH</twBEL></twPathDel><twLogDel>2.009</twLogDel><twRouteDel>11.358</twRouteDel><twTotDel>13.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">CLK_28_n</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_28_n = PERIOD TIMEGRP &quot;CLK_28_n&quot; TS_CLK_28 PHASE 15 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/anchor_rel_type (SLICE_X29Y60.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">zxnext/sprite_mod/anchor_rel_type</twSrc><twDest BELType="FF">zxnext/sprite_mod/anchor_rel_type</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/sprite_mod/anchor_rel_type</twSrc><twDest BELType='FF'>zxnext/sprite_mod/anchor_rel_type</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twSrcClk><twPathDel><twSite>SLICE_X29Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>zxnext/sprite_mod/anchor_rel_type</twComp><twBEL>zxnext/sprite_mod/anchor_rel_type</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>zxnext/sprite_mod/anchor_rel_type</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>zxnext/sprite_mod/anchor_rel_type</twComp><twBEL>zxnext/sprite_mod/anchor_rel_type_rstpot1</twBEL><twBEL>zxnext/sprite_mod/anchor_rel_type</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/status_reg_s_0 (SLICE_X24Y39.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">zxnext/sprite_mod/status_reg_s_0</twSrc><twDest BELType="FF">zxnext/sprite_mod/status_reg_s_0</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/sprite_mod/status_reg_s_0</twSrc><twDest BELType='FF'>zxnext/sprite_mod/status_reg_s_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twSrcClk><twPathDel><twSite>SLICE_X24Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>zxnext/sprite_mod/status_reg_s&lt;1&gt;</twComp><twBEL>zxnext/sprite_mod/status_reg_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y39.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>zxnext/sprite_mod/status_reg_s&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>zxnext/sprite_mod/status_reg_s&lt;1&gt;</twComp><twBEL>zxnext/sprite_mod/Mmux_status_reg_s[7]_GND_160_o_mux_227_OUT11</twBEL><twBEL>zxnext/sprite_mod/status_reg_s_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point zxnext/sprite_mod/spr_cur_4bit_1 (SLICE_X30Y42.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.471</twSlack><twSrc BELType="FF">zxnext/sprite_mod/spr_cur_4bit_1</twSrc><twDest BELType="FF">zxnext/sprite_mod/spr_cur_4bit_1</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>zxnext/sprite_mod/spr_cur_4bit_1</twSrc><twDest BELType='FF'>zxnext/sprite_mod/spr_cur_4bit_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twSrcClk><twPathDel><twSite>SLICE_X30Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>zxnext/sprite_mod/spr_cur_4bit&lt;1&gt;</twComp><twBEL>zxnext/sprite_mod/spr_cur_4bit_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>zxnext/sprite_mod/spr_cur_4bit&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>zxnext/sprite_mod/spr_cur_4bit&lt;1&gt;</twComp><twBEL>zxnext/sprite_mod/spr_cur_4bit_1_rstpot1</twBEL><twBEL>zxnext/sprite_mod/spr_cur_4bit_1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="45.000">CLK_28_n</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="240"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_28_n = PERIOD TIMEGRP &quot;CLK_28_n&quot; TS_CLK_28 PHASE 15 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="241" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q1/CLKA" logResource="zxnext/sprite_mod/pattern/Mram_ram_q1/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="CLK_28_n"/><twPinLimit anchorID="242" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q2/CLKA" logResource="zxnext/sprite_mod/pattern/Mram_ram_q2/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="CLK_28_n"/><twPinLimit anchorID="243" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="26.430" period="30.000" constraintValue="30.000" deviceLimit="3.570" freqLimit="280.112" physResource="zxnext/sprite_mod/pattern/Mram_ram_q3/CLKA" logResource="zxnext/sprite_mod/pattern/Mram_ram_q3/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="CLK_28_n"/></twPinLimitRpt></twConst><twConstRollupTable uID="7" anchorID="244"><twConstRollup name="TS_CLK_28" fullName="TS_CLK_28 = PERIOD TIMEGRP &quot;CLK_28&quot; 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="29.854" actualRollup="28.820" errors="0" errorRollup="0" items="532202" itemsRollup="788162"/><twConstRollup name="TS_CLK_28_n" fullName="TS_CLK_28_n = PERIOD TIMEGRP &quot;CLK_28_n&quot; TS_CLK_28 PHASE 15 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="28.820" actualRollup="N/A" errors="0" errorRollup="0" items="788162" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="245">0</twUnmetConstCnt><twDataSheet anchorID="246" twNameLen="21"><twClk2OutList anchorID="247" twDestWidth="21" twPhaseWidth="8"><twSrc>clock_50_i</twSrc><twClk2Out  twOutPad = "audioext_l_o" twMinTime = "5.785" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.146" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "audioext_r_o" twMinTime = "5.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hsync_o" twMinTime = "5.794" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.156" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "joy_clk" twMinTime = "5.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.225" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ps2_clk_io" twMinTime = "7.861" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ps2_data_io" twMinTime = "7.402" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.204" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ps2_pin2_io" twMinTime = "7.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.467" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ps2_pin6_io" twMinTime = "7.700" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram1_we_n_o" twMinTime = "9.075" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram1_we_n_o" twMinTime = "8.283" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.294" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_HDMI" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;0&gt;" twMinTime = "6.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;1&gt;" twMinTime = "6.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;2&gt;" twMinTime = "6.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.442" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;3&gt;" twMinTime = "5.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;4&gt;" twMinTime = "5.979" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;5&gt;" twMinTime = "6.024" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.395" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;6&gt;" twMinTime = "6.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.432" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;7&gt;" twMinTime = "6.023" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;8&gt;" twMinTime = "6.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;9&gt;" twMinTime = "6.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;10&gt;" twMinTime = "6.065" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.436" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;11&gt;" twMinTime = "5.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.349" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;12&gt;" twMinTime = "6.073" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.444" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;13&gt;" twMinTime = "6.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;14&gt;" twMinTime = "6.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;15&gt;" twMinTime = "6.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;16&gt;" twMinTime = "5.993" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.364" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;17&gt;" twMinTime = "6.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_addr_o&lt;18&gt;" twMinTime = "6.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.442" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;0&gt;" twMinTime = "5.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;1&gt;" twMinTime = "5.957" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.436" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;2&gt;" twMinTime = "5.903" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.382" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;3&gt;" twMinTime = "5.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.395" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;4&gt;" twMinTime = "5.868" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;5&gt;" twMinTime = "5.960" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.439" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;6&gt;" twMinTime = "5.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.405" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_data_io_zxdos&lt;7&gt;" twMinTime = "5.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_we_n_o" twMinTime = "9.591" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram2_we_n_o" twMinTime = "8.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.037" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_HDMI" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;0&gt;" twMinTime = "5.948" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.319" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;1&gt;" twMinTime = "5.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;2&gt;" twMinTime = "5.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.321" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;3&gt;" twMinTime = "5.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;4&gt;" twMinTime = "5.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;5&gt;" twMinTime = "5.954" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;6&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;7&gt;" twMinTime = "5.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;8&gt;" twMinTime = "5.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;9&gt;" twMinTime = "5.945" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;10&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;11&gt;" twMinTime = "5.951" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.322" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;12&gt;" twMinTime = "5.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;13&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;14&gt;" twMinTime = "5.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.321" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;15&gt;" twMinTime = "5.940" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.311" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;16&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;17&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_addr_o&lt;18&gt;" twMinTime = "5.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;0&gt;" twMinTime = "5.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;1&gt;" twMinTime = "5.837" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;2&gt;" twMinTime = "5.839" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.318" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;3&gt;" twMinTime = "5.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.325" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;4&gt;" twMinTime = "5.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;5&gt;" twMinTime = "5.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;6&gt;" twMinTime = "5.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "ram_data_io_zxdos&lt;7&gt;" twMinTime = "5.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_b_o&lt;0&gt;" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_b_o&lt;1&gt;" twMinTime = "5.798" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.160" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_b_o&lt;2&gt;" twMinTime = "5.800" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.162" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_g_o&lt;0&gt;" twMinTime = "5.789" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.151" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_g_o&lt;1&gt;" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_g_o&lt;2&gt;" twMinTime = "5.798" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.160" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_r_o&lt;0&gt;" twMinTime = "5.789" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.151" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_r_o&lt;1&gt;" twMinTime = "5.789" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.151" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "rgb_r_o&lt;2&gt;" twMinTime = "5.793" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.155" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out><twClk2Out  twOutPad = "sd_cs0_n_o" twMinTime = "5.983" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.349" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="CLK_28" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sd_mosi_o" twMinTime = "7.315" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.794" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_CPU" twClkPhase="120.000" ></twClk2Out><twClk2Out  twOutPad = "sd_sclk_o" twMinTime = "7.401" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.880" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_CPU" twClkPhase="120.000" ></twClk2Out><twClk2Out  twOutPad = "vsync_o" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "11.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="CLK_28" twClkPhase="15.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="248" twDestWidth="10"><twDest>clock_50_i</twDest><twClk2SU><twSrc>clock_50_i</twSrc><twRiseRise>28.895</twRiseRise><twFallRise>20.374</twFallRise><twRiseFall>25.202</twRiseFall><twFallFall>20.154</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="249"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13456900</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>39663</twConnCnt></twConstCov><twStats anchorID="250"><twMinPer>50.404</twMinPer><twFootnote number="1" /><twMaxFreq>19.840</twMaxFreq><twMaxFromToDel>10.955</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 27 22:20:57 2020 </twTimestamp></twFoot><twClientInfo anchorID="251"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4944 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
