============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3294 ps) Late External Delay Assertion at pin g6/in_1
          Group: clk
     Startpoint: (R) IFFF/q_reg[31]/clk
          Clock: (R) clk
       Endpoint: (R) g6/in_1
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-       0                  
       Uncertainty:-     200                  
     Required Time:=    4800                  
      Launch Clock:-       0                  
         Data Path:-    1506                  
             Slack:=    3294                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                        (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  IFFF/q_reg[31]/clk                       -       -        R     (arrival)          220    -     0     -       0 
  IFFF/q_reg[31]/q                         (u)     clk->q   R     unmapped_d_flop      8  9.6     0   293     293 
  dspDecode/ctl_85_7/g51/z                 (u)     in_0->z  F     unmapped_not         5  5.5     0    76     369 
  dspDecode/ctl_85_7/g50/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81     450 
  dspDecode/ctl_85_7/g49/z                 (u)     in_1->z  F     unmapped_nand2       2  2.2     0    81     532 
  dspDecode/ctl_85_7/g54/z                 (u)     in_0->z  R     unmapped_nor2       18 21.6     0   163     695 
  dspDecode/mux_cmbsop__r_type__85_7/g28/z (u)     sel27->z R     unmapped_mux68       2  2.4     0   507    1201 
  dspDecode/g2/z                           (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    1270 
  dspDecode/g3/z                           (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    1338 
  dspDecode/mux_72_33/g1/z                 (u)     sel0->z  R     unmapped_bmux3       2  2.4     0   168    1506 
  g6/in_1                                  (b)     -        R     unmapped_and4        -    -     -     0    1506 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1159 ps) Setup Check with Pin regFile/mem_reg[0][15]/clk->d
          Group: I2C
     Startpoint: (F) read_data_2[15]
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[0][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     268                  
       Uncertainty:-     200                  
     Required Time:=    2032                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     673                  
             Slack:=    1159                  

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  read_data_2[15]                           (u)     -        F     (arrival)            1  1.1    26     4     204 
  dspMemoryLogic/mux_write_back_118_9/g1/z  (u)     data1->z F     unmapped_bmux3       1  1.1     0   155     359 
  dspMemoryLogic/mux_write_back_105_11/g1/z (u)     data1->z F     unmapped_mux8       32 35.2     0   360     718 
  regFile/mux_mem[0]_56_10/g1/z             (u)     data1->z F     unmapped_bmux3       1  1.1     0   155     873 
  regFile/mem_reg[0][15]/d                  -       -        F     unmapped_d_flop      1    -     -     0     873 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3487 ps) Late External Delay Assertion at pin write_en_2
          Group: C2O
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) write_en_2
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=    4700                  
      Launch Clock:-       0                  
         Data Path:-    1213                  
             Slack:=    3487                  

#-------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                              -       -        R     (arrival)          220    -     0     -       0 
  ALUFF/q_reg[74]/q                                (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/ctl_mem_mode_105_11/g12/z         (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/ctl_mem_mode_105_11/g3/z          (u)     in_2->z  F     unmapped_nand3       1  1.1     0   123     426 
  dspMemoryLogic/ctl_mem_mode_105_11/g7/z          (u)     in_0->z  R     unmapped_not         4  4.8     0    66     493 
  dspMemoryLogic/mux_internal_write_en_105_11/g1/z (u)     sel2->z  R     unmapped_mux10       1  1.2     0   273     766 
  dspMemoryLogic/mux_write_en_85_28/g1/z           (u)     sel0->z  R     unmapped_bmux3       1  1.2     0   155     921 
  dspMemoryLogic/mux_write_en_84_12/g1/z           -       data1->z R     unmapped_bmux3       1 51.6     0   292    1213 
  write_en_2                                       -       -        R     (port)               -    -     -     0    1213 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-2164 ps) Setup Check with Pin BRFF/q_reg[16]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[34]/clk
          Clock: (R) clk
       Endpoint: (R) BRFF/q_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    6773                  
             Slack:=   -2164                  

#---------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[34]/clk                    -       -        R     (arrival)          220    -     0     -       0 
  DECFF/q_reg[34]/q                      (u)     clk->q   R     unmapped_d_flop     29 34.8     0   352     352 
  alu/qmult0/mul_153_37/g82/z            (u)     in_0->z  F     unmapped_xor2       16 17.6     0   245     598 
  alu/qmult0/mul_153_37/g84/z            (u)     in_0->z  R     unmapped_not         1  1.2     0    33     631 
  alu/qmult0/mul_153_37/g85/z            (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     790 
  alu/qmult0/mul_153_37/g144/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     858 
  alu/qmult0/mul_153_37/g145/z           (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     950 
  alu/qmult0/mul_153_37/g979/z           (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1105 
  alu/qmult0/mul_153_37/g980/z           (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1283 
  alu/qmult0/mul_153_37/g1001/z          (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1351 
  alu/qmult0/mul_153_37/g1002/z          (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1498 
  alu/qmult0/mul_153_37/g1049/z          (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1566 
  alu/qmult0/mul_153_37/g1050/z          (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1713 
  alu/qmult0/mul_153_37/g1089/z          (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1868 
  alu/qmult0/mul_153_37/g1090/z          (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2036 
  alu/qmult0/mul_153_37/g1362/z          (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2127 
  alu/qmult0/mul_153_37/g1419/z          (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2196 
  alu/qmult0/mul_153_37/g1421/z          (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2287 
  alu/qmult0/mul_153_37/g1484/z          (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2356 
  alu/qmult0/mul_153_37/g1486/z          (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2467 
  alu/qmult0/mul_153_37/g1549/z          (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2536 
  alu/qmult0/mul_153_37/g1551/z          (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2654 
  alu/qmult0/mul_153_37/g1582/z          (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2723 
  alu/qmult0/mul_153_37/g1584/z          (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2791 
  alu/qmult0/mul_153_37/g1625/z          (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2860 
  alu/qmult0/mul_153_37/g1700/z          (u)     in_0->z  F     unmapped_xnor2       3  3.3     0   178    3038 
  alu/mux_37_25/g5/z                     (u)     data1->z F     unmapped_bmux3       6  6.6     0   205    3242 
  alu/qadd0/sub_196_28/g5/z              (u)     in_0->z  R     unmapped_not         2  2.4     0    46    3288 
  alu/qadd0/sub_196_28/g42/z             (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3380 
  alu/qadd0/sub_196_28/g72/z             (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3461 
  alu/qadd0/sub_196_28/g97/z             (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3494 
  alu/qadd0/sub_196_28/g98/z             (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3563 
  alu/qadd0/sub_196_28/g100/z            (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    3655 
  alu/qadd0/sub_196_28/g118/z            (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3723 
  alu/qadd0/sub_196_28/g120/z            (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3792 
  alu/qadd0/sub_196_28/g143/z            (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    3860 
  alu/qadd0/sub_196_28/g180/z            (u)     in_0->z  F     unmapped_xnor2       3  3.3     0   178    4038 
  alu/qadd0/eq_197_21/g2/z               (u)     in_1->z  R     unmapped_nor4        1  1.2     0   180    4218 
  alu/qadd0/eq_197_21/g6/z               (u)     in_1->z  F     unmapped_nand4       1  1.1     0   180    4398 
  alu/qadd0/eq_197_21/g8/z               (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    4466 
  alu/qadd0/mux_res_197_21/g1/z          (u)     sel0->z  F     unmapped_bmux3       1  1.1     0   155    4621 
  alu/qadd0/mux_res_191_18/g1/z          (u)     data0->z F     unmapped_bmux3       1  1.1     0   155    4776 
  alu/qadd0/mux_res_190_24/g1/z          (u)     data1->z F     unmapped_bmux3       1  1.1     0   155    4931 
  alu/qadd0/mux_res_183_14/g1/z          (u)     data0->z F     unmapped_bmux3       5  5.5     0   198    5129 
  alu/mux_Y_57_10/g1/z                   (u)     data5->z F     unmapped_mux58       2  2.2     0   475    5603 
  dspBranch/eq_57_20/g2/z                (u)     in_0->z  R     unmapped_nor4        1  1.2     0   180    5783 
  dspBranch/eq_57_20/g6/z                (u)     in_1->z  F     unmapped_nand4       1  1.1     0   180    5963 
  dspBranch/eq_57_20/g8/z                (u)     in_0->z  R     unmapped_nor2       51 61.2     0   217    6180 
  dspBranch/mux_internal_addr_73_20/g1/z (u)     sel0->z  R     unmapped_bmux3       1  1.2     0   155    6335 
  dspBranch/mux_internal_addr_44_8/g1/z  (u)     data4->z R     unmapped_bmux11      1  1.2     0   438    6773 
  BRFF/q_reg[16]/d                       -       -        R     unmapped_d_flop      1    -     -     0    6773 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4174 ps) Late External Delay Assertion at pin write_en_2
          Group: I2O
     Startpoint: (F) clk
          Clock: (R) clk
       Endpoint: (R) write_en_2
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=    4700                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     326                  
             Slack:=    4174                  

#-------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc    Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  clk                                    (i,u)   -       F     (arrival)         220  0.0     0     0     200 
  dspMemoryLogic/g7/z                    (u)     in_0->z R     unmapped_not        1  1.2     0    33     233 
  dspMemoryLogic/mux_write_en_84_12/g1/z -       sel0->z R     unmapped_bmux3      1 51.6     0   292     526 
  write_en_2                             -       -       R     (port)              -    -     -     0     526 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

