Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 17 19:30:27 2026
| Host         : vivado22 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file multiplier_toplevel_control_sets_placed.rpt
| Design       : multiplier_toplevel
| Device       : xc7s50
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      | reset_loadB_clearA_IBUF              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | counter/curr_state                   | counter/reset0                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | regA/data_q[7]_i_1_n_0               | button_sync[1]/q_reg_1               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | button_sync[1]/q_reg_0               |                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | sw_i_sync[7]/counter[0]_i_2__2_n_0   | sw_i_sync[7]/counter[0]_i_1__1_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[1]/sel                   | button_sync[1]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[2]/counter[0]_i_2__7_n_0   | sw_i_sync[2]/counter[0]_i_1__6_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[1]/counter[0]_i_2__8_n_0   | sw_i_sync[1]/counter[0]_i_1__7_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__1_n_0 | button_sync[0]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[0]/counter[0]_i_2__9_n_0   | sw_i_sync[0]/counter[0]_i_1__8_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[4]/counter[0]_i_2__5_n_0   | sw_i_sync[4]/counter[0]_i_1__4_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[5]/counter[0]_i_2__4_n_0   | sw_i_sync[5]/counter[0]_i_1__3_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[6]/counter[0]_i_2__3_n_0   | sw_i_sync[6]/counter[0]_i_1__2_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | sw_i_sync[3]/counter[0]_i_2__6_n_0   | sw_i_sync[3]/counter[0]_i_1__5_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                      | button_sync[1]/Reset_SH              |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                      |                                      |               14 |             31 |         2.21 |
+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


