Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  9 18:57:51 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_system_methodology_drc_routed.rpt -pb uart_system_methodology_drc_routed.pb -rpx uart_system_methodology_drc_routed.rpx
| Design       : uart_system
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_uart_system
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sync_reset/FSM_onehot_current_state[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE, FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE, FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE, FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE, system_controller_inst/FSM_onehot_current_state_reg[10]/CLR, system_controller_inst/FSM_onehot_current_state_reg[11]/CLR, system_controller_inst/FSM_onehot_current_state_reg[1]/CLR, system_controller_inst/FSM_onehot_current_state_reg[2]/CLR, system_controller_inst/FSM_onehot_current_state_reg[3]/CLR, system_controller_inst/FSM_onehot_current_state_reg[4]/CLR, system_controller_inst/FSM_onehot_current_state_reg[5]/CLR, system_controller_inst/FSM_onehot_current_state_reg[6]/CLR, system_controller_inst/FSM_onehot_current_state_reg[7]/CLR, system_controller_inst/FSM_onehot_current_state_reg[8]/CLR, system_controller_inst/FSM_onehot_current_state_reg[9]/CLR (the first 15 of 101 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on bnt relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw0 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw1 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw2 relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on a relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on b relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on c relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on d relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on e relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on f relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on g relative to clock(s) sys_clk
Related violations: <none>


