<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>aufgabe2</design>
	<target_verilog>C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\aufgabe2.vm</target_verilog>
</SynplifyOutput>
