{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:14:03 2018 " "Info: Processing started: Fri Jan 05 23:14:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ORDER -c CPU_ORDER --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_ORDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_ORDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_order-ip " "Info: Found design unit 1: cpu_order-ip" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_order " "Info: Found entity 1: cpu_order" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_ORDER " "Info: Elaborating entity \"CPU_ORDER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(34) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(36): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(39) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(39): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(41) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(41): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(42) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(42): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(48) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(48): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(50) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(50): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(51) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(51): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(58) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(58): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(59) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(59): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(67) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(67): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(70) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(70): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(71) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(71): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(78) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(78): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(81) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(81): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(82) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(82): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(89) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(89): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(92) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(92): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(93) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(93): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(100) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(100): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(103) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(103): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(104) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(104): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CPU_ORDER.vhd(111) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(111): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W CPU_ORDER.vhd(113) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(113): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(118) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(118): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(119) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(119): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(129) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(129): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R CPU_ORDER.vhd(130) " "Warning (10492): VHDL Process Statement warning at CPU_ORDER.vhd(130): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"F_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"R_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "W_Add CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"W_Add\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_n CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"CS_n\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FR_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL_BUS CPU_ORDER.vhd(26) " "Warning (10631): VHDL Process Statement warning at CPU_ORDER.vhd(26): inferring latch(es) for signal or variable \"FL_BUS\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FL_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"FR_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"XL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"DL\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"CS_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"MADD\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_Add\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"R_Add\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_n CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"W_n\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_BUS CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"F_BUS\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"M\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[0\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[1\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[2\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] CPU_ORDER.vhd(26) " "Info (10041): Inferred latch for \"S\[3\]\" at CPU_ORDER.vhd(26)" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Info: Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "CPU_ORDER.vhd" "Mux0" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "CPU_ORDER.vhd" "Mux1" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "CPU_ORDER.vhd" "Mux2" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "CPU_ORDER.vhd" "Mux3" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "CPU_ORDER.vhd" "Mux4" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "CPU_ORDER.vhd" "Mux5" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "CPU_ORDER.vhd" "Mux6" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "CPU_ORDER.vhd" "Mux7" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "CPU_ORDER.vhd" "Mux8" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "CPU_ORDER.vhd" "Mux9" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "CPU_ORDER.vhd" "Mux10" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "CPU_ORDER.vhd" "Mux11" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "CPU_ORDER.vhd" "Mux12" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "CPU_ORDER.vhd" "Mux13" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "CPU_ORDER.vhd" "Mux14" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "CPU_ORDER.vhd" "Mux15" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "CPU_ORDER.vhd" "Mux16" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Info: Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Info: Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux4 " "Info: Instantiated megafunction \"lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux10\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux10 " "Info: Instantiated megafunction \"lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux11\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux11 " "Info: Instantiated megafunction \"lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux13\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux13 " "Info: Instantiated megafunction \"lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux14\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux14 " "Info: Instantiated megafunction \"lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux15\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux15 " "Info: Instantiated megafunction \"lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux16\"" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux16 " "Info: Instantiated megafunction \"lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 40 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:14:04 2018 " "Info: Processing ended: Fri Jan 05 23:14:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
