<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Z:\FPGA\GOWIN25K\temp\ch2_led_flash\impl\gwsynthesis\led_flash.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Z:\FPGA\GOWIN25K\temp\ch2_led_flash\src\led_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May  8 09:08:21 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>612</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>488</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>225.415(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>240.023(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.834</td>
<td>counter_ref_1_9_s0/Q</td>
<td>DAC_REF_1_s2/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.025</td>
<td>4.078</td>
</tr>
<tr>
<td>2</td>
<td>1.013</td>
<td>counter_ref_1_9_s0/Q</td>
<td>DAC_DC_1_s2/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.034</td>
<td>3.889</td>
</tr>
<tr>
<td>3</td>
<td>1.580</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_28_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.011</td>
<td>3.345</td>
</tr>
<tr>
<td>4</td>
<td>1.582</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_29_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.011</td>
<td>3.342</td>
</tr>
<tr>
<td>5</td>
<td>1.680</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_26_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.011</td>
<td>3.245</td>
</tr>
<tr>
<td>6</td>
<td>1.682</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_27_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.011</td>
<td>3.242</td>
</tr>
<tr>
<td>7</td>
<td>1.782</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_25_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.011</td>
<td>3.142</td>
</tr>
<tr>
<td>8</td>
<td>1.789</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_24_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.145</td>
</tr>
<tr>
<td>9</td>
<td>1.889</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_22_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.045</td>
</tr>
<tr>
<td>10</td>
<td>1.892</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_23_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.042</td>
</tr>
<tr>
<td>11</td>
<td>1.989</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_20_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.945</td>
</tr>
<tr>
<td>12</td>
<td>1.992</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_21_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.942</td>
</tr>
<tr>
<td>13</td>
<td>2.092</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_19_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.842</td>
</tr>
<tr>
<td>14</td>
<td>2.099</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_18_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.845</td>
</tr>
<tr>
<td>15</td>
<td>2.199</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_16_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.745</td>
</tr>
<tr>
<td>16</td>
<td>2.201</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_17_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.742</td>
</tr>
<tr>
<td>17</td>
<td>2.299</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_14_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.645</td>
</tr>
<tr>
<td>18</td>
<td>2.301</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_15_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.642</td>
</tr>
<tr>
<td>19</td>
<td>2.389</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_12_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.545</td>
</tr>
<tr>
<td>20</td>
<td>2.401</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_13_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.008</td>
<td>2.542</td>
</tr>
<tr>
<td>21</td>
<td>2.489</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_10_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.445</td>
</tr>
<tr>
<td>22</td>
<td>2.492</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_11_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.442</td>
</tr>
<tr>
<td>23</td>
<td>2.589</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_8_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.345</td>
</tr>
<tr>
<td>24</td>
<td>2.592</td>
<td>counter_ref_1_0_s0/Q</td>
<td>u_dds_1/phase_acc_9_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>2.342</td>
</tr>
<tr>
<td>25</td>
<td>2.593</td>
<td>counter_ref_1_0_s0/Q</td>
<td>counter_ref_2_14_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.007</td>
<td>2.336</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_dds_1/phase_acc_dly_26_s0/Q</td>
<td>u_dds_1/dout_11_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_uart_tx_string/byte_cnt_0_s3/Q</td>
<td>u_uart_tx_string/byte_cnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_uart_tx_string/byte_cnt_1_s1/Q</td>
<td>u_uart_tx_string/byte_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>counter_ref_1_0_s0/Q</td>
<td>counter_ref_1_0_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>u_uart_tx_string/time_cnt_2_s1/Q</td>
<td>u_uart_tx_string/time_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>u_uart_tx_string/time_cnt_5_s1/Q</td>
<td>u_uart_tx_string/time_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.287</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>10</td>
<td>0.290</td>
<td>u_uart_tx_string/time_cnt_17_s1/Q</td>
<td>u_uart_tx_string/time_cnt_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>11</td>
<td>0.328</td>
<td>u_uart_tx_string/time_cnt_7_s1/Q</td>
<td>u_uart_tx_string/time_cnt_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>12</td>
<td>0.331</td>
<td>u_uart_tx_string/time_cnt_19_s1/Q</td>
<td>u_uart_tx_string/time_cnt_19_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_17_s0/Q</td>
<td>u_dds_1/dout_2_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_19_s0/Q</td>
<td>u_dds_1/dout_4_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_20_s0/Q</td>
<td>u_dds_1/dout_5_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_25_s0/Q</td>
<td>u_dds_1/dout_10_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_27_s0/Q</td>
<td>u_dds_1/dout_12_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_dds_1/phase_acc_dly_29_s0/Q</td>
<td>u_dds_1/dout_14_s0/D</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_uart_tx_string/string_buf_21_s1/Q</td>
<td>u_uart_tx_string/string_buf_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.338</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>21</td>
<td>0.338</td>
<td>u_uart_tx_string/time_cnt_1_s1/Q</td>
<td>u_uart_tx_string/time_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>22</td>
<td>0.341</td>
<td>u_uart_tx_string/time_cnt_3_s1/Q</td>
<td>u_uart_tx_string/time_cnt_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>23</td>
<td>0.344</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>24</td>
<td>0.344</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/Q</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>25</td>
<td>0.344</td>
<td>u_uart_tx_string/time_cnt_12_s1/Q</td>
<td>u_uart_tx_string/time_cnt_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.994</td>
<td>1.244</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>DAC_REF_2_s2</td>
</tr>
<tr>
<td>2</td>
<td>0.996</td>
<td>1.246</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>DAC_REF_2_s2</td>
</tr>
<tr>
<td>3</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.000</td>
<td>1.250</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_2_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.001</td>
<td>1.251</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_1_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.001</td>
<td>1.251</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>counter_ref_1_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DAC_REF_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>counter_ref_1_9_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C48[1][A]</td>
<td style=" font-weight:bold;">counter_ref_1_9_s0/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td>n122_s59/I1</td>
</tr>
<tr>
<td>5.021</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][B]</td>
<td style=" background: #97FFFF;">n122_s59/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td>n122_s58/I0</td>
</tr>
<tr>
<td>5.726</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][B]</td>
<td style=" background: #97FFFF;">n122_s58/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td>n122_s57/I0</td>
</tr>
<tr>
<td>6.524</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][B]</td>
<td style=" background: #97FFFF;">n122_s57/F</td>
</tr>
<tr>
<td>8.032</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">DAC_REF_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.930</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>DAC_REF_1_s2/CLK</td>
</tr>
<tr>
<td>8.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>DAC_REF_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.462, 35.868%; route: 2.233, 54.752%; tC2Q: 0.382, 9.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.940, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DAC_DC_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>counter_ref_1_9_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C48[1][A]</td>
<td style=" font-weight:bold;">counter_ref_1_9_s0/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][A]</td>
<td>n161_s59/I1</td>
</tr>
<tr>
<td>5.021</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C47[3][A]</td>
<td style=" background: #97FFFF;">n161_s59/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td>n161_s57/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C46[1][A]</td>
<td style=" background: #97FFFF;">n161_s57/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>n161_s61/I0</td>
</tr>
<tr>
<td>6.560</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" background: #97FFFF;">n161_s61/F</td>
</tr>
<tr>
<td>7.844</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">DAC_DC_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.920</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>DAC_DC_1_s2/CLK</td>
</tr>
<tr>
<td>8.857</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>DAC_DC_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.499, 38.541%; route: 2.008, 51.623%; tC2Q: 0.382, 9.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.931, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[1][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[1][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>7.300</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/SUM</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.944</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>u_dds_1/phase_acc_28_s0/CLK</td>
</tr>
<tr>
<td>8.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>u_dds_1/phase_acc_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 62.444%; route: 0.874, 26.121%; tC2Q: 0.382, 11.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[1][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[1][B]</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>7.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n9_s/COUT</td>
</tr>
<tr>
<td>7.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[2][A]</td>
<td>u_dds_1/n8_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n8_s/SUM</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.944</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_dds_1/phase_acc_29_s0/CLK</td>
</tr>
<tr>
<td>8.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>u_dds_1/phase_acc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.086, 62.416%; route: 0.874, 26.141%; tC2Q: 0.382, 11.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>7.200</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/SUM</td>
</tr>
<tr>
<td>7.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.944</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/phase_acc_26_s0/CLK</td>
</tr>
<tr>
<td>8.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/phase_acc_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.989, 61.287%; route: 0.874, 26.926%; tC2Q: 0.382, 11.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>6.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][B]</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[1][A]</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>7.197</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n10_s/SUM</td>
</tr>
<tr>
<td>7.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.944</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>u_dds_1/phase_acc_27_s0/CLK</td>
</tr>
<tr>
<td>8.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>u_dds_1/phase_acc_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.986, 61.257%; route: 0.874, 26.947%; tC2Q: 0.382, 11.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>6.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n12_s/SUM</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.944</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/phase_acc_25_s0/CLK</td>
</tr>
<tr>
<td>8.880</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>u_dds_1/phase_acc_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.886, 60.024%; route: 0.874, 27.804%; tC2Q: 0.382, 12.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>6.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>7.100</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n13_s/SUM</td>
</tr>
<tr>
<td>7.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/phase_acc_24_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[2][B]</td>
<td>u_dds_1/phase_acc_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.889, 60.056%; route: 0.874, 27.782%; tC2Q: 0.382, 12.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>7.000</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/SUM</td>
</tr>
<tr>
<td>7.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/phase_acc_22_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/phase_acc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.789, 58.744%; route: 0.874, 28.695%; tC2Q: 0.382, 12.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][B]</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>6.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>6.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>6.997</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n14_s/SUM</td>
</tr>
<tr>
<td>6.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/phase_acc_23_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[2][A]</td>
<td>u_dds_1/phase_acc_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.786, 58.710%; route: 0.874, 28.718%; tC2Q: 0.382, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.900</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/SUM</td>
</tr>
<tr>
<td>6.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/phase_acc_20_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/phase_acc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.689, 57.343%; route: 0.874, 29.669%; tC2Q: 0.382, 12.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>6.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][B]</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>6.897</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n16_s/SUM</td>
</tr>
<tr>
<td>6.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/phase_acc_21_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>u_dds_1/phase_acc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 57.307%; route: 0.874, 29.694%; tC2Q: 0.382, 12.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>6.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>6.797</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n18_s/SUM</td>
</tr>
<tr>
<td>6.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/phase_acc_19_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>u_dds_1/phase_acc_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.586, 55.805%; route: 0.874, 30.739%; tC2Q: 0.382, 13.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>6.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>6.800</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n19_s/SUM</td>
</tr>
<tr>
<td>6.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/phase_acc_18_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>u_dds_1/phase_acc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 55.844%; route: 0.874, 30.712%; tC2Q: 0.382, 13.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.700</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/SUM</td>
</tr>
<tr>
<td>6.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/phase_acc_16_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/phase_acc_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.489, 54.235%; route: 0.874, 31.831%; tC2Q: 0.382, 13.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>6.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][B]</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>6.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>6.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>6.697</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n20_s/SUM</td>
</tr>
<tr>
<td>6.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/phase_acc_17_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[2][A]</td>
<td>u_dds_1/phase_acc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.486, 54.193%; route: 0.874, 31.860%; tC2Q: 0.382, 13.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.600</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/SUM</td>
</tr>
<tr>
<td>6.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/phase_acc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.389, 52.505%; route: 0.874, 33.034%; tC2Q: 0.382, 14.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>6.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][B]</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>6.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>6.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>6.597</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n22_s/SUM</td>
</tr>
<tr>
<td>6.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/phase_acc_15_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[1][A]</td>
<td>u_dds_1/phase_acc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 52.460%; route: 0.874, 33.065%; tC2Q: 0.382, 14.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.500</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/SUM</td>
</tr>
<tr>
<td>6.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/phase_acc_12_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/phase_acc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.289, 50.639%; route: 0.874, 34.332%; tC2Q: 0.382, 15.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>6.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][B]</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>6.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>6.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>6.497</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n24_s/SUM</td>
</tr>
<tr>
<td>6.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.962</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/phase_acc_13_s0/CLK</td>
</tr>
<tr>
<td>8.899</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>u_dds_1/phase_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 50.590%; route: 0.874, 34.366%; tC2Q: 0.382, 15.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.400</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/SUM</td>
</tr>
<tr>
<td>6.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/phase_acc_10_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/phase_acc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.189, 48.620%; route: 0.874, 35.736%; tC2Q: 0.382, 15.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][B]</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>6.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>6.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>6.397</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n26_s/SUM</td>
</tr>
<tr>
<td>6.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/phase_acc_11_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[2][A]</td>
<td>u_dds_1/phase_acc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.186, 48.567%; route: 0.874, 35.773%; tC2Q: 0.382, 15.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.300</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/SUM</td>
</tr>
<tr>
<td>6.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/phase_acc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.089, 46.429%; route: 0.874, 37.260%; tC2Q: 0.382, 16.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>5.211</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][A]</td>
<td>u_dds_1/n36_s/I1</td>
</tr>
<tr>
<td>5.704</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[0][B]</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>5.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][A]</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>5.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>5.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[1][B]</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>5.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[1][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>5.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][A]</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>5.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C50[2][B]</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>5.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C50[2][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>5.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][A]</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>6.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>6.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[0][B]</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>6.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" background: #97FFFF;">u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>6.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>6.297</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" background: #97FFFF;">u_dds_1/n28_s/SUM</td>
</tr>
<tr>
<td>6.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.953</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/phase_acc_9_s0/CLK</td>
</tr>
<tr>
<td>8.889</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[1][A]</td>
<td>u_dds_1/phase_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.086, 46.371%; route: 0.874, 37.300%; tC2Q: 0.382, 16.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_ref_2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.955</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>4.337</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>4.902</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>n236_s/I1</td>
</tr>
<tr>
<td>5.395</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">n236_s/COUT</td>
</tr>
<tr>
<td>5.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>n235_s/CIN</td>
</tr>
<tr>
<td>5.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">n235_s/COUT</td>
</tr>
<tr>
<td>5.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>n234_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">n234_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>n233_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">n233_s/COUT</td>
</tr>
<tr>
<td>5.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>n232_s/CIN</td>
</tr>
<tr>
<td>5.595</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">n232_s/COUT</td>
</tr>
<tr>
<td>5.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>n231_s/CIN</td>
</tr>
<tr>
<td>5.645</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n231_s/COUT</td>
</tr>
<tr>
<td>5.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>n230_s/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">n230_s/COUT</td>
</tr>
<tr>
<td>5.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>n229_s/CIN</td>
</tr>
<tr>
<td>5.745</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">n229_s/COUT</td>
</tr>
<tr>
<td>5.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>n228_s/CIN</td>
</tr>
<tr>
<td>5.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">n228_s/COUT</td>
</tr>
<tr>
<td>5.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>n227_s/CIN</td>
</tr>
<tr>
<td>5.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">n227_s/COUT</td>
</tr>
<tr>
<td>5.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>n226_s/CIN</td>
</tr>
<tr>
<td>5.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">n226_s/COUT</td>
</tr>
<tr>
<td>5.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C48[2][B]</td>
<td>n225_s/CIN</td>
</tr>
<tr>
<td>5.945</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][B]</td>
<td style=" background: #97FFFF;">n225_s/COUT</td>
</tr>
<tr>
<td>5.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C49[0][A]</td>
<td>n224_s/CIN</td>
</tr>
<tr>
<td>5.995</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" background: #97FFFF;">n224_s/COUT</td>
</tr>
<tr>
<td>5.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C49[0][B]</td>
<td>n223_s/CIN</td>
</tr>
<tr>
<td>6.291</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td style=" background: #97FFFF;">n223_s/SUM</td>
</tr>
<tr>
<td>6.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td style=" font-weight:bold;">counter_ref_2_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.948</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>counter_ref_2_14_s0/CLK</td>
</tr>
<tr>
<td>8.884</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[0][B]</td>
<td>counter_ref_2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.389, 59.444%; route: 0.565, 24.184%; tC2Q: 0.382, 16.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.706</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[3][A]</td>
<td>u_dds_1/phase_acc_dly_26_s0/CLK</td>
</tr>
<tr>
<td>2.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C54[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_26_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/dout_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.706</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>u_dds_1/dout_11_s0/CLK</td>
</tr>
<tr>
<td>2.653</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C54[2][B]</td>
<td>u_dds_1/dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/n41_s2/I2</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n41_s2/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/byte_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/byte_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_uart_tx_string/byte_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/byte_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_uart_tx_string/n311_s4/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n311_s4/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/byte_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_uart_tx_string/byte_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_uart_tx_string/byte_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_uart_tx_string/byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_uart_tx_string/n310_s1/I1</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n310_s1/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/byte_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_uart_tx_string/byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_uart_tx_string/byte_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_ref_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/Q</td>
</tr>
<tr>
<td>2.855</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>n159_s2/I0</td>
</tr>
<tr>
<td>3.008</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">n159_s2/F</td>
</tr>
<tr>
<td>3.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">counter_ref_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>counter_ref_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/n85_s5/I3</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n85_s5/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.403</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_uart_tx_string/time_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_uart_tx_string/n201_s4/I1</td>
</tr>
<tr>
<td>1.705</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n201_s4/F</td>
</tr>
<tr>
<td>1.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_uart_tx_string/time_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>u_uart_tx_string/time_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_uart_tx_string/time_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_uart_tx_string/n198_s2/I3</td>
</tr>
<tr>
<td>1.705</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n198_s2/F</td>
</tr>
<tr>
<td>1.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_uart_tx_string/time_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>u_uart_tx_string/time_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/n42_s4/I0</td>
</tr>
<tr>
<td>1.683</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n42_s4/F</td>
</tr>
<tr>
<td>1.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_uart_tx_string/time_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_17_s1/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_uart_tx_string/n186_s2/I3</td>
</tr>
<tr>
<td>1.709</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n186_s2/F</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_uart_tx_string/time_cnt_17_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_uart_tx_string/time_cnt_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C47[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>u_uart_tx_string/n196_s2/I3</td>
</tr>
<tr>
<td>1.747</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n196_s2/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_19_s1/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_19_s1/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>u_uart_tx_string/n184_s2/I3</td>
</tr>
<tr>
<td>1.748</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n184_s2/F</td>
</tr>
<tr>
<td>1.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_19_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>u_uart_tx_string/time_cnt_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td>u_dds_1/phase_acc_dly_17_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C49[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_17_s0/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>u_dds_1/dout_2_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>u_dds_1/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.702</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td>u_dds_1/phase_acc_dly_19_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_19_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.702</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>u_dds_1/dout_4_s0/CLK</td>
</tr>
<tr>
<td>2.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>u_dds_1/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.702</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][B]</td>
<td>u_dds_1/phase_acc_dly_20_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C50[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_20_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td style=" font-weight:bold;">u_dds_1/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.702</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>u_dds_1/dout_5_s0/CLK</td>
</tr>
<tr>
<td>2.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>u_dds_1/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[3][A]</td>
<td>u_dds_1/phase_acc_dly_25_s0/CLK</td>
</tr>
<tr>
<td>2.849</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C49[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_25_s0/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/dout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.708</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>u_dds_1/dout_10_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>u_dds_1/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.712</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>u_dds_1/phase_acc_dly_27_s0/CLK</td>
</tr>
<tr>
<td>2.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_27_s0/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td style=" font-weight:bold;">u_dds_1/dout_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.712</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_dds_1/dout_12_s0/CLK</td>
</tr>
<tr>
<td>2.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>u_dds_1/dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_dly_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.704</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>u_dds_1/phase_acc_dly_29_s0/CLK</td>
</tr>
<tr>
<td>2.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td style=" font-weight:bold;">u_dds_1/phase_acc_dly_29_s0/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td style=" font-weight:bold;">u_dds_1/dout_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>96</td>
<td>PLL_B</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.704</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>u_dds_1/dout_14_s0/CLK</td>
</tr>
<tr>
<td>2.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C50[0][A]</td>
<td>u_dds_1/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/string_buf_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/string_buf_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>u_uart_tx_string/string_buf_21_s1/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/string_buf_21_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_uart_tx_string/n60_s2/I2</td>
</tr>
<tr>
<td>1.742</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n60_s2/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/string_buf_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_uart_tx_string/string_buf_29_s1/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_uart_tx_string/string_buf_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/n34_s2/I3</td>
</tr>
<tr>
<td>1.734</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n34_s2/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_uart_tx_string/time_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_uart_tx_string/n202_s2/I2</td>
</tr>
<tr>
<td>1.760</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n202_s2/F</td>
</tr>
<tr>
<td>1.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_uart_tx_string/time_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>u_uart_tx_string/time_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>u_uart_tx_string/time_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C47[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>u_uart_tx_string/n199_s2/I0</td>
</tr>
<tr>
<td>1.760</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n199_s2/F</td>
</tr>
<tr>
<td>1.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>u_uart_tx_string/time_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>u_uart_tx_string/time_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/n40_s2/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n40_s2/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C44[1][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/n39_s2/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/u_uart_tx_core/n39_s2/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>u_uart_tx_string/u_uart_tx_core/div_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx_string/time_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx_string/time_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>u_uart_tx_string/time_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_12_s1/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>u_uart_tx_string/n191_s2/I2</td>
</tr>
<tr>
<td>1.770</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx_string/n191_s2/F</td>
</tr>
<tr>
<td>1.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx_string/time_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>u_uart_tx_string/time_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>u_uart_tx_string/time_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAC_REF_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.473</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>DAC_REF_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.717</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>DAC_REF_2_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.996</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAC_REF_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.976</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>DAC_REF_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.222</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>DAC_REF_2_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.464</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_1_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.461</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_1_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.712</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_1_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_ref_1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.490</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.461</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>counter_ref_1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.712</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>counter_ref_1_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>96</td>
<td>clkout0_d</td>
<td>0.834</td>
<td>2.115</td>
</tr>
<tr>
<td>56</td>
<td>clk_d</td>
<td>15.564</td>
<td>1.985</td>
</tr>
<tr>
<td>29</td>
<td>cstate</td>
<td>16.011</td>
<td>0.772</td>
</tr>
<tr>
<td>23</td>
<td>time_cnt_22_8</td>
<td>15.999</td>
<td>0.601</td>
</tr>
<tr>
<td>10</td>
<td>nstate_5</td>
<td>16.011</td>
<td>0.387</td>
</tr>
<tr>
<td>10</td>
<td>nstate_6</td>
<td>16.309</td>
<td>0.500</td>
</tr>
<tr>
<td>9</td>
<td>n190_7</td>
<td>17.096</td>
<td>0.474</td>
</tr>
<tr>
<td>8</td>
<td>bit_cnt[0]</td>
<td>15.786</td>
<td>0.535</td>
</tr>
<tr>
<td>8</td>
<td>bit_cnt[1]</td>
<td>15.566</td>
<td>0.168</td>
</tr>
<tr>
<td>8</td>
<td>dff_en</td>
<td>17.002</td>
<td>2.304</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C46</td>
<td>33.33%</td>
</tr>
<tr>
<td>R20C45</td>
<td>29.17%</td>
</tr>
<tr>
<td>R21C45</td>
<td>27.78%</td>
</tr>
<tr>
<td>R18C46</td>
<td>27.78%</td>
</tr>
<tr>
<td>R20C46</td>
<td>27.78%</td>
</tr>
<tr>
<td>R20C47</td>
<td>23.61%</td>
</tr>
<tr>
<td>R18C45</td>
<td>23.61%</td>
</tr>
<tr>
<td>R17C46</td>
<td>20.83%</td>
</tr>
<tr>
<td>R21C50</td>
<td>18.06%</td>
</tr>
<tr>
<td>R17C44</td>
<td>18.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
