{"vcs1":{"timestamp_begin":1699775229.914434052, "rt":1.74, "ut":0.44, "st":0.23}}
{"vcselab":{"timestamp_begin":1699775231.720794568, "rt":1.26, "ut":0.24, "st":0.13}}
{"link":{"timestamp_begin":1699775233.041054822, "rt":0.30, "ut":0.10, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699775229.316001614}
{"VCS_COMP_START_TIME": 1699775229.316001614}
{"VCS_COMP_END_TIME": 1699775234.765413503}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331424}}
{"stitch_vcselab": {"peak_mem": 223480}}
